// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Mon Mar 30 11:40:25 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_209;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(28[12],28[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@11(29[12],29[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(31[21],31[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(32[13],32[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(33[13],33[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(70[12],70[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    
    wire n11379;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    
    wire n11454, n10;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(94[12],94[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(96[13],96[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(134[12],134[18])"*/
    
    wire test_N_208, n371, n5395, _50, n4750, n7942, n2_2, n7940;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n7938, n7934, n7932, _109, _45, _108, n7930, n13, n9180, 
        n6920, _54, _55, _84, _56, n2897, n2896;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(58[12],58[30])"*/
    
    wire _110, _43, _106, o_Freq_Too_High_N_390, _42, _105, _17, 
        n11451, n80, n6, n3324, n7955, n6890, n6394, _87, n2894;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n11448, SM_ADC_In, CS_Stable, n7951, n6187, n6276, n9992, 
        n7936, n9, n7, n7_adj_1232, n9565, n8780, n11445, n12, 
        n9199, n13_adj_1233, n15, n8922, n11442, n9981, n6397, 
        _71, _22, _79, _73, _86, n7949, n2893, _76;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n5, n6_adj_1234, n7_adj_1235, n8_2, n9_adj_1236, n10_adj_1237, 
        n11, n12_adj_1238, n13_adj_1239, n14, n15_adj_1240, n16, 
        n17_2, n18, n19, n20, n21, n22, n23, n6446, n6322, 
        Main_Clock_enable_1, n13_adj_1241, n9187, n7959, n5391, n13_adj_1242, 
        _80, _78, n2892, n6406, n11457, n5_adj_1243, n6_adj_1244, 
        n7_adj_1245, n8_adj_1246, n9_adj_1247, n10_adj_1248, n11_adj_1249, 
        n12_adj_1250, n13_adj_1251, n14_adj_1252, n15_adj_1253, n16_adj_1254, 
        n17_adj_1255, n18_adj_1256, n19_adj_1257, n20_adj_1258, n21_adj_1259, 
        n22_adj_1260, n23_adj_1261, n6617, n2093, n2076, n6521, 
        n3328, n2353, _47, n86, n6814, _89, \<NoName> , _40, 
        _74, n2891, n6399, n6400, n6401, n6402, n9225, n6088, 
        n6403, n6409, n6408, n6407, n6404, n11505, n2898, n6398, 
        n31;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1262;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@7(27[12],27[28])"*/
    
    wire n6_adj_1263, n73, n14_adj_1264, n12_adj_1265, _18, n10_adj_1266, 
        _85, n8_adj_1267, n5_adj_1268, n6_adj_1269, n4, _52, _16, 
        n78, n7944, n3372, n6070, n11508, n6802, n6801, n6800, 
        n6799, n6798, n6797, n6796, n6795, n6794, n6793, n6792, 
        n6791, n6790, n6789, n6788, n6787, n6786, n6784, n6781, 
        n6780, n6779, n7789, n7791, n7787, _88, n7524, n7957, 
        _82, n6778, n6777, n6776, n6775, n6774, n6773, n6772, 
        n6771, n6770, n6769, n6768, n6767, n6766, n6765, n6764, 
        n2895, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n7793, n9937, n76, n6761, n2053, _112, n6758, n15_adj_1270, 
        n8994, n3113, _111, n2060, n6757, n3322, n6756, n12_adj_1271, 
        n9186, n6755, n6751, n9198, n17_adj_1272, n11460, n16_adj_1273, 
        _48, n6740, n3320, n2618, n6739, n24, n12_adj_1274, n7953, 
        n6396, n4_adj_1275, n84, n6405, _83, _107, n82, _49, 
        n11637, _72, n11634, _75, n24_adj_1276, n46, n11631, _77, 
        n72, n45, n11628, n17_adj_1277, _51, n11625, n44, n83, 
        n43, _23, n42, _44, n41, n11439, n85, n40, n39, n7049, 
        _20, n11616, n77, _21, n11613, n75, n7509, _24, n7946, 
        n11610, n11607, n21_adj_1278, n71, n30, n23_adj_1279, n74, 
        n11604, n79, n8868, n81, n9193, n7963, _39, _46, n11502, 
        n6733, n11499, n9930, _104, _41, _25, n4256, _57, n11487, 
        _53, n6395, _81, _19, n7537, n7547, n7961;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i1 (.D(test_N_208), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam test_i1.REGSET = "RESET";
    defparam test_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4103_3_lut (.A(_71), 
            .B(n5_adj_1243), .C(n3324), .Z(n6781));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4103_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2898), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .Scaler_Reset(Scaler_Reset), .GND_net(GND_net), .VCC_net(VCC_net), 
            .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), .\Scaler_Start[1] (Scaler_Start[1]), 
            .\Scaler_Ready[1] (Scaler_Ready[1]));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(B (C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13_adj_1241));
    defparam i1_2_lut_3_lut.INIT = "0x9f9f";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n9193));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4102_3_lut (.A(_72), 
            .B(n6_adj_1244), .C(n3324), .Z(n6780));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4102_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i4631_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n6));   /* synthesis lineinfo="@11(159[4],238[11])"*/
    defparam i4631_2_lut.INIT = "0xbbbb";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24_adj_1276), .D(n17_adj_1277), .Z(n6890));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(reset_n_c), 
            .B(n13), .C(n9930), .D(SM_Top[1]), .Z(n6322));
    defparam i1_4_lut.INIT = "0xa088";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2741_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1262), .C(n2093), .D(SM_DAC_Out[1]), .Z(n5395));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2741_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(A (B))" *) LUT4 i6323_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n9565));
    defparam i6323_2_lut.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i2737_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1262), .C(n2093), .D(SM_DAC_Out[1]), .Z(n5391));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2737_3_lut_4_lut.INIT = "0x0522";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_508 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n13));
    defparam i1_2_lut_adj_508.INIT = "0xbbbb";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    Sample_Output sample_output (.\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .n6088(n6088), .Main_Clock(Main_Clock), .DAC_Ready(DAC_Ready), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .n3113(n3113), 
            .n6890(n6890), .reset_n_N_209(reset_n_N_209), .n3372(n3372), 
            .\SM_Sample_Output[2] (SM_Sample_Output[2]), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .n17(n17_adj_1277), 
            .n13(n13_adj_1233), .DAC_Send_adj_1(DAC_Send_adj_1262), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .GND_net(GND_net), 
            ._16(_16), .VCC_net(VCC_net), ._18(_18), ._17(_17), ._20(_20), 
            ._19(_19), ._22(_22), ._21(_21), ._24(_24), ._23(_23), 
            ._25(_25), ._104(_104), ._106(_106), ._105(_105), ._108(_108), 
            ._107(_107), ._110(_110), ._109(_109), ._112(_112), ._111(_111), 
            .\<NoName> (\<NoName> ), .reset_n_c(reset_n_c), .SM_Sample_Position({SM_Sample_Position}), 
            .n7049(n7049), .n5(n5_adj_1268), .n6740(n6740), .\Output_Data[17] (Output_Data[17]), 
            .DAC_Send(DAC_Send), .n6(n6_adj_1263), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .n2618(n2618), .Clock_Counter(Clock_Counter), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .n6814(n6814), .o_DAC_MOSI_c(o_DAC_MOSI_c), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .n9180(n9180), .n7524(n7524), 
            .n5391(n5391), .n2053(n2053), .n5395(n5395), .n2076(n2076), 
            .n24(n24), .o_DAC_SCK_c(o_DAC_SCK_c), .n2060(n2060), .n6751(n6751), 
            .n8922(n8922), .o_DAC_CS_c(o_DAC_CS_c), .n2093(n2093), .n7537(n7537), 
            .n6739(n6739));   /* synthesis lineinfo="@11(113[16],122[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[14],5[19])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4062_3_lut (.A(Output_Data[17]), 
            .B(n3113), .C(n6088), .Z(n6740));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i4062_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4061_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6739));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4061_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4110_3_lut (.A(_53), 
            .B(n19), .C(n3322), .Z(n6788));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4110_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4109_3_lut (.A(_54), 
            .B(n20), .C(n3322), .Z(n6787));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4109_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4108_3_lut (.A(_55), 
            .B(n21), .C(n3322), .Z(n6786));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4108_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n6), .SP(n6322), .CK(Main_Clock), .SR(n9198), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i3719_4_lut_4_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(Scaler_Start_1__N_127[0]));
    defparam i3719_4_lut_4_lut_3_lut.INIT = "0x1010";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_509 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13_adj_1242));
    defparam i1_2_lut_3_lut_adj_509.INIT = "0xf9f9";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n6446), .SP(n6276), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4106_3_lut (.A(_56), 
            .B(n22), .C(n3322), .Z(n6784));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4106_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2353), .SP(n6276), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i2_1_lut (.A(SM_Top[0]), .Z(n2_2));
    defparam i2_1_lut.INIT = "0x5555";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i0  (.D(n6403), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_510 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1274), .D(n15_adj_1270), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_510.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[0]), 
            .B(n4256), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1274));
    defparam i32_4_lut.INIT = "0xba0a";
    (* lut_function="(A+!(B))" *) LUT4 i1626_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4256));   /* synthesis lineinfo="@11(190[7],193[10])"*/
    defparam i1626_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4101_3_lut (.A(_73), 
            .B(n7_adj_1245), .C(n3324), .Z(n6779));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4101_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_209), .B(n10), 
            .C(n9180), .Z(n6814));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4100_3_lut (.A(_74), 
            .B(n8_adj_1246), .C(n3324), .Z(n6778));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4100_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2618), .Z(n10));
    defparam i23_3_lut.INIT = "0x3a3a";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2891), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2892), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2893), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2894), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2895), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2896), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2897), .SP(n3328), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4099_3_lut (.A(_75), 
            .B(n9_adj_1247), .C(n3324), .Z(n6777));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4099_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_511 (.A(n24), .B(Clock_Counter), 
            .Z(n9180));
    defparam i1_2_lut_adj_511.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4098_3_lut (.A(_76), 
            .B(n10_adj_1248), .C(n3324), .Z(n6776));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4098_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)))" *) LUT4 i7160_2_lut (.A(reset_n_c), .B(n15), 
            .Z(n13_adj_1233));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i7160_2_lut.INIT = "0x7777";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0xdec8";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n7963), .CI0(n7963), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11616), .CI1(n11616), .CO0(n11616), .S0(n71));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n7961), .CI0(n7961), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n11613), .CI1(n11613), .CO0(n11613), .CO1(n7963), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n7959), .CI0(n7959), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n11610), .CI1(n11610), .CO0(n11610), .CO1(n7961), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n7957), .CI0(n7957), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n11607), .CI1(n11607), .CO0(n11607), .CO1(n7959), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n7955), .CI0(n7955), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n11604), .CI1(n11604), .CO0(n11604), .CO1(n7957), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n7953), .CI0(n7953), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n11487), .CI1(n11487), .CO0(n11487), .CO1(n7955), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n7951), .CI0(n7951), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n11445), .CI1(n11445), .CO0(n11445), .CO1(n7953), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n7949), .CI0(n7949), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n11442), .CI1(n11442), .CO0(n11442), .CO1(n7951), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n11439), .CI1(n11439), 
        .CO0(n11439), .CO1(n7949), .S1(n86));   /* synthesis lineinfo="@11(157[20],157[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    FA2 add_3735_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(\Adder_Total[1] [17]), 
        .D0(n7946), .CI0(n7946), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11637), .CI1(n11637), .CO0(n11637), .S0(n6394));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_19.INIT0 = "0xc33c";
    defparam add_3735_19.INIT1 = "0xc33c";
    FA2 add_3735_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(\Adder_Total[1] [15]), 
        .D0(n7944), .CI0(n7944), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(\Adder_Total[1] [16]), .D1(n11634), .CI1(n11634), .CO0(n11634), 
        .CO1(n7946), .S0(n6396), .S1(n6395));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_17.INIT0 = "0xc33c";
    defparam add_3735_17.INIT1 = "0xc33c";
    FA2 add_3735_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(\Adder_Total[1] [13]), 
        .D0(n7942), .CI0(n7942), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(\Adder_Total[1] [14]), .D1(n11631), .CI1(n11631), .CO0(n11631), 
        .CO1(n7944), .S0(n6398), .S1(n6397));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_15.INIT0 = "0xc33c";
    defparam add_3735_15.INIT1 = "0xc33c";
    FA2 add_3735_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(\Adder_Total[1] [11]), 
        .D0(n7940), .CI0(n7940), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(\Adder_Total[1] [12]), .D1(n11628), .CI1(n11628), .CO0(n11628), 
        .CO1(n7942), .S0(n6400), .S1(n6399));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_13.INIT0 = "0xc33c";
    defparam add_3735_13.INIT1 = "0xc33c";
    FA2 add_3735_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(\Adder_Total[1] [9]), 
        .D0(n7938), .CI0(n7938), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(\Adder_Total[1] [10]), .D1(n11625), .CI1(n11625), .CO0(n11625), 
        .CO1(n7940), .S0(n6402), .S1(n6401));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_11.INIT0 = "0xc33c";
    defparam add_3735_11.INIT1 = "0xc33c";
    FA2 add_3735_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(\Adder_Total[1] [7]), 
        .D0(n7936), .CI0(n7936), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(\Adder_Total[1] [8]), .D1(n11460), .CI1(n11460), .CO0(n11460), 
        .CO1(n7938), .S0(n6404), .S1(n6403));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_9.INIT0 = "0xc33c";
    defparam add_3735_9.INIT1 = "0xc33c";
    FA2 add_3735_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(\Adder_Total[1] [5]), 
        .D0(n7934), .CI0(n7934), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(\Adder_Total[1] [6]), .D1(n11457), .CI1(n11457), .CO0(n11457), 
        .CO1(n7936), .S0(n6406), .S1(n6405));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_7.INIT0 = "0xc33c";
    defparam add_3735_7.INIT1 = "0xc33c";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FA2 add_3735_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(\Adder_Total[1] [3]), 
        .D0(n7932), .CI0(n7932), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(\Adder_Total[1] [4]), .D1(n11454), .CI1(n11454), .CO0(n11454), 
        .CO1(n7934), .S0(n6408), .S1(n6407));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_5.INIT0 = "0xc33c";
    defparam add_3735_5.INIT1 = "0xc33c";
    FA2 add_3735_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Adder_Total[1] [1]), 
        .D0(n7930), .CI0(n7930), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(\Adder_Total[1] [2]), .D1(n11451), .CI1(n11451), .CO0(n11451), 
        .CO1(n7932), .S1(n6409));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_3.INIT0 = "0xc33c";
    defparam add_3735_3.INIT1 = "0xc33c";
    FA2 add_3735_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Adder_Total[1] [0]), .D1(n11448), 
        .CI1(n11448), .CO0(n11448), .CO1(n7930));   /* synthesis lineinfo="@11(213[27],213[58])"*/
    defparam add_3735_1.INIT0 = "0xc33c";
    defparam add_3735_1.INIT1 = "0xc33c";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(n6404), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(n6405), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(n6406), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4097_3_lut (.A(_77), 
            .B(n11_adj_1249), .C(n3324), .Z(n6775));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4097_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(n6407), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(n6408), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(n6409), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i3768_4_lut (.A(n371), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n6446));   /* synthesis lineinfo="@11(159[4],238[11])"*/
    defparam i3768_4_lut.INIT = "0x23cf";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut_adj_512 (.A(n23_adj_1279), 
            .B(SM_Top[1]), .C(n30), .D(reset_n_c), .Z(n6276));
    defparam i2_4_lut_adj_512.INIT = "0xfbff";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4096_3_lut (.A(_78), 
            .B(n12_adj_1250), .C(n3324), .Z(n6774));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4096_3_lut.INIT = "0xcaca";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_513 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23_adj_1279));
    defparam i1_4_lut_adj_513.INIT = "0x5044";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_514 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1271), .D(n15_adj_1270), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_514.INIT = "0xdc50";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut_adj_515 (.A(Adder_Start[1]), 
            .B(n9937), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1271));
    defparam i32_4_lut_adj_515.INIT = "0xea0a";
    FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1270));
    defparam i30_3_lut.INIT = "0xcaca";
    FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4095_3_lut (.A(_79), 
            .B(n13_adj_1251), .C(n3324), .Z(n6773));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4095_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n9992), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6714_4_lut (.A(n8780), 
            .B(n12), .C(Sample_Timer[3]), .D(Sample_Timer[9]), .Z(n9992));
    defparam i6714_4_lut.INIT = "0x4000";
    FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6669_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n9937));
    defparam i6669_2_lut.INIT = "0x8888";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6521), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i28_4_lut (.A(n14_adj_1264), 
            .B(Freq_Too_High), .C(Harmonic[7]), .D(Harmonic_Count[7]), 
            .Z(n371));   /* synthesis lineinfo="@11(206[17],206[62])"*/
    defparam i28_4_lut.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i14_3_lut (.A(n12_adj_1265), 
            .B(Harmonic[6]), .C(Harmonic_Count[6]), .Z(n14_adj_1264));   /* synthesis lineinfo="@11(206[18],206[44])"*/
    defparam LessThan_26_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i12_3_lut (.A(n10_adj_1266), 
            .B(Harmonic[5]), .C(Harmonic_Count[5]), .Z(n12_adj_1265));   /* synthesis lineinfo="@11(206[18],206[44])"*/
    defparam LessThan_26_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i10_3_lut (.A(n8_adj_1267), 
            .B(Harmonic[4]), .C(Harmonic_Count[4]), .Z(n10_adj_1266));   /* synthesis lineinfo="@11(206[18],206[44])"*/
    defparam LessThan_26_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i8_3_lut (.A(n6_adj_1269), 
            .B(Harmonic[3]), .C(Harmonic_Count[3]), .Z(n8_adj_1267));   /* synthesis lineinfo="@11(206[18],206[44])"*/
    defparam LessThan_26_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i6_3_lut (.A(n4), 
            .B(Harmonic[2]), .C(Harmonic_Count[2]), .Z(n6_adj_1269));   /* synthesis lineinfo="@11(206[18],206[44])"*/
    defparam LessThan_26_i6_3_lut.INIT = "0x8e8e";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n3320));
    defparam i1_2_lut_4_lut.INIT = "0x0080";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut_adj_516 (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(n9565), .Z(Main_Clock_enable_1));
    defparam i1_2_lut_4_lut_adj_516.INIT = "0x0080";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_507_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n371), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2353));   /* synthesis lineinfo="@11(159[4],238[11])"*/
    defparam mux_507_Mux_2_i7_4_lut.INIT = "0x5ad0";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7), 
            .Z(n6070));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_517 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(reset_n_c), .Z(n9198));
    defparam i1_2_lut_3_lut_adj_517.INIT = "0x1010";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i6709_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1262), .C(Clock_Counter), .Z(n9981));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i6709_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B+(D))+!A !(C)))" *) LUT4 i4073_4_lut_4_lut (.A(n2053), 
            .B(n2076), .C(SM_DAC_Out[3]), .D(n2060), .Z(n6751));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4073_4_lut_4_lut.INIT = "0x5072";
    FD1P3XZ Adder_Clear_c (.D(n8994), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    FA2 add_25_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n7791), .CI0(n7791), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n11505), .CI1(n11505), .CO0(n11505), .CO1(n7793), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(204[19],204[34])"*/
    defparam add_25_add_5_7.INIT0 = "0xc33c";
    defparam add_25_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n13), .C(n9225), .D(n9186), .Z(n8994));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_518 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n9186));
    defparam i1_4_lut_adj_518.INIT = "0xa0a2";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4124_3_lut (.A(_39), 
            .B(n5), .C(n3322), .Z(n6802));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4124_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4094_3_lut (.A(_80), 
            .B(n14_adj_1252), .C(n3324), .Z(n6772));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4094_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4227_4_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n6920));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i4227_4_lut_4_lut.INIT = "0x3373";
    (* lut_function="(!(A))" *) LUT4 test_I_110_1_lut (.A(test_c), .Z(test_N_208));   /* synthesis lineinfo="@11(145[11],145[16])"*/
    defparam test_I_110_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4123_3_lut (.A(_40), 
            .B(n6_adj_1234), .C(n3322), .Z(n6801));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4123_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n9225));
    defparam i1_3_lut_4_lut.INIT = "0x7f55";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4122_3_lut (.A(_41), 
            .B(n7_adj_1235), .C(n3322), .Z(n6800));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4122_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4121_3_lut (.A(_42), 
            .B(n8_2), .C(n3322), .Z(n6799));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4121_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4817_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2891));
    defparam i4817_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4816_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2892));
    defparam i4816_2_lut.INIT = "0x2222";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n9187), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4120_3_lut (.A(_43), 
            .B(n9_adj_1236), .C(n3322), .Z(n6798));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4120_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4119_3_lut (.A(_44), 
            .B(n10_adj_1237), .C(n3322), .Z(n6797));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4119_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4815_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2893));
    defparam i4815_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4118_3_lut (.A(_45), 
            .B(n11), .C(n3322), .Z(n6796));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4118_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4814_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2894));
    defparam i4814_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4093_3_lut (.A(_81), 
            .B(n15_adj_1253), .C(n3324), .Z(n6771));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4093_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4813_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2895));
    defparam i4813_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i7157_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1232));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i7157_4_lut.INIT = "0x575f";
    (* lut_function="(!((B)+!A))" *) LUT4 i4812_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2896));
    defparam i4812_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4092_3_lut (.A(_82), 
            .B(n16_adj_1254), .C(n3324), .Z(n6770));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4092_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4117_3_lut (.A(_46), 
            .B(n12_adj_1238), .C(n3322), .Z(n6795));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4117_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4091_3_lut (.A(_83), 
            .B(n17_adj_1255), .C(n3324), .Z(n6769));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4091_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4116_3_lut (.A(_47), 
            .B(n13_adj_1239), .C(n3322), .Z(n6794));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4116_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4115_3_lut (.A(_48), 
            .B(n14), .C(n3322), .Z(n6793));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4115_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4811_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2897));
    defparam i4811_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4114_3_lut (.A(_49), 
            .B(n15_adj_1240), .C(n3322), .Z(n6792));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4114_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4113_3_lut (.A(_50), 
            .B(n16), .C(n3322), .Z(n6791));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4113_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i1  (.D(n6402), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_112));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i2  (.D(n6401), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_111));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i3  (.D(n6400), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_110));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i4  (.D(n6399), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_109));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i5  (.D(n6398), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_108));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i6  (.D(n6397), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_107));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i7  (.D(n6396), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_106));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i8  (.D(n6395), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_105));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i9  (.D(n6394), .SP(n3320), .CK(Main_Clock), 
            .SR(GND_net), .Q(_104));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n6758), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4090_3_lut (.A(_84), 
            .B(n18_adj_1256), .C(n3324), .Z(n6768));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4090_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n7787), .CI0(n7787), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n11499), .CI1(n11499), .CO0(n11499), .CO1(n7789), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(204[19],204[34])"*/
    defparam add_25_add_5_3.INIT0 = "0xc33c";
    defparam add_25_add_5_3.INIT1 = "0xc33c";
    FA2 add_25_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n7789), .CI0(n7789), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n11502), .CI1(n11502), .CO0(n11502), .CO1(n7791), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(204[19],204[34])"*/
    defparam add_25_add_5_5.INIT0 = "0xc33c";
    defparam add_25_add_5_5.INIT1 = "0xc33c";
    FA2 add_25_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n11379), .CI1(n11379), .CO0(n11379), 
        .CO1(n7787), .S1(n46));   /* synthesis lineinfo="@11(204[19],204[34])"*/
    defparam add_25_add_5_1.INIT0 = "0xc33c";
    defparam add_25_add_5_1.INIT1 = "0xc33c";
    FA2 add_25_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n7793), .CI0(n7793), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11508), .CI1(n11508), .CO0(n11508), .S0(n39));   /* synthesis lineinfo="@11(204[19],204[34])"*/
    defparam add_25_add_5_9.INIT0 = "0xc33c";
    defparam add_25_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4112_3_lut (.A(_51), 
            .B(n17_2), .C(n3322), .Z(n6790));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4112_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4089_3_lut (.A(_85), 
            .B(n19_adj_1257), .C(n3324), .Z(n6767));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4089_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4088_3_lut (.A(_86), 
            .B(n20_adj_1258), .C(n3324), .Z(n6766));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4088_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4719_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2898));
    defparam i4719_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i6963_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7509), .D(SM_Top[1]), .Z(n3328));
    defparam i6963_4_lut.INIT = "0x73f3";
    (* lut_function="(A (C)+!A (B (C+(D))))" *) LUT4 i4055_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n4_adj_1275), .Z(n6733));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4055_4_lut_4_lut.INIT = "0xe4e0";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(Sample_Timer[3]), 
            .B(n12), .C(n8780), .D(Sample_Timer[9]), .Z(n31));
    defparam i6_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B))" *) LUT4 i4831_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n7509));
    defparam i4831_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4111_3_lut (.A(_52), 
            .B(n18), .C(n3322), .Z(n6789));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4111_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17_adj_1272), 
            .B(Sample_Timer[11]), .C(n16_adj_1273), .D(Sample_Timer[12]), 
            .Z(n8780));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_adj_1272));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n6755), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_519 (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1273));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i6_4_lut_adj_519.INIT = "0xfffe";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_520 (.A(reset_n_N_209), 
            .B(o_Freq_Too_High_N_390), .C(n4750), .D(SM_Sample_Position[2]), 
            .Z(n8868));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_4_lut_adj_520.INIT = "0xaeaf";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_521 (.A(SM_Top[1]), 
            .B(n9186), .C(SM_Top[2]), .D(n9193), .Z(n9187));
    defparam i1_4_lut_adj_521.INIT = "0x8c0c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4087_3_lut (.A(_87), 
            .B(n21_adj_1259), .C(n3324), .Z(n6765));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4087_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n7547), .SP(n6276), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4086_3_lut (.A(n6617), 
            .B(Receive_Byte[0]), .C(n6187), .Z(n6764));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4086_3_lut.INIT = "0x1414";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4083_3_lut (.A(_88), 
            .B(n22_adj_1260), .C(n3324), .Z(n6761));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4083_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_522 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9), .D(Clock_Counter), .Z(n8922));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_522.INIT = "0xa0a8";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_523 (.A(n7524), 
            .B(n9981), .C(n7537), .D(SM_DAC_Out[1]), .Z(n9));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_523.INIT = "0x0544";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4080_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13_adj_1242), .D(n9199), 
            .Z(n6758));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam i4080_4_lut.INIT = "0xcaaa";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i2 .SRMODE = "CE_OVER_LSR";
    ADC_SPI_In adc (.CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[3][8] (\ADC_Data[3] [8]), .\ADC_Data[3][9] (\ADC_Data[3] [9]), 
            .\ADC_Data[3][10] (\ADC_Data[3] [10]), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[4][1] (\ADC_Data[4] [1]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[4][8] (\ADC_Data[4] [8]), .\ADC_Data[4][9] (\ADC_Data[4] [9]), 
            .\ADC_Data[4][10] (\ADC_Data[4] [10]), .reset_n_c(reset_n_c), 
            .n4(n4_adj_1275), .\Receive_Byte[0] (Receive_Byte[0]), .\ADC_Data[5] ({\ADC_Data[5] }), 
            .i_ADC_Data_c(i_ADC_Data_c), .Main_Clock(Main_Clock), .reset_n_N_209(reset_n_N_209), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[6][1] (\ADC_Data[6] [1]), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .n6187(n6187), .n6617(n6617), 
            .i_ADC_CS(i_ADC_CS), .\ADC_Data[0] ({\ADC_Data[0] }), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .n6733(n6733), .ADC_Data_Received(ADC_Data_Received), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][6] (\ADC_Data[1] [6]), 
            .\ADC_Data[1][7] (\ADC_Data[1] [7]), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[1][9] (\ADC_Data[1] [9]), .\ADC_Data[1][10] (\ADC_Data[1] [10]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .n6764(n6764), .VCC_net(VCC_net), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .\ADC_Data[2][9] (\ADC_Data[2] [9]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .\ADC_Data[2][10] (\ADC_Data[2] [10]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]));   /* synthesis lineinfo="@11(50[13],64[3])"*/
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n3320), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n6070), .CK(Main_Clock), .SR(reset_n_N_209), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    IOL_B debug_i0 (.PADDI(GND_net), .DO1(GND_net), .DO0(n2_2), .CE(Main_Clock_enable_1), 
          .IOLTO(GND_net), .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(Main_Clock), 
          .PADDO(debug_c));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam debug_i0.LATCHIN = "LATCH_REG";
    defparam debug_i0.DDROUT = "NO";
    (* lut_function="(!(A+((C (D)+!C !(D))+!B)))" *) LUT4 i2_4_lut_adj_524 (.A(SM_Top[2]), 
            .B(reset_n_c), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n9199));
    defparam i2_4_lut_adj_524.INIT = "0x0440";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4079_3_lut (.A(_57), 
            .B(n23), .C(n3322), .Z(n6757));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4079_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_525 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21_adj_1278), .D(SM_Sample_Output[1]), 
            .Z(n24_adj_1276));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut_adj_525.INIT = "0x3032";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4078_3_lut (.A(_89), 
            .B(n23_adj_1261), .C(n3324), .Z(n6756));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4078_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_526 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21_adj_1278));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_adj_526.INIT = "0xa0a8";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4077_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13_adj_1241), .D(n9199), 
            .Z(n6755));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam i4077_4_lut.INIT = "0xcaaa";
    Sample_Position sample_position (.n7(n7_adj_1232), .Main_Clock(Main_Clock), 
            .reset_n_N_209(reset_n_N_209), .Harmonic({Harmonic}), .GND_net(GND_net), 
            .n6920(n6920), .n7049(n7049), .SM_Sample_Position({SM_Sample_Position}), 
            .n8868(n8868), .Freq_Too_High(Freq_Too_High), .reset_n_c(reset_n_c), 
            .n4750(n4750), .VCC_net(VCC_net), .Frequency({Frequency}), 
            .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), .\Harmonic_Count[0] (Harmonic_Count[0]), 
            .\Harmonic_Count[1] (Harmonic_Count[1]), .n4(n4), .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), 
            .Sample_Ready(Sample_Ready), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(35[18],45[3])"*/
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1023_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_209), .C(n6_adj_1263), .D(n5_adj_1268), .Z(n3372));
    defparam i1023_4_lut.INIT = "0xccdc";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i6660_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n9930));
    defparam i6660_2_lut_3_lut.INIT = "0x7070";
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.\Adder_Total[1][11] (\Adder_Total[1] [11]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            .\Adder_Total[1][10] (\Adder_Total[1] [10]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
            .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
            .reset_n_c(reset_n_c), .Adder_Start({Adder_Start}), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
            .\Adder_Total[1][5] (\Adder_Total[1] [5]), .GND_net(GND_net), 
            .\Adder_Total[1][17] (\Adder_Total[1] [17]), ._72(_72), ._71(_71), 
            .\Adder_Total[1][15] (\Adder_Total[1] [15]), ._74(_74), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
            ._73(_73), .\Adder_Total[1][13] (\Adder_Total[1] [13]), ._76(_76), 
            .\Adder_Total[1][14] (\Adder_Total[1] [14]), ._75(_75), ._78(_78), 
            ._77(_77), ._80(_80), ._79(_79), ._82(_82), ._81(_81), 
            .\Adder_Total[1][4] (\Adder_Total[1] [4]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
            ._84(_84), ._83(_83), ._86(_86), ._85(_85), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
            .\Adder_Total[1][1] (\Adder_Total[1] [1]), ._88(_88), ._87(_87), 
            .\Adder_Total[1][0] (\Adder_Total[1] [0]), ._89(_89), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Sample_Value({Sample_Value}), .n23(n23_adj_1261), .n22(n22_adj_1260), 
            .n21(n21_adj_1259), .n20(n20_adj_1258), .n19(n19_adj_1257), 
            .n18(n18_adj_1256), .n17(n17_adj_1255), .n16(n16_adj_1254), 
            .n15(n15_adj_1253), .n14(n14_adj_1252), .n13(n13_adj_1251), 
            .n12(n12_adj_1250), .n11(n11_adj_1249), .n10(n10_adj_1248), 
            .n9(n9_adj_1247), .n8(n8_adj_1246), .n7(n7_adj_1245), .n6(n6_adj_1244), 
            .n5(n5_adj_1243), .n6781(n6781), .n6780(n6780), .n6779(n6779), 
            .n6778(n6778), .n6777(n6777), .n6776(n6776), .n6775(n6775), 
            .n6774(n6774), .n6773(n6773), .n6772(n6772), .n6771(n6771), 
            .n6770(n6770), .n6769(n6769), .n6768(n6768), .n6767(n6767), 
            .n6766(n6766), .n6765(n6765), .n6761(n6761), .n6756(n6756), 
            .\SM_Adder[0] (SM_Adder[0]), .n3322(n3322), .n3324(n3324));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4869_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n371), .Z(n7547));   /* synthesis lineinfo="@11(159[4],238[11])"*/
    defparam i4869_4_lut.INIT = "0x3373";
    Scale_Mult_U0 \genscaler[0].scaler  (.\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\Scaler_Ready[0] (Scaler_Ready[0]));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.\SM_Adder[0] (SM_Adder[0]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .reset_n_c(reset_n_c), 
            .\Adder_Start[0] (Adder_Start[0]), .GND_net(GND_net), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            ._40(_40), ._39(_39), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            ._42(_42), .\Adder_Total[0][16] (\Adder_Total[0] [16]), ._41(_41), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), ._44(_44), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            ._43(_43), .\Adder_Total[0][11] (\Adder_Total[0] [11]), ._46(_46), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), ._45(_45), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            ._48(_48), .\Adder_Total[0][10] (\Adder_Total[0] [10]), ._47(_47), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), ._50(_50), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            ._49(_49), .\Adder_Total[0][5] (\Adder_Total[0] [5]), ._52(_52), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), ._51(_51), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            ._54(_54), .\Adder_Total[0][4] (\Adder_Total[0] [4]), ._53(_53), 
            .\Adder_Total[0][1] (\Adder_Total[0] [1]), ._56(_56), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            ._55(_55), .\Adder_Total[0][0] (\Adder_Total[0] [0]), ._57(_57), 
            .n6802(n6802), .n6801(n6801), .n6800(n6800), .n6799(n6799), 
            .n6798(n6798), .n6797(n6797), .n6796(n6796), .n6795(n6795), 
            .n6794(n6794), .n6793(n6793), .n6792(n6792), .n6791(n6791), 
            .n6790(n6790), .n6789(n6789), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Sample_Value({Sample_Value}), .n23(n23), .n22(n22), .n21(n21), 
            .n20(n20), .n19(n19), .n18(n18), .n17(n17_2), .n16(n16), 
            .n15(n15_adj_1240), .n14(n14), .n13(n13_adj_1239), .n12(n12_adj_1238), 
            .n11(n11), .n10(n10_adj_1237), .n9(n9_adj_1236), .n8(n8_2), 
            .n7(n7_adj_1235), .n6(n6_adj_1234), .n5(n5), .n6788(n6788), 
            .n6787(n6787), .n6786(n6786), .n6784(n6784), .n6757(n6757));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(137[9],146[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i6998_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7509), .D(SM_Top[1]), .Z(n6521));   /* synthesis lineinfo="@11(148[9],241[5])"*/
    defparam i6998_4_lut.INIT = "0x7333";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (output [10:0]\Adder_Mult[1] , input Main_Clock, input [10:0]\Scale_Initial[1] , 
            input Scaler_Reset, input GND_net, input VCC_net, input [10:0]\Harmonic_Scale[1] , 
            input \Scaler_Start[1] , output \Scaler_Ready[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]o_Mult_10__N_825;
    
    wire n6291;
    wire [11:0]n67;
    
    wire cout, n7974, n11415;
    wire [10:0]n1;
    
    wire n7972, n11412, n7970, n11409, n7968, n11406, n7966, n11403, 
        n11400, n6745;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n9122, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    FA2 add_1561_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n7974), .CI0(n7974), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11415), .CI1(n11415), .CO0(n11415), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_12.INIT0 = "0xc33c";
    defparam add_1561_12.INIT1 = "0xc33c";
    FA2 add_1561_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n7972), .CI0(n7972), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n11412), .CI1(n11412), .CO0(n11412), .CO1(n7974), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_10.INIT0 = "0xc33c";
    defparam add_1561_10.INIT1 = "0xc33c";
    FA2 add_1561_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n7970), .CI0(n7970), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n11409), .CI1(n11409), .CO0(n11409), .CO1(n7972), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_8.INIT0 = "0xc33c";
    defparam add_1561_8.INIT1 = "0xc33c";
    FA2 add_1561_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n7968), .CI0(n7968), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n11406), .CI1(n11406), .CO0(n11406), .CO1(n7970), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_6.INIT0 = "0xc33c";
    defparam add_1561_6.INIT1 = "0xc33c";
    FA2 add_1561_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n7966), .CI0(n7966), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n11403), .CI1(n11403), .CO0(n11403), .CO1(n7968), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_4.INIT0 = "0xc33c";
    defparam add_1561_4.INIT1 = "0xc33c";
    FA2 add_1561_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n11400), .CI1(n11400), .CO0(n11400), .CO1(n7966), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1561_2.INIT0 = "0xc33c";
    defparam add_1561_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n6745), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n9122), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6291));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .D(\Scaler_Ready[1] ), 
            .Z(n9122));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4067_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n6745));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4067_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6291), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (output \SM_Sample_Output[0] , output n6088, input Main_Clock, 
            output DAC_Ready, output \SM_Sample_Output[1] , output n3113, 
            input n6890, output reset_n_N_209, input n3372, output \SM_Sample_Output[2] , 
            input \r_Adder_Total[1][7] , input \r_Adder_Total[1][6] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][4] , input \r_Adder_Total[1][3] , input \r_Adder_Total[1][2] , 
            output n17, input n13, output DAC_Send_adj_1, input \r_Adder_Total[0][7] , 
            input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][3] , input \r_Adder_Total[0][2] , input GND_net, 
            input _16, input VCC_net, input _18, input _17, input _20, 
            input _19, input _22, input _21, input _24, input _23, 
            input _25, input _104, input _106, input _105, input _108, 
            input _107, input _110, input _109, input _112, input _111, 
            input \<NoName> , input reset_n_c, input [2:0]SM_Sample_Position, 
            output n7049, output n5, input n6740, output \Output_Data[17] , 
            input DAC_Send, output n6, output \SM_DAC_Out[0] , output n2618, 
            output Clock_Counter, output \SM_DAC_Out[3] , input n6814, 
            output o_DAC_MOSI_c, output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , 
            input n9180, output n7524, input n5391, output n2053, input n5395, 
            output n2076, output n24, output o_DAC_SCK_c, output n2060, 
            input n6751, input n8922, output o_DAC_CS_c, output n2093, 
            output n7537, input n6739);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire n6573, n9569, n3096;
    wire [9:0]n4648;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@7(15[13],15[23])"*/
    wire [19:0]n4210;
    
    wire n9555;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    
    wire n6741, n6742, n9124;
    wire [9:0]n4672;
    
    wire n8007, n11433, n8005, n11430, n8003, n11427, n8001, n11424, 
        n7999, n11421, n11418, n7996, n11484, n7994, n11481, n7992, 
        n11478, n7990, n11475, n7988, n11472, n11469, n9086, GND_net_c, 
        VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ SM_Sample_Output__i0 (.D(n3096), 
            .SP(n6890), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n9569), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n6088));
    defparam i2_4_lut.INIT = "0x2022";
    (* lut_function="(A (B))" *) LUT4 i3895_2_lut (.A(n6088), .B(n3113), 
            .Z(n6573));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i3895_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i18 (.D(n4648[9]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i17 (.D(n4648[8]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i16 (.D(n4648[7]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i15 (.D(n4648[6]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i14 (.D(n4648[5]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i13 (.D(n4648[4]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i12 (.D(n4648[3]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i11 (.D(n4648[2]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i10 (.D(n4648[1]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i4700_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n3096));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i4700_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i9 (.D(n4648[0]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i0 (.D(n4210[0]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i1 (.D(n4210[1]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6313_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n9555));
    defparam i6313_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[1]));
    defparam mux_1601_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4063_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3113), .C(n6088), .D(Output_Data[20]), .Z(n6741));
    defparam i4063_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[2]));
    defparam mux_1601_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4064_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3113), .C(n6088), .D(Output_Data[21]), .Z(n6742));
    defparam i4064_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i2 (.D(n4210[2]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i3 (.D(n4210[3]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i4 (.D(n4210[4]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i5 (.D(n4210[5]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i6 (.D(n4210[6]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i7 (.D(n4210[7]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i8 (.D(n4210[8]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i9 (.D(n4210[9]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i10 (.D(n4210[10]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[3]));
    defparam mux_1601_i4_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i11 (.D(n4210[11]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i12 (.D(n4210[12]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i13 (.D(n4210[13]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i14 (.D(n4210[14]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i15 (.D(n4210[15]), 
            .SP(n6088), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ DAC_Send_c (.D(n9124), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i18 (.D(n4672[9]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[4]));
    defparam mux_1601_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[5]));
    defparam mux_1601_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[6]));
    defparam mux_1601_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[7]));
    defparam mux_1601_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[8]));
    defparam mux_1601_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[9]));
    defparam mux_1601_i10_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i17 (.D(n4672[8]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i16 (.D(n4672[7]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i15 (.D(n4672[6]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i14 (.D(n4672[5]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i13 (.D(n4672[4]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[10]));
    defparam mux_1601_i11_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i12 (.D(n4672[3]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i11 (.D(n4672[2]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[11]));
    defparam mux_1601_i12_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i10 (.D(n4672[1]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[12]));
    defparam mux_1601_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[13]));
    defparam mux_1601_i14_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i9 (.D(n4672[0]), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[14]));
    defparam mux_1601_i15_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3372), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ SM_Sample_Output__i2 (.D(n9555), 
            .SP(n6890), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n3113), .D(\SM_Sample_Output[0] ), 
            .Z(n4210[15]));
    defparam mux_1601_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n9124));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x2222";
    FA2 add_2016_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n8007), 
        .CI0(n8007), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11433), 
        .CI1(n11433), .CO0(n11433), .S0(n4648[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_11.INIT0 = "0xc33c";
    defparam add_2016_11.INIT1 = "0xc33c";
    FA2 add_2016_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n8005), 
        .CI0(n8005), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n11430), 
        .CI1(n11430), .CO0(n11430), .CO1(n8007), .S0(n4648[7]), .S1(n4648[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_9.INIT0 = "0xc33c";
    defparam add_2016_9.INIT1 = "0xc33c";
    FA2 add_2016_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n8003), 
        .CI0(n8003), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n11427), 
        .CI1(n11427), .CO0(n11427), .CO1(n8005), .S0(n4648[5]), .S1(n4648[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_7.INIT0 = "0xc33c";
    defparam add_2016_7.INIT1 = "0xc33c";
    FA2 add_2016_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n8001), 
        .CI0(n8001), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n11424), 
        .CI1(n11424), .CO0(n11424), .CO1(n8003), .S0(n4648[3]), .S1(n4648[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_5.INIT0 = "0xc33c";
    defparam add_2016_5.INIT1 = "0xc33c";
    FA2 add_2016_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n7999), 
        .CI0(n7999), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n11421), 
        .CI1(n11421), .CO0(n11421), .CO1(n8001), .S0(n4648[1]), .S1(n4648[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_3.INIT0 = "0xc33c";
    defparam add_2016_3.INIT1 = "0xc33c";
    FA2 add_2016_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n11418), .CI1(n11418), .CO0(n11418), 
        .CO1(n7999), .S1(n4648[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2016_1.INIT0 = "0xc33c";
    defparam add_2016_1.INIT1 = "0xc33c";
    FA2 add_2029_11 (.A0(GND_net), .B0(_104), .C0(VCC_net), .D0(n7996), 
        .CI0(n7996), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11484), 
        .CI1(n11484), .CO0(n11484), .S0(n4672[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_11.INIT0 = "0xc33c";
    defparam add_2029_11.INIT1 = "0xc33c";
    FA2 add_2029_9 (.A0(GND_net), .B0(_106), .C0(GND_net), .D0(n7994), 
        .CI0(n7994), .A1(GND_net), .B1(_105), .C1(GND_net), .D1(n11481), 
        .CI1(n11481), .CO0(n11481), .CO1(n7996), .S0(n4672[7]), .S1(n4672[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_9.INIT0 = "0xc33c";
    defparam add_2029_9.INIT1 = "0xc33c";
    FA2 add_2029_7 (.A0(GND_net), .B0(_108), .C0(GND_net), .D0(n7992), 
        .CI0(n7992), .A1(GND_net), .B1(_107), .C1(GND_net), .D1(n11478), 
        .CI1(n11478), .CO0(n11478), .CO1(n7994), .S0(n4672[5]), .S1(n4672[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_7.INIT0 = "0xc33c";
    defparam add_2029_7.INIT1 = "0xc33c";
    FA2 add_2029_5 (.A0(GND_net), .B0(_110), .C0(GND_net), .D0(n7990), 
        .CI0(n7990), .A1(GND_net), .B1(_109), .C1(GND_net), .D1(n11475), 
        .CI1(n11475), .CO0(n11475), .CO1(n7992), .S0(n4672[3]), .S1(n4672[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_5.INIT0 = "0xc33c";
    defparam add_2029_5.INIT1 = "0xc33c";
    FA2 add_2029_3 (.A0(GND_net), .B0(_112), .C0(GND_net), .D0(n7988), 
        .CI0(n7988), .A1(GND_net), .B1(_111), .C1(VCC_net), .D1(n11472), 
        .CI1(n11472), .CO0(n11472), .CO1(n7990), .S0(n4672[1]), .S1(n4672[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_3.INIT0 = "0xc33c";
    defparam add_2029_3.INIT1 = "0xc33c";
    FA2 add_2029_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n11469), .CI1(n11469), .CO0(n11469), 
        .CO1(n7988), .S1(n4672[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_2029_1.INIT0 = "0xc33c";
    defparam add_2029_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ SM_Sample_Output__i1 (.D(n9086), 
            .SP(n6890), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i21 (.D(n6742), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i801_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .D(\SM_Sample_Output[0] ), 
            .Z(n3113));
    defparam i801_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="((B)+!A)" *) LUT4 i6327_2_lut_2_lut (.A(reset_n_c), .B(\SM_Sample_Output[2] ), 
            .Z(n9569));
    defparam i6327_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B+((D)+!C))))" *) LUT4 i1_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n7049));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0x5575";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(reset_n_c), .Z(reset_n_N_209));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n9086));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i20 (.D(n6741), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i17 (.D(n6740), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_65_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@7(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_65_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1601_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n3113), .D(\SM_Sample_Output[0] ), .Z(n4210[0]));
    defparam mux_1601_i1_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .DAC_Send(DAC_Send_adj_1), 
            .n2618(n2618), .reset_n_c(reset_n_c), .Clock_Counter(Clock_Counter), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .n6814(n6814), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .Main_Clock(Main_Clock), .reset_n_N_209(reset_n_N_209), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .n9180(n9180), .n7524(n7524), 
            .n5391(n5391), .n2053(n2053), .n5395(n5395), .n2076(n2076), 
            .\Output_Data[0] (Output_Data[0]), .n24(n24), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n2060(n2060), .DAC_Ready(DAC_Ready), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .n6751(n6751), .n8922(n8922), .o_DAC_CS_c(o_DAC_CS_c), .n2093(n2093), 
            .n7537(n7537), .n6739(n6739));   /* synthesis lineinfo="@7(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=122 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6088), .CK(Main_Clock), .SR(n6573), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[0] , input DAC_Send, output n2618, 
            input reset_n_c, output Clock_Counter, output \SM_DAC_Out[3] , 
            input n6814, output o_DAC_MOSI_c, input Main_Clock, input reset_n_N_209, 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , input n9180, 
            output n7524, input n5391, output n2053, input n5395, output n2076, 
            input \Output_Data[0] , output n24, output o_DAC_SCK_c, output n2060, 
            output DAC_Ready, input \Output_Data[21] , input \Output_Data[20] , 
            input \Output_Data[17] , input \Output_Data[16] , input \Output_Data[15] , 
            input \Output_Data[14] , input \Output_Data[13] , input \Output_Data[12] , 
            input \Output_Data[11] , input \Output_Data[10] , input \Output_Data[9] , 
            input \Output_Data[8] , input \Output_Data[7] , input \Output_Data[6] , 
            input \Output_Data[5] , input \Output_Data[4] , input \Output_Data[3] , 
            input \Output_Data[2] , input \Output_Data[1] , input n6751, 
            input n8922, output o_DAC_CS_c, output n2093, output n7537, 
            input n6739);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n15, n9183, n8797, n5844, n3326, n4, o_Ready_N_1143;
    wire [0:0]n2596;
    
    wire n9166, n6090;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    wire [4:0]n25;
    
    wire n10624, n9916, n9915, n10627, n5837, n7769, n9912, n9913, 
        n10630;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n10633, n10, n6358, n6659, n8, o_SPI_Data_N_1141, n15_adj_1229, 
        n10621, n7526, n7361, n9577, n22, n9571, n6489, n4_adj_1230, 
        n6309, n9918, n9919, n9910, n9909, n10618, n6, GND_net, 
        VCC_net;
    
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2618), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n9183));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n5844), .D(n9183), .Z(n3326));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n9180), .C(n4), .D(n2618), .Z(o_Ready_N_1143));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut.INIT = "0xc044";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut (.A(reset_n_N_209), 
            .B(DAC_Send), .C(n2596[0]), .D(n9166), .Z(n6090));
    defparam i2_4_lut.INIT = "0xeeef";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i5084_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5084_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i4715_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2618), .Z(n2596[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i4715_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10624_bdd_4_lut (.A(n10624), 
            .B(n9916), .C(n9915), .D(Current_Bit[2]), .Z(n10627));
    defparam n10624_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n5844));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="((B (C)+!B !((D)+!C))+!A)" *) LUT4 i419_4_lut_4_lut (.A(reset_n_c), 
            .B(n7524), .C(Clock_Counter), .D(n5391), .Z(n2053));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i419_4_lut_4_lut.INIT = "0xd5f5";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_497 (.A(reset_n_c), 
            .B(n7524), .C(n5395), .D(Clock_Counter), .Z(n2076));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_497.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_498 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5837));
    defparam i1_2_lut_adj_498.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i5080_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n7769));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5080_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i5077_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5077_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n9912), .C(n9913), .D(Current_Bit[2]), .Z(n10624));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10630_bdd_4_lut (.A(n10630), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n10633));
    defparam n10630_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n10630));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    FD1P3XZ Current_Bit_976__i0 (.D(n25[0]), .SP(n6358), .CK(Main_Clock), 
            .SR(n6659), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_976__i0.REGSET = "RESET";
    defparam Current_Bit_976__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i5068_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5068_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    FD1P3XZ Current_Bit_976__i4 (.D(n25[4]), .SP(n6358), .CK(Main_Clock), 
            .SR(n6659), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_976__i4.REGSET = "RESET";
    defparam Current_Bit_976__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6565_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n9912));
    defparam i6565_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5070_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5070_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3981_4_lut (.A(n6358), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n6659));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3981_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_70_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_70_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6566_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n9913));
    defparam i6566_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut.INIT = "0x0116";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_499 (.A(n2618), 
            .B(o_SPI_Data_N_1141), .C(\SM_DAC_Out[0] ), .Z(n8797));
    defparam i2_3_lut_adj_499.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1229), 
            .B(n10621), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1141));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n10633), 
            .B(n10627), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1229));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2618));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(A+(B))" *) LUT4 i4848_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n7526));
    defparam i4848_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i4846_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n7524));
    defparam i4846_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2053), .CK(Main_Clock), .SR(n7361), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2060), 
            .SP(n2053), .CK(Main_Clock), .SR(n6489), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_500 (.A(Clock_Counter), 
            .B(n9577), .C(n22), .D(n9571), .Z(o_DAC_SCK_c));
    defparam i1_4_lut_adj_500.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6335_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n9577));
    defparam i6335_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i6329_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n9571));
    defparam i6329_2_lut.INIT = "0xeeee";
    FD1P3XZ Current_Bit_976__i3 (.D(n25[3]), .SP(n6358), .CK(Main_Clock), 
            .SR(n6659), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_976__i3.REGSET = "RESET";
    defparam Current_Bit_976__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1143), 
            .SP(n6090), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_976__i2 (.D(n25[2]), .SP(n6358), .CK(Main_Clock), 
            .SR(n6659), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_976__i2.REGSET = "RESET";
    defparam Current_Bit_976__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_976__i1 (.D(n25[1]), .SP(n6358), .CK(Main_Clock), 
            .SR(n6659), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_976__i1.REGSET = "RESET";
    defparam Current_Bit_976__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_501 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_adj_1230), .Z(n6309));
    defparam i1_4_lut_4_lut_adj_501.INIT = "0xd555";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_502 (.A(\SM_DAC_Out[0] ), 
            .B(n2618), .C(n24), .D(Clock_Counter), .Z(n9166));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut_adj_502.INIT = "0x4fff";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_503 (.A(\SM_DAC_Out[0] ), 
            .B(n2618), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_adj_1230));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_503.INIT = "0xb080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6569_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n9916));
    defparam i6569_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6568_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n9915));
    defparam i6568_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6571_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n9918));
    defparam i6571_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3326), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n6751), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6572_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n9919));
    defparam i6572_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n8922), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2596[0]), 
            .SP(n6309), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut_adj_504 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_504.INIT = "0x0110";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6563_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n9910));
    defparam i6563_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6562_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n9909));
    defparam i6562_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5091_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n7769), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5091_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10618_bdd_4_lut (.A(n10618), 
            .B(n9910), .C(n9909), .D(Current_Bit[2]), .Z(n10621));
    defparam n10618_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))" *) LUT4 i6969_2_lut (.A(n2053), .B(n2076), 
            .Z(n7361));
    defparam i6969_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n6739), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2093));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_505 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_505.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_506 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n4));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_adj_506.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i4859_2_lut (.A(\SM_DAC_Out[0] ), .B(n2093), 
            .Z(n7537));
    defparam i4859_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_125  (.A(Current_Bit[1]), 
            .B(n9918), .C(n9919), .D(Current_Bit[2]), .Z(n10618));
    defparam \Current_Bit[1]_bdd_4_lut_125 .INIT = "0xe4aa";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i7027_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n7526), .D(n5837), .Z(n2060));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i7027_4_lut.INIT = "0xfdff";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_507 (.A(n5837), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(n10), .Z(n6358));
    defparam i2_3_lut_4_lut_adj_507.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i3811_2_lut (.A(n2053), .B(n2076), 
            .Z(n6489));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3811_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n8797), 
            .SP(n6814), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output CS_Stable, output SM_ADC_In, output \ADC_Data[3][3] , 
            output \ADC_Data[3][4] , output \ADC_Data[3][5] , output \ADC_Data[3][6] , 
            output \ADC_Data[3][7] , output \ADC_Data[3][8] , output \ADC_Data[3][9] , 
            output \ADC_Data[3][10] , output \ADC_Data[4][0] , output \ADC_Data[4][1] , 
            output \ADC_Data[4][2] , output \ADC_Data[2][5] , output \ADC_Data[4][3] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][5] , output \ADC_Data[4][6] , 
            output \ADC_Data[4][7] , output \ADC_Data[4][8] , output \ADC_Data[4][9] , 
            output \ADC_Data[4][10] , input reset_n_c, output n4, output \Receive_Byte[0] , 
            output [15:0]\ADC_Data[5] , input i_ADC_Data_c, input Main_Clock, 
            input reset_n_N_209, output \ADC_Data[3][0] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[6][0] , output \ADC_Data[6][1] , 
            output \ADC_Data[6][2] , output \ADC_Data[6][3] , output \ADC_Data[6][4] , 
            output \ADC_Data[6][5] , output \ADC_Data[6][6] , output \ADC_Data[6][7] , 
            output n6187, output n6617, input i_ADC_CS, output [15:0]\ADC_Data[0] , 
            input i_ADC_Clock_c, output \ADC_Data[1][0] , output \ADC_Data[1][1] , 
            output \ADC_Data[1][2] , input n6733, output ADC_Data_Received, 
            output \ADC_Data[1][3] , output \ADC_Data[1][4] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][6] , output \ADC_Data[1][7] , output \ADC_Data[1][8] , 
            output \ADC_Data[1][9] , output \ADC_Data[1][10] , output \ADC_Data[2][0] , 
            output \ADC_Data[2][1] , output \ADC_Data[2][8] , input n6764, 
            input VCC_net, output \ADC_Data[3][2] , output \ADC_Data[2][9] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][3] , output \ADC_Data[2][10] , 
            output \ADC_Data[3][1] , output \ADC_Data[2][4] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire n12, n9, n5977, n3348, n12_adj_1220, n5955, n5960, n12_adj_1221, 
        n43, n5973, n9_adj_1222, n5974, Data_State, n71, n5951, 
        n69, n72, n6005, n6006, n5846;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n33, n6009, n7187, n6010, n67, n6013, n6014, n5950, 
        n7128, n60, n5956, n76, n5961;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n9215, n37, n5967, n5966, n5952, n6016, n12_adj_1223, 
        n6034, n5979, n78, n6032, n6017, n5980, n6031, n61, 
        n9_adj_1224, n6035, n6019, n6020, n66, n5945, n7518, n6021, 
        n12_adj_1225, n6042, n8753, n5231, n6041, n70, n6039, 
        n5964, n7, n9549;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    
    wire n7516, n65, n6038, n68, i_ADC_CS_c, CS_State, CS_State_N_672, 
        CS_Stable_N_682, n5954;
    wire [2:0]n17;
    
    wire n6725, n9212, n5999, n5998, n5970, n29, n6002, n5971, 
        n6024, n5989, n63, n5991, n6003, n64, n12_adj_1226, n6025, 
        n77, n73, n5962, n5946, n6027, n6028, n5963, n5953, 
        n5994, n5995;
    wire [3:0]n434;
    
    wire n11, n5959, n12_adj_1227, n7126;
    wire [3:0]n441;
    
    wire n5987, n5986, n75, n5958, n5948, n5984, n5983, n5949, 
        n4824, Clock_State, n4270, o_Data_Received_N_663, n12_adj_1228, 
        n7323, n4262, n4268, n5957, n5947, n6303, n62, n5992, 
        n74, GND_net, VCC_net_c;
    
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7123_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5977));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7123_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))" *) LUT4 i1010_1_lut (.A(CS_Stable), .Z(n3348));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1010_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B)))" *) LUT4 i7068_2_lut (.A(n12_adj_1220), .B(n5955), 
            .Z(n5960));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7068_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7114_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n43), .Z(n5973));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7114_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7117_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n9_adj_1222), .Z(n5974));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7117_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n5960), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n5951), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6005), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n69), .Z(n72));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n6006), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n33), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i1_2_lut_4_lut (.A(n5846), 
            .B(Receive_Bit[2]), .C(Receive_Bit[1]), .D(Receive_Bit[0]), 
            .Z(n5955));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_4_lut.INIT = "0xefff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6009), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6010), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i4509_1_lut (.A(Receive_Bit[0]), .Z(n7187));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4509_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n67), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6013), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6014), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5950), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n76), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_464 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n7128), .Z(n60));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_464.INIT = "0x0400";
    (* lut_function="(!(A+(B)))" *) LUT4 i7129_2_lut (.A(n12), .B(n5955), 
            .Z(n5956));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7129_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n5961), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n5952), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_4_lut_adj_465 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n7128), .Z(n37));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_4_lut_adj_465.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7100_2_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n9_adj_1222), .Z(n5967));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7100_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7097_2_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n43), .Z(n5966));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7097_2_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6016), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n6017), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6992_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n9), .Z(n6034));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6992_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7131_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n43), .Z(n5979));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7131_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_466 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n69), .Z(n78));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_466.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7003_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n43), .Z(n6032));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7003_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n6019), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7134_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1222), .Z(n5980));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7134_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7006_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n9_adj_1222), .Z(n6031));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7006_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_467 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n7128), .Z(n61));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_467.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6989_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n9_adj_1224), .Z(n6035));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6989_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n6020), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n6021), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_468 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1223), .D(n7128), .Z(n66));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_468.INIT = "0x0400";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i1_2_lut_4_lut_adj_469 (.A(n5846), 
            .B(Receive_Bit[2]), .C(Receive_Bit[1]), .D(Receive_Bit[0]), 
            .Z(n5945));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_4_lut_adj_469.INIT = "0xffef";
    (* lut_function="(A (B))" *) LUT4 i4840_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[3]), 
            .Z(n7518));
    defparam i4840_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n65), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6972_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n9_adj_1224), .Z(n6042));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6972_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n8753), 
            .Z(n5231));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6975_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n9), .Z(n6041));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6975_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_470 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n69), .Z(n70));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_470.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i6983_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n43), .Z(n6039));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6983_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+(B)))" *) LUT4 i6981_2_lut (.A(n12_adj_1225), .B(n5955), 
            .Z(n5964));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6981_2_lut.INIT = "0x1111";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[2]), .C(n7), .D(n7518), .Z(n4));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_936_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_936_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)))" *) LUT4 i6960_2_lut (.A(n8753), .B(reset_n_c), 
            .Z(n9549));
    defparam i6960_2_lut.INIT = "0x7777";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n7516), .D(Count_Stable[1]), .Z(n8753));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n9549), .CK(Main_Clock), .SR(reset_n_N_209), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6986_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n9_adj_1222), .Z(n6038));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6986_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_471 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1225), .D(n7128), .Z(n68));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_471.INIT = "0x0400";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_672));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_682));   /* synthesis lineinfo="@2(55[8],55[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B)))" *) LUT4 i6978_2_lut (.A(n12_adj_1225), .B(n5945), 
            .Z(n5954));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6978_2_lut.INIT = "0x1111";
    FD1P3XZ Count_Stable_974__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6725), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_974__i0.REGSET = "RESET";
    defparam Count_Stable_974__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n6024), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i7075_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9212), .D(n43), .Z(n5999));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7075_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7078_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9212), .D(n9_adj_1222), .Z(n5998));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7078_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7103_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n9_adj_1224), .Z(n5970));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7103_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_472 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9212), .D(n7128), .Z(n29));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_472.INIT = "0x0200";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7073_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n9_adj_1222), .Z(n6002));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7073_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7106_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n9), .Z(n5971));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7106_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))" *) LUT4 i5046_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5046_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4047_2_lut (.A(reset_n_c), .B(n7516), 
            .Z(n6725));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i4047_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n64), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(n5989), .B(n7128), 
            .Z(n63));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+(B)))" *) LUT4 i7095_2_lut (.A(n9_adj_1222), .B(n5989), 
            .Z(n5991));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7095_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7070_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n43), .Z(n6003));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7070_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n6025), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7065_2_lut (.A(n12_adj_1220), .B(n5945), 
            .Z(n5951));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7065_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7037_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n9_adj_1224), .Z(n6017));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7037_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n73), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i7034_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n7128), .D(n9212), .Z(n6019));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7034_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_473 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1221), .D(n69), .Z(n77));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_473.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n5962), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n5946), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n6027), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n6028), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7040_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n9), .Z(n6016));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7040_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i7029_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n43), .D(n9212), .Z(n6021));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7029_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n66), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n6031), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n6032), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7032_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9_adj_1222), .D(n9212), .Z(n6020));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7032_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n78), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n5963), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n5953), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n6034), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5994), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5995), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n6035), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(Data_State), 
            .SP(n68), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4539_3_lut (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n434[2]));   /* synthesis lineinfo="@2(22[12],22[23])"*/
    defparam i4539_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(Data_State), 
            .SP(n6038), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_474 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5846), .D(n11), .Z(n5989));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_474.INIT = "0xfffd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(Data_State), 
            .SP(n6039), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7090_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5955), .D(n11), .Z(n5959));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7090_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(Data_State), 
            .SP(n70), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_887_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1227));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_887_i12_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_883_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1226));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_883_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_475 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n7128), .Z(n64));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_475.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(Data_State), 
            .SP(n5964), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1121_2_lut (.A(Receive_Bit[3]), 
            .B(n7128), .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1121_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(Data_State), 
            .SP(n5954), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(Data_State), 
            .SP(n6041), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(Data_State), 
            .SP(n6042), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7059_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n9_adj_1224), .Z(n6006));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7059_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7087_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5945), .D(n11), .Z(n5950));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7087_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3348), .CK(Clock_Stable), .SR(n7126), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3348), .CK(Clock_Stable), .SR(n7126), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3348), .CK(Clock_Stable), .SR(n7126), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n441[1]), 
            .SP(n6187), .CK(Clock_Stable), .SR(n6617), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n441[2]), 
            .SP(n6187), .CK(Clock_Stable), .SR(n6617), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n441[3]), 
            .SP(n6187), .CK(Clock_Stable), .SR(n6617), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5987), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5986), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n75), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5958), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5948), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5984), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5983), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n61), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5980), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5979), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7126_2_lut (.A(n12), .B(n5945), 
            .Z(n5949));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7126_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n72), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7062_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n9), .Z(n6005));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7062_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i7120_4_lut (.A(n9_adj_1224), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12), .Z(n4824));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7120_4_lut.INIT = "0x0313";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5956), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5949), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5055_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5055_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1143_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n441[2]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1143_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5048_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5048_2_lut.INIT = "0x6666";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 equal_914_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1221));
    defparam equal_914_i12_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_476 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_682), .D(CS_State_N_672), 
            .Z(n7516));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i2_3_lut_4_lut_adj_476.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1640_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4270));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i1640_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_663), .Z(n7126));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0x4505";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_477 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1220), .D(n69), .Z(n71));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_477.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5977), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4824), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_974__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6725), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_974__i2.REGSET = "RESET";
    defparam Count_Stable_974__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_974__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6725), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_974__i1.REGSET = "RESET";
    defparam Count_Stable_974__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n60), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5974), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_884_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1220));
    defparam equal_884_i12_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(!(A+(B)))" *) LUT4 i7018_2_lut (.A(n12_adj_1228), .B(n5955), 
            .Z(n5962));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7018_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i7015_2_lut (.A(n12_adj_1228), .B(n5945), 
            .Z(n5946));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7015_2_lut.INIT = "0x1111";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_478 (.A(Receive_Bit[0]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[1]), .D(Receive_Bit[3]), 
            .Z(o_Data_Received_N_663));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_478.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5973), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ o_Data_Received (.D(n6733), 
            .SP(VCC_net_c), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6957_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n7323));
    defparam i6957_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n77), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1150_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n441[3]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1150_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n7128));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i7053_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n43), .Z(n6010));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7053_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7056_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n9_adj_1222), .Z(n6009));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7056_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1632_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4262));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1632_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1638_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4268));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1638_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5957), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7001_2_lut (.A(n12_adj_1223), .B(n5955), 
            .Z(n5963));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7001_2_lut.INIT = "0x1111";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_adj_479 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n9_adj_1222));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_479.INIT = "0xf7f7";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5947), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5971), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5970), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6995_2_lut (.A(n12_adj_1223), .B(n5945), 
            .Z(n5953));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i6995_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1136_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n441[1]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1136_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_480 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n9215), .D(n7128), .Z(n33));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_480.INIT = "0x0200";
    (* lut_function="(!(A+(B)))" *) LUT4 i7084_2_lut (.A(n9), .B(n5989), 
            .Z(n5994));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7084_2_lut.INIT = "0x1111";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_481 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(CS_Stable), .D(SM_ADC_In), .Z(n9215));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_481.INIT = "0xfbff";
    (* lut_function="(A (B)+!A !((C)+!B))" *) LUT4 i1_3_lut (.A(o_Data_Received_N_663), 
            .B(n3348), .C(SM_ADC_In), .Z(n6187));
    defparam i1_3_lut.INIT = "0x8c8c";
    (* lut_function="(!(A+(B)))" *) LUT4 i7081_2_lut (.A(n9_adj_1224), .B(n5989), 
            .Z(n5995));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7081_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n37), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n5967), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_931_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1223));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_931_i12_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ SM_ADC_In_c (.D(n6303), 
            .SP(VCC_net_c), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_482 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5846));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_adj_482.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4270), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4268), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4262), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n5966), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_889_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1228));
    defparam equal_889_i12_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3940_3_lut (.A(n6187), .B(SM_ADC_In), 
            .C(n7), .Z(n6617));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3940_3_lut.INIT = "0x2a2a";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n5231), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7112_2_lut (.A(n12_adj_1221), .B(n5955), 
            .Z(n5957));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7112_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n63), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_483 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n69), .Z(n76));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_483.INIT = "0x0400";
    (* lut_function="(!(A+(B)))" *) LUT4 i7109_2_lut (.A(n12_adj_1221), .B(n5945), 
            .Z(n5947));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7109_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7009_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n9_adj_1224), .Z(n6028));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7009_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7012_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n9), .Z(n6027));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7012_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5991), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n29), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n6764), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_484 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n69), .Z(n73));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_484.INIT = "0x0400";
    (* lut_function="(!(A (B)))" *) LUT4 i3759_2_lut (.A(SM_ADC_In), .B(n4), 
            .Z(n6303));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3759_2_lut.INIT = "0x7777";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7020_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n43), .Z(n6025));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7020_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7023_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n9_adj_1222), .Z(n6024));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7023_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7048_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n43), .Z(n6014));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7048_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_485 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1228), .D(n7128), .Z(n65));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_485.INIT = "0x0400";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n6003), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_486 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_486.INIT = "0xefef";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_487 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n9_adj_1224));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_487.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n62), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7046_2_lut (.A(n12_adj_1226), .B(n5955), 
            .Z(n5961));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7046_2_lut.INIT = "0x1111";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_488 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1225));
    defparam i1_2_lut_3_lut_4_lut_adj_488.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n5998), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_489 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));
    defparam i2_3_lut_4_lut_adj_489.INIT = "0xfff7";
    (* lut_function="(!(A+(B)))" *) LUT4 i7043_2_lut (.A(n12_adj_1226), .B(n5945), 
            .Z(n5952));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7043_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7051_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n9_adj_1222), .Z(n6013));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7051_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_490 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1226), .D(n7128), .Z(n67));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_490.INIT = "0x0400";
    (* lut_function="(!(A+(B)))" *) LUT4 i7146_2_lut (.A(n12_adj_1227), .B(n5955), 
            .Z(n5958));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7146_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i7143_2_lut (.A(n12_adj_1227), .B(n5945), 
            .Z(n5948));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7143_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5992), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n74), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n7187), 
            .SP(n3348), .CK(Clock_Stable), .SR(n7323), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_491 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n7128), .Z(n62));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_491.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7137_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n9_adj_1224), .Z(n5983));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7137_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7140_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n9), .Z(n5984));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7140_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_492 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n69), .Z(n75));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_492.INIT = "0x0400";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_493 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n69));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_493.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n5999), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_933_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_933_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_494 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n43));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_494.INIT = "0x2020";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i7148_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n43), .Z(n5986));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7148_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7151_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1227), .D(n9_adj_1222), .Z(n5987));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7151_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_495 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(CS_Stable), .D(SM_ADC_In), .Z(n9212));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_495.INIT = "0xfeff";
    (* lut_function="(!((B)+!A))" *) LUT4 i7092_2_lut (.A(n43), .B(n5989), 
            .Z(n5992));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7092_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6002), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5959), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_496 (.A(n5989), .B(n69), 
            .Z(n74));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_adj_496.INIT = "0x4444";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i16_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(22[12],22[23])"*/
    defparam i16_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n71), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n7, input Main_Clock, input reset_n_N_209, 
            input [7:0]Harmonic, input GND_net, input n6920, input n7049, 
            output [2:0]SM_Sample_Position, input n8868, output Freq_Too_High, 
            input reset_n_c, output n4750, input VCC_net, input [15:0]Frequency, 
            input [15:0]Freq_Scale, input Next_Sample, input \Harmonic_Count[0] , 
            input \Harmonic_Count[1] , output n4, output o_Freq_Too_High_N_390, 
            output Sample_Ready, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n3, Sample_Pos_WE, n12;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(49[13],49[34])"*/
    
    wire n8771;
    wire [15:0]n87;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(50[13],50[36])"*/
    wire [15:0]n105;
    
    wire n7927, n11577;
    wire [15:0]n1;
    wire [15:0]n87_adj_1218;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    
    wire n6;
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire n9189, n6065, n7925, n11544, n7923, n11541, n8, n7921, 
        n11538, n7919, n11535, n7917, n11532, n9202, n4_adj_1157, 
        n6219, n7915, n11529, n30, n7913, n11526, n11523;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@8(51[20],51[38])"*/
    
    wire n7723, n28, n26, n24;
    wire [15:0]n2197;
    
    wire n22, n20, n18, n6642, n6188, n16_adj_1159, n7717, n14_adj_1160, 
        n12_adj_1161, n10_adj_1162, n5933, n6297, n9046, n8_adj_1163, 
        n6_adj_1164, n4_adj_1165, n7693, n7_adj_1166, n7694, n7721, 
        n7722, n6626, n7719;
    wire [15:0]n87_adj_1219;
    
    wire n6266, n7720, n7697, n7698, n7695, n7715, n7696, n7701, 
        n7702, n7699, n7700, n5330, n7705, n7706, n7703, n7704, 
        n7709, n7710, n9130, n7707, n7708, n7844, n11520, n7842, 
        n11517, n7840, n11514, n7838, n11511, n7836, n11496, n7834, 
        n11493, n7832, n11490, n7830, n11466, n11463, n7827, n11601;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n7825, n11598, n7823, n11595, n7821, n11592, n7819, n11589, 
        n7817, n11586, n7815, n11583;
    wire [15:0]n69;
    
    wire n7813, n11580, n11355, n7810, n11661, n7796, n11640, 
        n7798, n7808, n11658, n7806, n11655, n7804, n11652, n7802, 
        n11649, n7716, n7718, n7724, n7713, n7714, n7711, n7712, 
        n7800, n11646, n9975, n14_adj_1212, n10_adj_1213, n11619, 
        n11643, n4_adj_1216, n2_adj_1217, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87_adj_1218[0]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12), .B(Accumulated_Frequency[8]), 
            .C(Accumulated_Frequency[7]), .D(Accumulated_Frequency[6]), 
            .Z(n8771));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i4_3_lut (.A(n87[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n105[3]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i4_3_lut.INIT = "0xcaca";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n7927), .CI0(n7927), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11577), .CI1(n11577), .CO0(n11577), .S0(n87[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i5_3_lut (.A(n87[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n105[4]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i6_3_lut (.A(n87[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n105[5]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i6_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n8868), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_209), 
            .B(SM_Sample_Position[0]), .C(n9189), .D(SM_Sample_Position[2]), 
            .Z(n6065));
    defparam i1_4_lut.INIT = "0xbabb";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n7925), .CI0(n7925), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n11544), .CI1(n11544), .CO0(n11544), .CO1(n7927), .S0(n87[13]), 
        .S1(n87[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1219[1]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n7923), .CI0(n7923), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n11541), .CI1(n11541), .CO0(n11541), .CO1(n7925), .S0(n87[11]), 
        .S1(n87[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1079_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n12));
    defparam i1079_4_lut.INIT = "0xccc8";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n7921), .CI0(n7921), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n11538), .CI1(n11538), .CO0(n11538), .CO1(n7923), .S0(n87[9]), 
        .S1(n87[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n7919), .CI0(n7919), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n11535), .CI1(n11535), .CO0(n11535), .CO1(n7921), .S0(n87[7]), 
        .S1(n87[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n7917), .CI0(n7917), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n11532), .CI1(n11532), .CO0(n11532), .CO1(n7919), .S0(n87[5]), 
        .S1(n87[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))+!B (C)))" *) LUT4 i2_4_lut (.A(n9202), 
            .B(SM_Sample_Position[0]), .C(reset_n_c), .D(n4_adj_1157), 
            .Z(n6219));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i2_4_lut.INIT = "0xa020";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n7915), .CI0(n7915), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n11529), .CI1(n11529), .CO0(n11529), .CO1(n7917), .S0(n87[3]), 
        .S1(n87[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_458 (.A(n30), 
            .B(Harmonic[0]), .C(Accumulated_Frequency[15]), .D(Accumulated_Freq_Offset[15]), 
            .Z(n4_adj_1157));
    defparam i1_4_lut_adj_458.INIT = "0xecfe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i2099_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n4750));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i2099_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i7_3_lut (.A(n87[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n105[6]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i7_3_lut.INIT = "0xcaca";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n7913), .CI0(n7913), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n11526), .CI1(n11526), .CO0(n11526), .CO1(n7915), .S0(n87[1]), 
        .S1(n87[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(n87[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n105[0]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n11523), .CI1(n11523), 
        .CO0(n11523), .CO1(n7913), .S1(n87[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i8_3_lut (.A(n87[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n105[7]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5342_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n7723));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5342_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))" *) LUT4 i4732_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2197[7]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4732_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4731_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2197[8]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4731_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))" *) LUT4 i4734_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2197[5]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4734_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4733_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2197[6]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4733_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4736_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2197[3]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4736_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4735_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2197[4]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4735_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i9_3_lut (.A(n87[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n105[8]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3976_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n6642));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i3976_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B))" *) LUT4 i4738_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2197[1]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4738_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4737_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2197[2]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4737_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4639_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2197[0]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4639_2_lut.INIT = "0x8888";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n9189), .C(SM_Sample_Position[2]), .D(reset_n_N_209), .Z(n6188));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i10_3_lut (.A(n87[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n105[9]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16_adj_1159), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5351_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n7717));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5351_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14_adj_1160), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16_adj_1159));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12_adj_1161), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14_adj_1160));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10_adj_1162), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12_adj_1161));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i11_3_lut (.A(n87[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n105[10]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i6966_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5933), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6297));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i6966_4_lut.INIT = "0x1131";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n9189), .C(reset_n_N_209), .D(SM_Sample_Position[2]), .Z(n9046));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8_adj_1163), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10_adj_1162));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1164), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8_adj_1163));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4_adj_1165), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1164));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5338_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n7693));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5338_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5339_2_lut (.A(Accumulated_Frequency[15]), 
            .B(n7_adj_1166), .Z(n7694));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5339_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5345_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n7721));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5345_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5343_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n7_adj_1166), .Z(n7722));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5343_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3961_2_lut (.A(n6219), .B(SM_Sample_Position[0]), 
            .Z(n6626));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i3961_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5348_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n7719));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5348_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1219[2]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1219[3]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5346_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n7_adj_1166), .Z(n7720));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5346_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5381_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n7697));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5381_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5379_2_lut (.A(Accumulated_Frequency[13]), 
            .B(n7_adj_1166), .Z(n7698));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5379_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i3_3_lut (.A(n87[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n105[2]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5336_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n7695));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5336_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5354_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n7715));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5354_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5382_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n7_adj_1166), .Z(n7696));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5382_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5375_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n7701));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5375_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5373_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n7_adj_1166), .Z(n7702));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5373_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1219[4]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1219[5]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1219[6]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5378_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n7699));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5378_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1219[7]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5376_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n7_adj_1166), .Z(n7700));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5376_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1219[8]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1219[9]), 
            .SP(n5330), .CK(Main_Clock), .SR(n7_adj_1166), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1219[10]), 
            .SP(n5330), .CK(Main_Clock), .SR(n7_adj_1166), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1219[11]), 
            .SP(n5330), .CK(Main_Clock), .SR(n7_adj_1166), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1219[12]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1219[13]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1219[14]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1219[15]), 
            .SP(n6266), .CK(Main_Clock), .SR(n6642), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n105[1]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5369_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n7705));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5369_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n105[2]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n105[3]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n105[4]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5367_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n7_adj_1166), .Z(n7706));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5367_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n105[5]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n105[6]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n105[7]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n105[8]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n105[9]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5372_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n7703));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5372_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n105[10]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n105[11]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n105[12]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n105[13]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5370_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n7_adj_1166), .Z(n7704));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5370_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5363_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n7709));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5363_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5361_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n7_adj_1166), .Z(n7710));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5361_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n105[14]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n105[15]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7049), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6188), .CK(Main_Clock), .SR(n9130), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87_adj_1218[15]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87_adj_1218[14]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87_adj_1218[13]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87_adj_1218[12]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87_adj_1218[11]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87_adj_1218[10]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87_adj_1218[9]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87_adj_1218[8]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87_adj_1218[7]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87_adj_1218[6]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87_adj_1218[5]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87_adj_1218[4]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87_adj_1218[3]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87_adj_1218[2]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87_adj_1218[1]), 
            .SP(n6920), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i0 (.D(n69[0]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5366_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n7707));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5366_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5364_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n7_adj_1166), .Z(n7708));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5364_2_lut.INIT = "0x2222";
    FA2 add_443_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2197[15]), .D0(n7844), .CI0(n7844), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n11520), .CI1(n11520), .CO0(n11520), .S0(n87_adj_1219[15]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_17.INIT0 = "0xc33c";
    defparam add_443_add_5_17.INIT1 = "0xc33c";
    FA2 add_443_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2197[13]), .D0(n7842), .CI0(n7842), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2197[14]), .D1(n11517), .CI1(n11517), .CO0(n11517), .CO1(n7844), 
        .S0(n87_adj_1219[13]), .S1(n87_adj_1219[14]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_15.INIT0 = "0xc33c";
    defparam add_443_add_5_15.INIT1 = "0xc33c";
    FA2 add_443_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2197[11]), .D0(n7840), .CI0(n7840), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2197[12]), .D1(n11514), .CI1(n11514), .CO0(n11514), .CO1(n7842), 
        .S0(n87_adj_1219[11]), .S1(n87_adj_1219[12]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_13.INIT0 = "0xc33c";
    defparam add_443_add_5_13.INIT1 = "0xc33c";
    FA2 add_443_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2197[9]), .D0(n7838), .CI0(n7838), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2197[10]), .D1(n11511), .CI1(n11511), .CO0(n11511), .CO1(n7840), 
        .S0(n87_adj_1219[9]), .S1(n87_adj_1219[10]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_11.INIT0 = "0xc33c";
    defparam add_443_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B !((D)+!C))+!A (C+!(D)))" *) LUT4 i4394_4_lut (.A(\Harmonic_Count[0] ), 
            .B(Harmonic[0]), .C(Harmonic[1]), .D(\Harmonic_Count[1] ), 
            .Z(n4));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i4394_4_lut.INIT = "0xd0fd";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_443_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2197[7]), .D0(n7836), .CI0(n7836), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2197[8]), .D1(n11496), .CI1(n11496), .CO0(n11496), .CO1(n7838), 
        .S0(n87_adj_1219[7]), .S1(n87_adj_1219[8]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_9.INIT0 = "0xc33c";
    defparam add_443_add_5_9.INIT1 = "0xc33c";
    FA2 add_443_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2197[5]), .D0(n7834), .CI0(n7834), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2197[6]), .D1(n11493), .CI1(n11493), .CO0(n11493), .CO1(n7836), 
        .S0(n87_adj_1219[5]), .S1(n87_adj_1219[6]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_7.INIT0 = "0xc33c";
    defparam add_443_add_5_7.INIT1 = "0xc33c";
    FA2 add_443_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2197[3]), .D0(n7832), .CI0(n7832), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2197[4]), .D1(n11490), .CI1(n11490), .CO0(n11490), .CO1(n7834), 
        .S0(n87_adj_1219[3]), .S1(n87_adj_1219[4]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_5.INIT0 = "0xc33c";
    defparam add_443_add_5_5.INIT1 = "0xc33c";
    FA2 add_443_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2197[1]), .D0(n7830), .CI0(n7830), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2197[2]), .D1(n11466), .CI1(n11466), .CO0(n11466), .CO1(n7832), 
        .S0(n87_adj_1219[1]), .S1(n87_adj_1219[2]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_3.INIT0 = "0xc33c";
    defparam add_443_add_5_3.INIT1 = "0xc33c";
    FA2 add_443_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2197[0]), .D1(n11463), .CI1(n11463), 
        .CO0(n11463), .CO1(n7830), .S1(n87_adj_1219[0]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_443_add_5_1.INIT0 = "0xc33c";
    defparam add_443_add_5_1.INIT1 = "0xc33c";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n7827), .CI0(n7827), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11601), .CI1(n11601), .CO0(n11601), .S0(n87_adj_1218[15]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n7825), .CI0(n7825), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n11598), .CI1(n11598), .CO0(n11598), 
        .CO1(n7827), .S0(n87_adj_1218[13]), .S1(n87_adj_1218[14]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n7823), .CI0(n7823), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n11595), .CI1(n11595), .CO0(n11595), 
        .CO1(n7825), .S0(n87_adj_1218[11]), .S1(n87_adj_1218[12]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n7821), .CI0(n7821), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n11592), .CI1(n11592), .CO0(n11592), 
        .CO1(n7823), .S0(n87_adj_1218[9]), .S1(n87_adj_1218[10]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n7819), .CI0(n7819), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n11589), .CI1(n11589), .CO0(n11589), 
        .CO1(n7821), .S0(n87_adj_1218[7]), .S1(n87_adj_1218[8]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n7817), .CI0(n7817), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n11586), .CI1(n11586), .CO0(n11586), 
        .CO1(n7819), .S0(n87_adj_1218[5]), .S1(n87_adj_1218[6]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n7815), .CI0(n7815), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n11583), .CI1(n11583), .CO0(n11583), 
        .CO1(n7817), .S0(n87_adj_1218[3]), .S1(n87_adj_1218[4]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i1 (.D(n69[1]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n7813), .CI0(n7813), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n11580), .CI1(n11580), .CO0(n11580), 
        .CO1(n7815), .S0(n87_adj_1218[1]), .S1(n87_adj_1218[2]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n11355), 
        .CI1(n11355), .CO0(n11355), .CO1(n7813), .S1(n87_adj_1218[0]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_17 (.A0(GND_net), .B0(n7693), .C0(n7694), 
        .D0(n7810), .CI0(n7810), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11661), .CI1(n11661), .CO0(n11661), .S0(n69[15]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_3 (.A0(GND_net), .B0(n7721), .C0(n7722), 
        .D0(n7796), .CI0(n7796), .A1(GND_net), .B1(n7719), .C1(n7720), 
        .D1(n11640), .CI1(n11640), .CO0(n11640), .CO1(n7798), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_15 (.A0(GND_net), .B0(n7697), .C0(n7698), 
        .D0(n7808), .CI0(n7808), .A1(GND_net), .B1(n7695), .C1(n7696), 
        .D1(n11658), .CI1(n11658), .CO0(n11658), .CO1(n7810), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_975_add_4_13 (.A0(GND_net), .B0(n7701), .C0(n7702), 
        .D0(n7806), .CI0(n7806), .A1(GND_net), .B1(n7699), .C1(n7700), 
        .D1(n11655), .CI1(n11655), .CO0(n11655), .CO1(n7808), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_11 (.A0(GND_net), .B0(n7705), .C0(n7706), 
        .D0(n7804), .CI0(n7804), .A1(GND_net), .B1(n7703), .C1(n7704), 
        .D1(n11652), .CI1(n11652), .CO0(n11652), .CO1(n7806), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_9 (.A0(GND_net), .B0(n7709), .C0(n7710), 
        .D0(n7802), .CI0(n7802), .A1(GND_net), .B1(n7707), .C1(n7708), 
        .D1(n11649), .CI1(n11649), .CO0(n11649), .CO1(n7804), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5352_2_lut_3_lut (.A(Accumulated_Frequency[4]), 
            .B(n5330), .C(SM_Sample_Position[2]), .Z(n7716));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5352_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5349_2_lut_3_lut (.A(Accumulated_Frequency[3]), 
            .B(n5330), .C(SM_Sample_Position[2]), .Z(n7718));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5349_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5340_2_lut_3_lut (.A(Accumulated_Frequency[0]), 
            .B(n5330), .C(SM_Sample_Position[2]), .Z(n7724));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5340_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5357_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n7713));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5357_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5355_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n7_adj_1166), .Z(n7714));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5355_2_lut.INIT = "0x2222";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4_adj_1165));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i4_4_lut_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5360_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n7711));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5360_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5358_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n7_adj_1166), .Z(n7712));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5358_2_lut.INIT = "0x2222";
    FA2 Accumulated_Frequency_975_add_4_7 (.A0(GND_net), .B0(n7713), .C0(n7714), 
        .D0(n7800), .CI0(n7800), .A1(GND_net), .B1(n7711), .C1(n7712), 
        .D1(n11646), .CI1(n11646), .CO0(n11646), .CO1(n7802), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_7.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5933));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7164_2_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n5330));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i7164_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i12_3_lut (.A(n87[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n105[11]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4723_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i4723_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[2]), .Z(n9202));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i13_3_lut (.A(n87[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n105[12]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i12_4_lut (.A(SM_Sample_Position[0]), 
            .B(n9975), .C(SM_Sample_Position[2]), .D(n9189), .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i12_4_lut.INIT = "0xe5a5";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6675_4_lut (.A(Harmonic[2]), 
            .B(n14_adj_1212), .C(n10_adj_1213), .D(Harmonic[0]), .Z(n9975));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i6675_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6953_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n7_adj_1166));
    defparam i6953_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Harmonic[4]), .B(Harmonic[6]), 
            .C(Harmonic[7]), .D(Harmonic[5]), .Z(n14_adj_1212));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut_adj_459 (.A(Harmonic[1]), .B(Harmonic[3]), 
            .Z(n10_adj_1213));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i2_2_lut_adj_459.INIT = "0xeeee";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i2 (.D(n69[2]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i3 (.D(n69[3]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i4 (.D(n69[4]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i5 (.D(n69[5]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i6 (.D(n69[6]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i7 (.D(n69[7]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i8 (.D(n69[8]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i9 (.D(n69[9]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i10 (.D(n69[10]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i11 (.D(n69[11]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i12 (.D(n69[12]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i13 (.D(n69[13]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i14 (.D(n69[14]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_975__i15 (.D(n69[15]), 
            .SP(n6297), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_975__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1219[0]), 
            .SP(n5330), .CK(Main_Clock), .SR(n7_adj_1166), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_975_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n7723), .C1(n7724), .D1(n11619), .CI1(n11619), 
        .CO0(n11619), .CO1(n7796), .S1(n69[0]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_975_add_4_5 (.A0(GND_net), .B0(n7717), .C0(n7718), 
        .D0(n7798), .CI0(n7798), .A1(GND_net), .B1(n7715), .C1(n7716), 
        .D1(n11643), .CI1(n11643), .CO0(n11643), .CO1(n7800), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_975_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_975_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i14_3_lut (.A(n87[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n105[13]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_460 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n9189));   /* synthesis lineinfo="@11(28[12],28[20])"*/
    defparam i1_2_lut_adj_460.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4724_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2197[15]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4724_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4726_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2197[13]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4726_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n6266));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(n87[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n105[1]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4725_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2197[14]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4725_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1074_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1216), .Z(o_Freq_Too_High_N_390));
    defparam i1074_4_lut.INIT = "0xfcec";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_461 (.A(Accumulated_Frequency[12]), 
            .B(n8771), .C(n6), .D(Accumulated_Frequency[10]), .Z(n4_adj_1216));
    defparam i1_4_lut_adj_461.INIT = "0xeaaa";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i15_3_lut (.A(n87[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n105[14]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i15_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6065), .CK(Main_Clock), .SR(n9046), .Q(Sample_Ready));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i16_3_lut (.A(n87[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n105[15]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_462 (.A(reset_n_N_209), 
            .B(SM_Sample_Position[1]), .C(n2_adj_1217), .D(SM_Sample_Position[2]), 
            .Z(n9130));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_4_lut_adj_462.INIT = "0xbabb";
    (* lut_function="(A (B))" *) LUT4 i4728_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2197[11]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4728_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4727_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2197[12]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4727_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n105[0]), 
            .SP(n6219), .CK(Main_Clock), .SR(n6626), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_463 (.A(Next_Sample), 
            .B(SM_Sample_Position[0]), .Z(n2_adj_1217));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_2_lut_adj_463.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i4730_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2197[9]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4730_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4729_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2197[10]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4729_2_lut.INIT = "0x8888";
    SamplePos_RAM sp_ram (.Sample_Pos_WE(Sample_Pos_WE), .GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input Sample_Pos_WE, input GND_net, input Main_Clock, 
            input VCC_net, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (output \Adder_Total[1][11] , input Main_Clock, 
            input Adder_Clear, output \Adder_Total[1][12] , output \Adder_Total[1][10] , 
            output \Adder_Total[1][9] , output \Adder_Total[1][8] , output \Adder_Total[1][7] , 
            input reset_n_c, input [1:0]Adder_Start, output \Adder_Total[1][6] , 
            output \Adder_Total[1][5] , input GND_net, output \Adder_Total[1][17] , 
            output _72, output _71, output \Adder_Total[1][15] , output _74, 
            output \Adder_Total[1][16] , output _73, output \Adder_Total[1][13] , 
            output _76, output \Adder_Total[1][14] , output _75, output _78, 
            output _77, output _80, output _79, output _82, output _81, 
            output \Adder_Total[1][4] , output \Adder_Total[1][3] , output _84, 
            output _83, output _86, output _85, output \Adder_Total[1][2] , 
            output \Adder_Total[1][1] , output _88, output _87, output \Adder_Total[1][0] , 
            output _89, input [10:0]\Adder_Mult[1] , input [15:0]Sample_Value, 
            output n23, output n22, output n21, output n20, output n19, 
            output n18, output n17, output n16, output n15, output n14, 
            output n13, output n12, output n11, output n10, output n9, 
            output n8, output n7, output n6, output n5, input n6781, 
            input n6780, input n6779, input n6778, input n6777, input n6776, 
            input n6775, input n6774, input n6773, input n6772, input n6771, 
            input n6770, input n6769, input n6768, input n6767, input n6766, 
            input n6765, input n6761, input n6756, input \SM_Adder[0] , 
            output n3322, output n3324);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n6683, n3361, n6685, n6681, n6679, n6677, n6675;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    wire [1:0]n8_c;
    
    wire n6673;
    wire [31:0]n167;
    
    wire n6665, n6663, n6671, n7896, n11664;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    
    wire n7894, n11622, n7892, n11436, n7890, n11376, n7888, n11373, 
        n6687, n7886, n11370, n6669, n6667, n7884, n11367, n7882, 
        n11364, n6691, n7880, n11361, n11358, n6689, n6580, n6697, 
        n6693, n6695, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n6685), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n6681), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n6679), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n6677), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n6675), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n6673), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4713_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4713_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n6671), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4781_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6665));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4781_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4780_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6663));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4780_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n6687), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_72), 
        .D0(n7896), .CI0(n7896), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(_71), .D1(n11664), .CI1(n11664), .CO0(n11664), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_74), 
        .D0(n7894), .CI0(n7894), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_73), .D1(n11622), .CI1(n11622), .CO0(n11622), .CO1(n7896), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_76), 
        .D0(n7892), .CI0(n7892), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_75), .D1(n11436), .CI1(n11436), .CO0(n11436), .CO1(n7894), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_78), 
        .D0(n7890), .CI0(n7890), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_77), .D1(n11376), .CI1(n11376), .CO0(n11376), .CO1(n7892), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_80), 
        .D0(n7888), .CI0(n7888), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_79), .D1(n11373), .CI1(n11373), .CO0(n11373), .CO1(n7890), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n6669), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_82), 
        .D0(n7886), .CI0(n7886), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_81), .D1(n11370), .CI1(n11370), .CO0(n11370), .CO1(n7888), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n6667), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n6665), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_84), 
        .D0(n7884), .CI0(n7884), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_83), .D1(n11367), .CI1(n11367), .CO0(n11367), .CO1(n7886), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_86), 
        .D0(n7882), .CI0(n7882), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_85), .D1(n11364), .CI1(n11364), .CO0(n11364), .CO1(n7884), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n6663), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4794_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6691));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4794_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_88), 
        .D0(n7880), .CI0(n7880), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_87), .D1(n11361), .CI1(n11361), .CO0(n11361), .CO1(n7882), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n6689), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(_89), .D1(n11358), .CI1(n11358), 
        .CO0(n11358), .CO1(n7880), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n6580), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n6691), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4797_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6697));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4797_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4788_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6679));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4788_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i1017_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3361));
    defparam i1017_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i4793_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6689));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4793_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4795_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6693));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4795_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4716_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6580));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4716_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4790_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6683));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4790_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4791_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6685));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4791_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i19 (.D(n6781), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_71));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i19.REGSET = "RESET";
    defparam Working_Total_res2_res5__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4787_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6677));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4787_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O29(n5), .O28(n6), .O27(n7), .O26(n8), 
          .O25(n9), .O24(n10), .O23(n11), .O22(n12), .O21(n13), .O20(n14), 
          .O19(n15), .O18(n16), .O17(n17), .O16(n18), .O15(n19), .O14(n20), 
          .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    FD1P3XZ Working_Total_res2_res5__i18 (.D(n6780), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_72));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i18.REGSET = "RESET";
    defparam Working_Total_res2_res5__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i17 (.D(n6779), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_73));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i17.REGSET = "RESET";
    defparam Working_Total_res2_res5__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i16 (.D(n6778), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_74));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i16.REGSET = "RESET";
    defparam Working_Total_res2_res5__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i15 (.D(n6777), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_75));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i15.REGSET = "RESET";
    defparam Working_Total_res2_res5__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i14 (.D(n6776), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_76));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i14.REGSET = "RESET";
    defparam Working_Total_res2_res5__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i13 (.D(n6775), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_77));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i13.REGSET = "RESET";
    defparam Working_Total_res2_res5__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i12 (.D(n6774), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_78));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i12.REGSET = "RESET";
    defparam Working_Total_res2_res5__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i11 (.D(n6773), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_79));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i11.REGSET = "RESET";
    defparam Working_Total_res2_res5__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i10 (.D(n6772), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_80));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i10.REGSET = "RESET";
    defparam Working_Total_res2_res5__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n6693), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4786_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6675));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4786_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i9 (.D(n6771), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_81));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i9.REGSET = "RESET";
    defparam Working_Total_res2_res5__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i8 (.D(n6770), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_82));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i8.REGSET = "RESET";
    defparam Working_Total_res2_res5__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i7 (.D(n6769), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_83));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i7.REGSET = "RESET";
    defparam Working_Total_res2_res5__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i6 (.D(n6768), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_84));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i6.REGSET = "RESET";
    defparam Working_Total_res2_res5__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i5 (.D(n6767), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_85));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i5.REGSET = "RESET";
    defparam Working_Total_res2_res5__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i4 (.D(n6766), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_86));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i4.REGSET = "RESET";
    defparam Working_Total_res2_res5__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i3 (.D(n6765), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_87));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i3.REGSET = "RESET";
    defparam Working_Total_res2_res5__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i2 (.D(n6761), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_88));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i2.REGSET = "RESET";
    defparam Working_Total_res2_res5__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n6695), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res2_res5__i1 (.D(n6756), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_89));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res5__i1.REGSET = "RESET";
    defparam Working_Total_res2_res5__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n6697), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4785_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6673));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4785_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4796_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6695));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4796_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4784_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6671));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4784_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3322));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_457 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3324));
    defparam i2_3_lut_4_lut_adj_457.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i4789_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6681));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4789_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4792_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6687));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4792_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4783_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6669));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4783_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4782_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6667));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4782_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n6683), 
            .SP(n3361), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (output [10:0]\Adder_Mult[0] , input Main_Clock, input [10:0]\Scale_Initial[0] , 
            input Scaler_Reset, input [10:0]\Harmonic_Scale[0] , input GND_net, 
            input VCC_net, input \Scaler_Start[0] , output \Scaler_Ready[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]o_Mult_10__N_825;
    
    wire n6345;
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]n1;
    
    wire n7985, n11397, n7983, n11394, n7981, n11391, n7979, n11388, 
        n7977, n11385, n11382;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n9120, n6748, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_1560_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n7985), .CI0(n7985), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11397), .CI1(n11397), .CO0(n11397), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_12.INIT0 = "0xc33c";
    defparam add_1560_12.INIT1 = "0xc33c";
    FA2 add_1560_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n7983), .CI0(n7983), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n11394), .CI1(n11394), .CO0(n11394), .CO1(n7985), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_10.INIT0 = "0xc33c";
    defparam add_1560_10.INIT1 = "0xc33c";
    FA2 add_1560_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n7981), .CI0(n7981), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n11391), .CI1(n11391), .CO0(n11391), .CO1(n7983), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_8.INIT0 = "0xc33c";
    defparam add_1560_8.INIT1 = "0xc33c";
    FA2 add_1560_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n7979), .CI0(n7979), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n11388), .CI1(n11388), .CO0(n11388), .CO1(n7981), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_6.INIT0 = "0xc33c";
    defparam add_1560_6.INIT1 = "0xc33c";
    FA2 add_1560_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n7977), .CI0(n7977), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n11385), .CI1(n11385), .CO0(n11385), .CO1(n7979), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_4.INIT0 = "0xc33c";
    defparam add_1560_4.INIT1 = "0xc33c";
    FA2 add_1560_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n11382), .CI1(n11382), .CO0(n11382), .CO1(n7977), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1560_2.INIT0 = "0xc33c";
    defparam add_1560_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n6748), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n9120));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n9120), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4070_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n6748));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4070_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6345));
    defparam i1_3_lut.INIT = "0xcece";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6345), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (output \SM_Adder[0] , input Main_Clock, 
            input Adder_Clear, input reset_n_c, input \Adder_Start[0] , 
            input GND_net, output \Adder_Total[0][17] , output _40, output _39, 
            output \Adder_Total[0][15] , output _42, output \Adder_Total[0][16] , 
            output _41, output \Adder_Total[0][13] , output _44, output \Adder_Total[0][14] , 
            output _43, output \Adder_Total[0][11] , output _46, output \Adder_Total[0][12] , 
            output _45, output \Adder_Total[0][9] , output _48, output \Adder_Total[0][10] , 
            output _47, output \Adder_Total[0][7] , output _50, output \Adder_Total[0][8] , 
            output _49, output \Adder_Total[0][5] , output _52, output \Adder_Total[0][6] , 
            output _51, output \Adder_Total[0][3] , output _54, output \Adder_Total[0][4] , 
            output _53, output \Adder_Total[0][1] , output _56, output \Adder_Total[0][2] , 
            output _55, output \Adder_Total[0][0] , output _57, input n6802, 
            input n6801, input n6800, input n6799, input n6798, input n6797, 
            input n6796, input n6795, input n6794, input n6793, input n6792, 
            input n6791, input n6790, input n6789, input [10:0]\Adder_Mult[0] , 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, input n6788, input n6787, input n6786, input n6784, 
            input n6757);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [1:0]n8_c;
    wire [31:0]n167;
    
    wire n6486, n6484, n6482, n6458, n6480, n3356, n6478, n6476, 
        n6474, n6472, n6470, n6468, n6466, n6464, n6501;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    
    wire n7863, n11574, n6498, n7861, n11571, n7859, n11568, n7857, 
        n11565, n7855, n11562, n7853, n11559, n7851, n11556, n7849, 
        n11553, n7847, n11550, n6496, n11547, n6494, n6462, n6460, 
        VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n6501), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4681_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6486));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4681_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4680_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6484));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4680_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4679_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6482));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4679_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4662_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6458));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4662_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4677_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6480));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4677_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i1015_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3356));
    defparam i1015_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i4676_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6478));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4676_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4675_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6476));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4675_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4674_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6474));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4674_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4721_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4721_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i4673_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6472));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4673_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4672_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6470));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4672_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4669_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6468));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4669_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4667_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6466));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4667_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4666_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6464));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4666_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n6498), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_40), 
        .D0(n7863), .CI0(n7863), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(_39), .D1(n11574), .CI1(n11574), .CO0(n11574), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n6496), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_42), 
        .D0(n7861), .CI0(n7861), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_41), .D1(n11571), .CI1(n11571), .CO0(n11571), .CO1(n7863), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_44), 
        .D0(n7859), .CI0(n7859), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_43), .D1(n11568), .CI1(n11568), .CO0(n11568), .CO1(n7861), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_46), 
        .D0(n7857), .CI0(n7857), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_45), .D1(n11565), .CI1(n11565), .CO0(n11565), .CO1(n7859), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_48), 
        .D0(n7855), .CI0(n7855), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_47), .D1(n11562), .CI1(n11562), .CO0(n11562), .CO1(n7857), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_50), 
        .D0(n7853), .CI0(n7853), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_49), .D1(n11559), .CI1(n11559), .CO0(n11559), .CO1(n7855), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_52), 
        .D0(n7851), .CI0(n7851), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_51), .D1(n11556), .CI1(n11556), .CO0(n11556), .CO1(n7853), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_54), 
        .D0(n7849), .CI0(n7849), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_53), .D1(n11553), .CI1(n11553), .CO0(n11553), .CO1(n7851), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_56), 
        .D0(n7847), .CI0(n7847), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_55), .D1(n11550), .CI1(n11550), .CO0(n11550), .CO1(n7849), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n6494), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_57), .D1(n11547), .CI1(n11547), 
        .CO0(n11547), .CO1(n7847), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n6486), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n6484), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n6482), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n6480), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n6478), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n6476), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n6474), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n6472), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n6470), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4665_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6462));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4665_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n6468), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4664_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6460));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4664_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n6466), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n6464), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n6462), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n6460), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i19 (.D(n6802), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_39));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i19.REGSET = "RESET";
    defparam Working_Total_res1_res4__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i18 (.D(n6801), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_40));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i18.REGSET = "RESET";
    defparam Working_Total_res1_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i17 (.D(n6800), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_41));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i17.REGSET = "RESET";
    defparam Working_Total_res1_res4__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i16 (.D(n6799), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_42));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i16.REGSET = "RESET";
    defparam Working_Total_res1_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i15 (.D(n6798), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_43));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i15.REGSET = "RESET";
    defparam Working_Total_res1_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i14 (.D(n6797), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_44));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i14.REGSET = "RESET";
    defparam Working_Total_res1_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i13 (.D(n6796), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_45));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i13.REGSET = "RESET";
    defparam Working_Total_res1_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i12 (.D(n6795), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i12.REGSET = "RESET";
    defparam Working_Total_res1_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i11 (.D(n6794), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i11.REGSET = "RESET";
    defparam Working_Total_res1_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i10 (.D(n6793), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i10.REGSET = "RESET";
    defparam Working_Total_res1_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i9 (.D(n6792), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i9.REGSET = "RESET";
    defparam Working_Total_res1_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i8 (.D(n6791), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i8.REGSET = "RESET";
    defparam Working_Total_res1_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i7 (.D(n6790), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i7.REGSET = "RESET";
    defparam Working_Total_res1_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i6 (.D(n6789), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i6.REGSET = "RESET";
    defparam Working_Total_res1_res4__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n6458), 
            .SP(n3356), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O29(n5), .O28(n6), .O27(n7), .O26(n8), 
          .O25(n9), .O24(n10), .O23(n11), .O22(n12), .O21(n13), .O20(n14), 
          .O19(n15), .O18(n16), .O17(n17), .O16(n18), .O15(n19), .O14(n20), 
          .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    FD1P3XZ Working_Total_res1_res4__i5 (.D(n6788), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i5.REGSET = "RESET";
    defparam Working_Total_res1_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i4 (.D(n6787), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i4.REGSET = "RESET";
    defparam Working_Total_res1_res4__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4686_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6496));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4686_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res4__i3 (.D(n6786), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i3.REGSET = "RESET";
    defparam Working_Total_res1_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i2 (.D(n6784), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i2.REGSET = "RESET";
    defparam Working_Total_res1_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i1 (.D(n6757), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res4__i1.REGSET = "RESET";
    defparam Working_Total_res1_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4685_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6494));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4685_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4688_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6501));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4688_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4687_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6498));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4687_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule
