Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon May 12 12:15:57 2014
| Host         : CSE-4225-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There is 1 register/latch pin with no clock driven by: Buffer_apb_map/apb_signals_reg[output_select]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 17 register/latch pins with no clock driven by: Buffer_apb_map/apbo_reg[prdata][16]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[0]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[6]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[1]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[7]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[2]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[8]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[3]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[9]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[4]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[10]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[5]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[11]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[6]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[12]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[7]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[13]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[8]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[14]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[9]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[15]/Q rst0/async.rstoutl_reg/Q 
 There are 17 register/latch pins with no clock driven by: Buffer_apb_out_map/apb_signals_reg[input_irq]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 149 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 107 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 140 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.310       -4.548                     32                32534        0.058        0.000                      0                32534        3.000        0.000                       0                 12759  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.493        0.000                      0                   31        0.192        0.000                      0                   31        3.000        0.000                       0                    41  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      18.408        0.000                       0                     2  
  CLKOUT0_1         7.169        0.000                      0                24653        0.058        0.000                      0                24653        8.870        0.000                       0                 12372  
  CLKOUT1          12.165        0.000                      0                  697        0.140        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     sys_clk_pin         4.630        0.000                      0                   20        1.131        0.000                      0                   20  
CLKOUT1       CLKOUT0_1           7.256        0.000                      0                  191        4.121        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -0.310       -4.548                     32                  103       14.521        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                5.445        0.000                      0                 7008        1.724        0.000                      0                 7008  
**async_default**  CLKOUT0_1          CLKOUT1                  0.662        0.000                      0                    6       15.469        0.000                      0                    6  
**async_default**  CLKOUT0_1          sys_clk_pin              1.487        0.000                      0                   31        1.662        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 PWM_module/PWM_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_module/PWM_sample_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.765ns (22.113%)  route 2.695ns (77.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.512    PWM_module/clk_IBUF_BUFG
    SLICE_X24Y23                                                      r  PWM_module/PWM_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.379     4.891 f  PWM_module/PWM_counter_reg[4]/Q
                         net (fo=8, routed)           1.107     5.998    PWM_module/PWM_counter[4]
    SLICE_X26Y24         LUT4 (Prop_lut4_I1_O)        0.119     6.117 r  PWM_module/PWM_sample[9]_P_i_3/O
                         net (fo=12, routed)          1.587     7.704    PWM_module/n_0_PWM_sample[9]_P_i_3
    SLICE_X24Y25         LUT6 (Prop_lut6_I3_O)        0.267     7.971 r  PWM_module/PWM_sample[8]_C_i_1/O
                         net (fo=1, routed)           0.000     7.971    PWM_module/n_0_PWM_sample[8]_C_i_1
    SLICE_X24Y25         FDCE                                         r  PWM_module/PWM_sample_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    12.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.400    14.244    PWM_module/clk_IBUF_BUFG
    SLICE_X24Y25                                                      r  PWM_module/PWM_sample_reg[8]_C/C
                         clock pessimism              0.226    14.470    
                         clock uncertainty           -0.035    14.434    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)        0.030    14.464    PWM_module/PWM_sample_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  6.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 PWM_module/PWM_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_module/PWM_sample_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.826%)  route 0.110ns (37.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.626     1.460    PWM_module/clk_IBUF_BUFG
    SLICE_X26Y24                                                      r  PWM_module/PWM_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  PWM_module/PWM_counter_reg[9]/Q
                         net (fo=14, routed)          0.110     1.711    PWM_module/PWM_counter[9]
    SLICE_X27Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  PWM_module/PWM_sample[7]_C_i_1/O
                         net (fo=1, routed)           0.000     1.756    PWM_module/n_0_PWM_sample[7]_C_i_1
    SLICE_X27Y24         FDCE                                         r  PWM_module/PWM_sample_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.899     1.968    PWM_module/clk_IBUF_BUFG
    SLICE_X27Y24                                                      r  PWM_module/PWM_sample_reg[7]_C/C
                         clock pessimism             -0.495     1.473    
    SLICE_X27Y24         FDCE (Hold_fdce_C_D)         0.091     1.564    PWM_module/PWM_sample_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592     10.000  8.408   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ua1.uart1/r_reg[rxclk][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.175ns  (logic 0.489ns (4.016%)  route 11.686ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.408ns = ( 27.408 - 20.000 ) 
    Source Clock Delay      (SCD):    7.820ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.384     7.820    rst0/I1
    SLICE_X13Y63                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.379     8.199 f  rst0/async.rstoutl_reg/Q
                         net (fo=283, routed)         1.666     9.865    rst0/O1
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.110     9.975 r  rst0/new_output_i_2/O
                         net (fo=7689, routed)       10.020    19.995    ua1.uart1/clear
    SLICE_X83Y128        FDRE                                         r  ua1.uart1/r_reg[rxclk][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    22.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    24.304    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.324    27.408    ua1.uart1/I1
    SLICE_X83Y128                                                     r  ua1.uart1/r_reg[rxclk][1]/C
                         clock pessimism              0.352    27.760    
                         clock uncertainty           -0.082    27.679    
    SLICE_X83Y128        FDRE (Setup_fdre_C_R)       -0.515    27.164    ua1.uart1/r_reg[rxclk][1]
  -------------------------------------------------------------------
                         required time                         27.164    
                         arrival time                         -19.995    
  -------------------------------------------------------------------
                         slack                                  7.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 spictrl0/ctrl_rtl.rtlc/r_reg[rxd][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.604     2.805    spictrl0/ctrl_rtl.rtlc/I1
    SLICE_X85Y94                                                      r  spictrl0/ctrl_rtl.rtlc/r_reg[rxd][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     2.946 r  spictrl0/ctrl_rtl.rtlc/r_reg[rxd][12]/Q
                         net (fo=3, routed)           0.077     3.024    spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/DIA0
    SLICE_X84Y94         RAMD32                                       r  spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.876     3.646    spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/WCLK
    SLICE_X84Y94                                                      r  spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/RAMA/CLK
                         clock pessimism             -0.827     2.818    
    SLICE_X84Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.965    spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg_0_1_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       XADC_component/XADC_component/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130     10.000  8.870    SLICE_X62Y55    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130     10.000  8.870    SLICE_X84Y87    spictrl0/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/rfd_reg_0_1_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       12.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.165ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.438ns  (logic 0.879ns (11.817%)  route 6.559ns (88.183%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.083ns = ( 32.083 - 25.000 ) 
    Source Clock Delay      (SCD):    7.557ns = ( 12.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427     9.422    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.538    12.557    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X18Y150                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.379    12.936 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/Q
                         net (fo=21, routed)          5.165    18.101    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_1_in16_in
    SLICE_X67Y40         LUT5 (Prop_lut5_I2_O)        0.127    18.228 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_2/O
                         net (fo=2, routed)           0.482    18.710    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[sync_start]_i_2
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.268    18.978 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_5/O
                         net (fo=1, routed)           0.346    19.324    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][9]_i_5
    SLICE_X69Y37         LUT5 (Prop_lut5_I4_O)        0.105    19.429 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][9]_i_1/O
                         net (fo=10, routed)          0.567    19.995    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][9]_i_1
    SLICE_X63Y37         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    26.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    27.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.321    29.165    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    30.608    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.685 r  bufgclk45/O
                         net (fo=343, routed)         1.398    32.083    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X63Y37                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/C
                         clock pessimism              0.334    32.417    
                         clock uncertainty           -0.089    32.328    
    SLICE_X63Y37         FDRE (Setup_fdre_C_CE)      -0.168    32.160    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]
  -------------------------------------------------------------------
                         required time                         32.160    
                         arrival time                         -19.995    
  -------------------------------------------------------------------
                         slack                                 12.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.270%)  route 0.097ns (40.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 8.447 - 5.000 ) 
    Source Clock Delay      (SCD):    2.614ns = ( 7.614 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.632     7.614    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X71Y45                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y45         FDRE (Prop_fdre_C_Q)         0.141     7.755 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][10]/Q
                         net (fo=2, routed)           0.097     7.852    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[data][10]
    SLICE_X70Y45         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.908     8.447    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X70Y45                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/C
                         clock pessimism             -0.820     7.627    
    SLICE_X70Y45         FDRE (Hold_fdre_C_D)         0.085     7.712    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]
  -------------------------------------------------------------------
                         required time                         -7.712    
                         arrival time                           7.852    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X87Y69    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X71Y50    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.590ns (35.304%)  route 1.081ns (64.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    7.945ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.509     7.945    Buffer_apb_out_map/I2
    SLICE_X35Y23                                                      r  Buffer_apb_out_map/sample_pwm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.348     8.293 r  Buffer_apb_out_map/sample_pwm_reg[9]/Q
                         net (fo=4, routed)           1.081     9.375    PWM_module/O5[3]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.242     9.617 r  PWM_module/PWM_sample[3]_C_i_1/O
                         net (fo=1, routed)           0.000     9.617    PWM_module/n_0_PWM_sample[3]_C_i_1
    SLICE_X25Y23         FDCE                                         r  PWM_module/PWM_sample_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    12.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.401    14.245    PWM_module/clk_IBUF_BUFG
    SLICE_X25Y23                                                      r  PWM_module/PWM_sample_reg[3]_C/C
                         clock pessimism              0.152    14.397    
                         clock uncertainty           -0.180    14.216    
    SLICE_X25Y23         FDCE (Setup_fdce_C_D)        0.030    14.246    PWM_module/PWM_sample_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.091%)  route 0.135ns (48.909%))
  Logic Levels:           0  
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.623     2.825    Buffer_apb_out_map/I2
    SLICE_X35Y23                                                      r  Buffer_apb_out_map/sample_pwm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     2.966 r  Buffer_apb_out_map/sample_pwm_reg[12]/Q
                         net (fo=4, routed)           0.135     3.101    PWM_module/O5[6]
    SLICE_X30Y23         FDPE                                         r  PWM_module/PWM_sample_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.897     1.966    PWM_module/clk_IBUF_BUFG
    SLICE_X30Y23                                                      r  PWM_module/PWM_sample_reg[6]_P/C
                         clock pessimism             -0.235     1.730    
                         clock uncertainty            0.180     1.911    
    SLICE_X30Y23         FDPE (Hold_fdpe_C_D)         0.059     1.970    PWM_module/PWM_sample_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.131    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][16]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.440ns  (logic 1.700ns (22.850%)  route 5.740ns (77.150%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.530ns = ( 27.530 - 20.000 ) 
    Source Clock Delay      (SCD):    7.540ns = ( 12.540 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427     9.422    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.521    12.540    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X70Y43                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDRE (Prop_fdre_C_Q)         0.433    12.973 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][16]/Q
                         net (fo=17, routed)          2.157    15.130    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[16]
    SLICE_X68Y57         LUT6 (Prop_lut6_I2_O)        0.105    15.235 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[edclactive]_i_16/O
                         net (fo=1, routed)           0.000    15.235    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[edclactive]_i_16
    SLICE_X68Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    15.675 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.675    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[edclactive]_i_9
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.807 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_4/CO[1]
                         net (fo=3, routed)           1.259    17.066    eth0.e1/m100.u0/ethc0/n_8_rx_rmii1.rx0
    SLICE_X76Y52         LUT6 (Prop_lut6_I4_O)        0.275    17.341 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_18/O
                         net (fo=1, routed)           0.361    17.701    eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_18
    SLICE_X76Y52         LUT6 (Prop_lut6_I5_O)        0.105    17.806 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_13/O
                         net (fo=1, routed)           0.620    18.426    eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_13
    SLICE_X76Y48         LUT6 (Prop_lut6_I2_O)        0.105    18.531 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_5/O
                         net (fo=1, routed)           0.554    19.085    eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_5
    SLICE_X77Y48         LUT6 (Prop_lut6_I2_O)        0.105    19.190 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=15, routed)          0.790    19.980    eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_1
    SLICE_X76Y42         FDRE                                         r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    22.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    24.304    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.446    27.530    eth0.e1/m100.u0/ethc0/I1
    SLICE_X76Y42                                                      r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][3]/C
                         clock pessimism              0.152    27.682    
                         clock uncertainty           -0.310    27.372    
    SLICE_X76Y42         FDRE (Setup_fdre_C_CE)      -0.136    27.236    eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][3]
  -------------------------------------------------------------------
                         required time                         27.236    
                         arrival time                         -19.980    
  -------------------------------------------------------------------
                         slack                                  7.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.067%)  route 0.158ns (45.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.640ns
    Source Clock Delay      (SCD):    2.582ns = ( 7.582 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.600     7.582    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X83Y64                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     7.723 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[done]/Q
                         net (fo=2, routed)           0.158     7.881    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/txo[done]
    SLICE_X82Y65         LUT3 (Prop_lut3_I0_O)        0.045     7.926 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[txdone][0]_i_1/O
                         net (fo=1, routed)           0.000     7.926    eth0.e1/m100.u0/ethc0/rin[txdone][0]
    SLICE_X82Y65         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.870     3.640    eth0.e1/m100.u0/ethc0/I1
    SLICE_X82Y65                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/C
                         clock pessimism             -0.235     3.404    
                         clock uncertainty            0.310     3.714    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091     3.805    eth0.e1/m100.u0/ethc0/r_reg[txdone][0]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           7.926    
  -------------------------------------------------------------------
                         slack                                  4.121    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           32  Failing Endpoints,  Worst Slack       -0.310ns,  Total Violation       -4.548ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.511ns (36.387%)  route 2.642ns (63.613%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.015ns = ( 12.015 - 5.000 ) 
    Source Clock Delay      (SCD):    7.878ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.442     7.878    eth0.e1/m100.u0/ethc0/I1
    SLICE_X79Y68                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y68         FDRE (Prop_fdre_C_Q)         0.379     8.257 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/Q
                         net (fo=9, routed)           0.625     8.882    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I7[4]
    SLICE_X84Y70         LUT6 (Prop_lut6_I4_O)        0.105     8.987 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_13/O
                         net (fo=1, routed)           0.399     9.386    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_13
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.491 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     9.491    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_7
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.948 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_4/CO[3]
                         net (fo=7, routed)           0.556    10.504    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][8]_i_4
    SLICE_X83Y64         LUT3 (Prop_lut3_I2_O)        0.360    10.864 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_13/O
                         net (fo=4, routed)           0.225    11.089    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_13
    SLICE_X83Y64         LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1/O
                         net (fo=32, routed)          0.837    12.031    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1
    SLICE_X80Y74         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420     7.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.321     9.165    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.330    12.015    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X80Y74                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/C
                         clock pessimism              0.152    12.167    
                         clock uncertainty           -0.310    11.857    
    SLICE_X80Y74         FDRE (Setup_fdre_C_CE)      -0.136    11.721    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                 -0.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.521ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 8.398 - 5.000 ) 
    Source Clock Delay      (SCD):    2.790ns = ( 22.790 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.589    22.790    eth0.e1/m100.u0/ethc0/I1
    SLICE_X78Y70                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_fdre_C_Q)         0.164    22.954 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][6]/Q
                         net (fo=1, routed)           0.114    23.068    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[6]
    SLICE_X79Y70         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.859     8.398    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X79Y70                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]/C
                         clock pessimism             -0.235     8.163    
                         clock uncertainty            0.310     8.472    
    SLICE_X79Y70         FDRE (Hold_fdre_C_D)         0.075     8.547    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]
  -------------------------------------------------------------------
                         required time                         -8.547    
                         arrival time                          23.068    
  -------------------------------------------------------------------
                         slack                                 14.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[105][13]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 0.489ns (3.489%)  route 13.528ns (96.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 27.499 - 20.000 ) 
    Source Clock Delay      (SCD):    7.820ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.384     7.820    rst0/I1
    SLICE_X13Y63                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.379     8.199 r  rst0/async.rstoutl_reg/Q
                         net (fo=283, routed)         1.666     9.865    rst0/O1
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.110     9.975 f  rst0/new_output_i_2/O
                         net (fo=7689, routed)       11.862    21.837    Buffer_apb_out_map/circular_buffer_comp/clear
    SLICE_X18Y4          FDCE                                         f  Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[105][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    22.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    24.304    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.415    27.499    Buffer_apb_out_map/circular_buffer_comp/I2
    SLICE_X18Y4                                                       r  Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[105][13]/C
                         clock pessimism              0.358    27.857    
                         clock uncertainty           -0.082    27.776    
    SLICE_X18Y4          FDCE (Recov_fdce_C_CLR)     -0.494    27.282    Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[105][13]
  -------------------------------------------------------------------
                         required time                         27.282    
                         arrival time                         -21.837    
  -------------------------------------------------------------------
                         slack                                  5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[131][12]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.192ns (10.093%)  route 1.710ns (89.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.569     2.770    rst0/I1
    SLICE_X13Y63                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     2.911 r  rst0/async.rstoutl_reg/Q
                         net (fo=283, routed)         0.903     3.814    rst0/O1
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.051     3.865 f  rst0/new_output_i_2/O
                         net (fo=7689, routed)        0.808     4.673    Buffer_apb_map/circular_buffer_comp/clear
    SLICE_X33Y40         FDCE                                         f  Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[131][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.909     3.679    Buffer_apb_map/circular_buffer_comp/I2
    SLICE_X33Y40                                                      r  Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[131][12]/C
                         clock pessimism             -0.573     3.105    
    SLICE_X33Y40         FDCE (Remov_fdce_C_CLR)     -0.157     2.948    Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[131][12]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           4.673    
  -------------------------------------------------------------------
                         slack                                  1.724    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.484ns (15.880%)  route 2.564ns (84.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 12.019 - 5.000 ) 
    Source Clock Delay      (SCD):    7.820ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.384     7.820    rst0/I1
    SLICE_X13Y63                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.379     8.199 r  rst0/async.rstoutl_reg/Q
                         net (fo=283, routed)         1.874    10.073    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I82
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.105    10.178 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.690    10.868    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X77Y63         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420     7.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.321     9.165    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.334    12.019    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/CLK
    SLICE_X77Y63                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.152    12.171    
                         clock uncertainty           -0.310    11.861    
    SLICE_X77Y63         FDCE (Recov_fdce_C_CLR)     -0.331    11.530    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.469ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.702%)  route 0.928ns (83.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 8.402 - 5.000 ) 
    Source Clock Delay      (SCD):    2.764ns = ( 22.764 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.563    22.764    eth0.e1/m100.u0/ethc0/I1
    SLICE_X68Y62                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_fdre_C_Q)         0.141    22.905 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.593    23.499    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I27
    SLICE_X80Y56         LUT2 (Prop_lut2_I0_O)        0.045    23.544 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.334    23.878    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]
    SLICE_X76Y63         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.863     8.402    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/CLK
    SLICE_X76Y63                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism             -0.235     8.167    
                         clock uncertainty            0.310     8.476    
    SLICE_X76Y63         FDCE (Remov_fdce_C_CLR)     -0.067     8.409    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.409    
                         arrival time                          23.878    
  -------------------------------------------------------------------
                         slack                                 15.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.489ns (11.075%)  route 3.926ns (88.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    7.820ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.571     4.567    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       1.384     7.820    rst0/I1
    SLICE_X13Y63                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.379     8.199 r  rst0/async.rstoutl_reg/Q
                         net (fo=283, routed)         1.666     9.865    rst0/O1
    SLICE_X59Y74         LUT1 (Prop_lut1_I0_O)        0.110     9.975 f  rst0/new_output_i_2/O
                         net (fo=7689, routed)        2.261    12.235    PWM_module/clear
    SLICE_X24Y23         FDCE                                         f  PWM_module/PWM_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    12.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.401    14.245    PWM_module/clk_IBUF_BUFG
    SLICE_X24Y23                                                      r  PWM_module/PWM_counter_reg[0]/C
                         clock pessimism              0.152    14.397    
                         clock uncertainty           -0.180    14.216    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.494    13.722    PWM_module/PWM_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  1.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.425%)  route 0.468ns (71.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=12370, routed)       0.623     2.825    Buffer_apb_out_map/I2
    SLICE_X35Y23                                                      r  Buffer_apb_out_map/sample_pwm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     2.966 f  Buffer_apb_out_map/sample_pwm_reg[14]/Q
                         net (fo=4, routed)           0.290     3.256    Buffer_apb_out_map/O5[8]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.045     3.301 f  Buffer_apb_out_map/PWM_sample_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.179     3.479    PWM_module/I3
    SLICE_X25Y24         FDPE                                         f  PWM_module/PWM_sample_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.899     1.968    PWM_module/clk_IBUF_BUFG
    SLICE_X25Y24                                                      r  PWM_module/PWM_sample_reg[8]_P/C
                         clock pessimism             -0.235     1.732    
                         clock uncertainty            0.180     1.913    
    SLICE_X25Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.818    PWM_module/PWM_sample_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  1.662    





