User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/Area/SRAM/128KB/128KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 1024 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 166.862um x 469.669um = 78370.000um^2
 |--- Mat Area      = 166.862um x 469.669um = 78370.000um^2   (94.547%)
 |--- Subarray Area = 83.431um x 230.717um = 19248.929um^2   (96.235%)
 - Area Efficiency = 94.547%
Timing:
 -  Read Latency = 2.054ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 2.054ns
    |--- Predecoder Latency = 235.002ps
    |--- Subarray Latency   = 1.819ns
       |--- Row Decoder Latency = 1.036ns
       |--- Bitline Latency     = 696.905ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 81.762ps
       |--- Precharge Latency   = 714.598ps
 - Write Latency = 2.054ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 2.054ns
    |--- Predecoder Latency = 235.002ps
    |--- Subarray Latency   = 1.819ns
       |--- Row Decoder Latency = 1.036ns
       |--- Charge Latency      = 277.455ps
 - Read Bandwidth  = 10.686GB/s
 - Write Bandwidth = 8.798GB/s
Power:
 -  Read Dynamic Energy = 20.854pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 20.854pJ per mat
    |--- Predecoder Dynamic Energy = 0.136pJ
    |--- Subarray Dynamic Energy   = 5.180pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.028pJ
       |--- Precharge Dynamic Energy   = 0.394pJ
 - Write Dynamic Energy = 2.074pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 2.074pJ per mat
    |--- Predecoder Dynamic Energy = 0.136pJ
    |--- Subarray Dynamic Energy   = 0.484pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.093pJ
       |--- Mux Decoder Dynamic Energy = 0.225pJ
       |--- Mux Dynamic Energy         = 0.028pJ
 - Leakage Power = 10.570uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 10.570uW per mat

Finished!
