

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_ap_fixed_16_6_4_0_0_PARAMEST_NN_config12_s'
================================================================
* Date:           Sun Apr 13 13:12:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ParamEst_NN_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.372 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val"   --->   Operation 6 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val"   --->   Operation 7 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val"   --->   Operation 8 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val"   --->   Operation 9 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val"   --->   Operation 10 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val"   --->   Operation 11 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val"   --->   Operation 12 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val"   --->   Operation 13 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val"   --->   Operation 14 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val"   --->   Operation 15 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val"   --->   Operation 16 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val"   --->   Operation 17 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val"   --->   Operation 18 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val"   --->   Operation 19 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val"   --->   Operation 20 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val"   --->   Operation 21 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val"   --->   Operation 22 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val"   --->   Operation 23 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val"   --->   Operation 24 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val"   --->   Operation 25 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val"   --->   Operation 26 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val"   --->   Operation 27 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val"   --->   Operation 28 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val"   --->   Operation 29 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val"   --->   Operation 30 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val"   --->   Operation 31 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val"   --->   Operation 32 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val"   --->   Operation 33 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val"   --->   Operation 34 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val"   --->   Operation 35 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val"   --->   Operation 36 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_i_i = zext i16 %data_0_val_read"   --->   Operation 37 'zext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln70_293 = zext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'zext' 'zext_ln70_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i31 %zext_ln70_293, i31 21224" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%tmp_5559 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_5559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i31 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%icmp_ln42 = icmp_ne  i20 %trunc_ln42, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%or_ln42 = or i1 %tmp, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_5559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.94ns)   --->   "%mul_ln73_1403 = mul i30 %zext_ln70, i30 1073735591" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'mul' 'mul_ln73_1403' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%trunc_ln42_s = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1403, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%sext_ln42 = sext i9 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%tmp_5560 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1403, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'bitselect' 'tmp_5560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%tmp_5561 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1403, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'bitselect' 'tmp_5561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln42_2407 = trunc i30 %mul_ln73_1403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'trunc' 'trunc_ln42_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%icmp_ln42_1501 = icmp_ne  i20 %trunc_ln42_2407, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_1501' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%or_ln42_1501 = or i1 %tmp_5560, i1 %icmp_ln42_1501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'or' 'or_ln42_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%and_ln42_1501 = and i1 %or_ln42_1501, i1 %tmp_5561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'and' 'and_ln42_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%zext_ln42_1490 = zext i1 %and_ln42_1501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'zext' 'zext_ln42_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult = add i10 %sext_ln42, i10 %zext_ln42_1490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'add' 'mult' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln17_650 = sext i10 %mult" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 61 'sext' 'sext_ln17_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_0_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln73_242 = zext i31 %tmp_s" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'zext' 'zext_ln73_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln73_215 = zext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln73_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.87ns)   --->   "%sub_ln73_75 = sub i32 %conv_i_i, i32 %zext_ln73_242" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'sub' 'sub_ln73_75' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.81ns)   --->   "%sub_ln42 = sub i21 %zext_ln73_215, i21 %trunc_ln4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%trunc_ln42_1502 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_75, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'partselect' 'trunc_ln42_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%sext_ln42_724 = sext i11 %trunc_ln42_1502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln42_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%tmp_5562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_75, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'bitselect' 'tmp_5562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%tmp_5563 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_5563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln42_2408 = trunc i32 %sub_ln73_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'trunc' 'trunc_ln42_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.80ns)   --->   "%icmp_ln42_1502 = icmp_ne  i20 %trunc_ln42_2408, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_1502' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%or_ln42_1502 = or i1 %tmp_5562, i1 %icmp_ln42_1502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'or' 'or_ln42_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%and_ln42_1502 = and i1 %or_ln42_1502, i1 %tmp_5563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node mult_1387)   --->   "%zext_ln42_1491 = zext i1 %and_ln42_1502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'zext' 'zext_ln42_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1387 = add i12 %sext_ln42_724, i12 %zext_ln42_1491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'add' 'mult_1387' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_1387" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 79 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln70_294 = zext i16 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'zext' 'zext_ln70_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.94ns)   --->   "%mul_ln73_1404 = mul i31 %zext_ln70_294, i31 25920" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'mul' 'mul_ln73_1404' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln42_1503 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1404, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%tmp_5564 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1404, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_5564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%tmp_5565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1404, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_5565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_2409 = trunc i31 %mul_ln73_1404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.80ns)   --->   "%icmp_ln42_1503 = icmp_ne  i20 %trunc_ln42_2409, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_1503' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%or_ln42_1503 = or i1 %tmp_5564, i1 %icmp_ln42_1503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'or' 'or_ln42_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%and_ln42_1503 = and i1 %or_ln42_1503, i1 %tmp_5565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%zext_ln73_216 = zext i1 %and_ln42_1503" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln73_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.94ns)   --->   "%mul_ln73_1405 = mul i31 %zext_ln70_294, i31 2147473194" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'mul' 'mul_ln73_1405' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln42_2405 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1405, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'trunc_ln42_2405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln42_725 = sext i10 %trunc_ln42_2405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'sext' 'sext_ln42_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%tmp_5566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1405, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'bitselect' 'tmp_5566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%tmp_5567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1405, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'bitselect' 'tmp_5567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln42_2410 = trunc i31 %mul_ln73_1405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'trunc' 'trunc_ln42_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.80ns)   --->   "%icmp_ln42_1504 = icmp_ne  i20 %trunc_ln42_2410, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_1504' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%or_ln42_1504 = or i1 %tmp_5566, i1 %icmp_ln42_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%and_ln42_1504 = and i1 %or_ln42_1504, i1 %tmp_5567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'and' 'and_ln42_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%and_ln42_4517_cast = zext i1 %and_ln42_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'zext' 'and_ln42_4517_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i_i_2 = zext i16 %data_2_val_read"   --->   Operation 100 'zext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln70_295 = zext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'zext' 'zext_ln70_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln70_296 = zext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'zext' 'zext_ln70_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.94ns)   --->   "%mul_ln73_1406 = mul i27 %zext_ln70_296, i27 1050" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'mul' 'mul_ln73_1406' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln42_1505 = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln73_1406, i32 21, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln42_1492 = zext i6 %trunc_ln42_1505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'zext' 'zext_ln42_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1505)   --->   "%tmp_5568 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1406, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_5568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1505)   --->   "%tmp_5569 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1406, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_5569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln42_2411 = trunc i27 %mul_ln73_1406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'trunc' 'trunc_ln42_2411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.80ns)   --->   "%icmp_ln42_1505 = icmp_ne  i20 %trunc_ln42_2411, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'icmp' 'icmp_ln42_1505' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1505)   --->   "%or_ln42_1505 = or i1 %tmp_5568, i1 %icmp_ln42_1505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1505 = and i1 %or_ln42_1505, i1 %tmp_5569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_1505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln73_217 = zext i1 %and_ln42_1505" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln73_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_2_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln73_218 = zext i31 %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'zext' 'zext_ln73_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.87ns)   --->   "%sub_ln73 = sub i32 %zext_ln73_218, i32 %conv_i_i_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%trunc_ln42_1506 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'trunc_ln42_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%zext_ln42_1493 = zext i11 %trunc_ln42_1506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'zext' 'zext_ln42_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%tmp_5570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'bitselect' 'tmp_5570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%tmp_5571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_5571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln42_2412 = trunc i32 %sub_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'trunc' 'trunc_ln42_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.80ns)   --->   "%icmp_ln42_1506 = icmp_ne  i20 %trunc_ln42_2412, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_1506' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%or_ln42_1506 = or i1 %tmp_5570, i1 %icmp_ln42_1506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%and_ln42_1506 = and i1 %or_ln42_1506, i1 %tmp_5571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'and' 'and_ln42_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node mult_1388)   --->   "%zext_ln42_1494 = zext i1 %and_ln42_1506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'zext' 'zext_ln42_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1388 = add i12 %zext_ln42_1493, i12 %zext_ln42_1494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'add' 'mult_1388' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %mult_1388" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 126 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.94ns)   --->   "%mul_ln73_1407 = mul i31 %zext_ln70_295, i31 2147471042" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'mul' 'mul_ln73_1407' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln42_2406 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1407, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'partselect' 'trunc_ln42_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln42_726 = sext i10 %trunc_ln42_2406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'sext' 'sext_ln42_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%tmp_5572 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1407, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_5572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%tmp_5573 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1407, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_5573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln42_2413 = trunc i31 %mul_ln73_1407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'trunc' 'trunc_ln42_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.80ns)   --->   "%icmp_ln42_1507 = icmp_ne  i20 %trunc_ln42_2413, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'icmp' 'icmp_ln42_1507' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%or_ln42_1507 = or i1 %tmp_5572, i1 %icmp_ln42_1507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'or' 'or_ln42_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%and_ln42_1507 = and i1 %or_ln42_1507, i1 %tmp_5573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'and' 'and_ln42_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%and_ln42_4526_cast = zext i1 %and_ln42_1507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'zext' 'and_ln42_4526_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_i_i_3 = zext i16 %data_3_val_read"   --->   Operation 137 'zext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln70_297 = zext i16 %data_3_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'zext' 'zext_ln70_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_1408 = mul i29 %zext_ln70_297, i29 4902" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_1408' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln42_1508 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1408, i32 21, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'partselect' 'trunc_ln42_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln42_1495 = zext i8 %trunc_ln42_1508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'zext' 'zext_ln42_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1508)   --->   "%tmp_5574 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1408, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_5574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1508)   --->   "%tmp_5575 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1408, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_5575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_2414 = trunc i29 %mul_ln73_1408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.80ns)   --->   "%icmp_ln42_1508 = icmp_ne  i20 %trunc_ln42_2414, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_1508' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1508)   --->   "%or_ln42_1508 = or i1 %tmp_5574, i1 %icmp_ln42_1508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'or' 'or_ln42_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1508 = and i1 %or_ln42_1508, i1 %tmp_5575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_1508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln73_219 = zext i1 %and_ln42_1508" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'zext' 'zext_ln73_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_3_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitconcatenate' 'shl_ln73_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln73_220 = zext i31 %shl_ln73_s" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'zext' 'zext_ln73_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.87ns)   --->   "%sub_ln73_49 = sub i32 %zext_ln73_220, i32 %conv_i_i_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'sub' 'sub_ln73_49' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%trunc_ln42_1509 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_49, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'partselect' 'trunc_ln42_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%zext_ln42_1496 = zext i11 %trunc_ln42_1509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'zext' 'zext_ln42_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%tmp_5576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_49, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_5576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%tmp_5577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_49, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'bitselect' 'tmp_5577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln42_2415 = trunc i32 %sub_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'trunc' 'trunc_ln42_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.80ns)   --->   "%icmp_ln42_1509 = icmp_ne  i20 %trunc_ln42_2415, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_1509' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%or_ln42_1509 = or i1 %tmp_5576, i1 %icmp_ln42_1509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'or' 'or_ln42_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%and_ln42_1509 = and i1 %or_ln42_1509, i1 %tmp_5577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node mult_1389)   --->   "%zext_ln42_1497 = zext i1 %and_ln42_1509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'zext' 'zext_ln42_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1389 = add i12 %zext_ln42_1496, i12 %zext_ln42_1497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'add' 'mult_1389' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln17_722 = zext i12 %mult_1389" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 162 'zext' 'zext_ln17_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.94ns)   --->   "%mul_ln73_1409 = mul i32 %conv_i_i_3, i32 4294948206" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'mul' 'mul_ln73_1409' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln42_1510 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1409, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln42_727 = sext i11 %trunc_ln42_1510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln42_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%tmp_5578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1409, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_5578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%tmp_5579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1409, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_5579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln42_2416 = trunc i32 %mul_ln73_1409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'trunc' 'trunc_ln42_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.80ns)   --->   "%icmp_ln42_1510 = icmp_ne  i20 %trunc_ln42_2416, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'icmp' 'icmp_ln42_1510' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%or_ln42_1510 = or i1 %tmp_5578, i1 %icmp_ln42_1510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%and_ln42_1510 = and i1 %or_ln42_1510, i1 %tmp_5579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2253)   --->   "%and_ln42_4535_cast = zext i1 %and_ln42_1510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'and_ln42_4535_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv_i_i_4 = zext i16 %data_4_val_read"   --->   Operation 173 'zext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln70_298 = zext i16 %data_4_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'zext' 'zext_ln70_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.94ns)   --->   "%mul_ln73_1410 = mul i31 %zext_ln70_298, i31 21974" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'mul' 'mul_ln73_1410' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln42_1511 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1410, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'partselect' 'trunc_ln42_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln42_1498 = zext i10 %trunc_ln42_1511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'zext' 'zext_ln42_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1511)   --->   "%tmp_5580 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1410, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_5580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1511)   --->   "%tmp_5581 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1410, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_5581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln42_2417 = trunc i31 %mul_ln73_1410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'trunc' 'trunc_ln42_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.80ns)   --->   "%icmp_ln42_1511 = icmp_ne  i20 %trunc_ln42_2417, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_1511' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1511)   --->   "%or_ln42_1511 = or i1 %tmp_5580, i1 %icmp_ln42_1511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'or' 'or_ln42_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1511 = and i1 %or_ln42_1511, i1 %tmp_5581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'and' 'and_ln42_1511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln73_221 = zext i1 %and_ln42_1511" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'zext' 'zext_ln73_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln73_35 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_4_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'bitconcatenate' 'shl_ln73_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln73_222 = zext i31 %shl_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'zext' 'zext_ln73_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.87ns)   --->   "%sub_ln73_50 = sub i32 %zext_ln73_222, i32 %conv_i_i_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'sub' 'sub_ln73_50' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%trunc_ln42_1512 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_50, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'partselect' 'trunc_ln42_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%zext_ln42_1499 = zext i11 %trunc_ln42_1512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'zext' 'zext_ln42_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%tmp_5582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_50, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_5582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%tmp_5583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_50, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'bitselect' 'tmp_5583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln42_2418 = trunc i32 %sub_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'trunc' 'trunc_ln42_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.80ns)   --->   "%icmp_ln42_1512 = icmp_ne  i20 %trunc_ln42_2418, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'icmp' 'icmp_ln42_1512' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%or_ln42_1512 = or i1 %tmp_5582, i1 %icmp_ln42_1512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'or' 'or_ln42_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%and_ln42_1512 = and i1 %or_ln42_1512, i1 %tmp_5583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node mult_1390)   --->   "%zext_ln42_1500 = zext i1 %and_ln42_1512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'zext' 'zext_ln42_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1390 = add i12 %zext_ln42_1499, i12 %zext_ln42_1500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'add' 'mult_1390' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv_i_i_5 = zext i16 %data_5_val_read"   --->   Operation 198 'zext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln70_299 = zext i16 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln70_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln70_300 = zext i16 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'zext' 'zext_ln70_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln70_301 = zext i16 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'zext' 'zext_ln70_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.94ns)   --->   "%mul_ln73_1411 = mul i30 %zext_ln70_301, i30 11677" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'mul' 'mul_ln73_1411' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln42_1513 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1411, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'partselect' 'trunc_ln42_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln42_1501 = zext i9 %trunc_ln42_1513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'zext' 'zext_ln42_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1513)   --->   "%tmp_5584 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1411, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_5584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1513)   --->   "%tmp_5585 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1411, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_5585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln42_2419 = trunc i30 %mul_ln73_1411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'trunc' 'trunc_ln42_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.80ns)   --->   "%icmp_ln42_1513 = icmp_ne  i20 %trunc_ln42_2419, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_1513' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1513)   --->   "%or_ln42_1513 = or i1 %tmp_5584, i1 %icmp_ln42_1513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'or' 'or_ln42_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1513 = and i1 %or_ln42_1513, i1 %tmp_5585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_1513' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln73_223 = zext i1 %and_ln42_1513" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'zext' 'zext_ln73_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.94ns)   --->   "%mul_ln73_1412 = mul i29 %zext_ln70_300, i29 4747" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'mul' 'mul_ln73_1412' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln42_1514 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1412, i32 21, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'partselect' 'trunc_ln42_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln42_1502 = zext i8 %trunc_ln42_1514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%tmp_5586 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1412, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_5586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%tmp_5587 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1412, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_5587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln42_2420 = trunc i29 %mul_ln73_1412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'trunc' 'trunc_ln42_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.80ns)   --->   "%icmp_ln42_1514 = icmp_ne  i20 %trunc_ln42_2420, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'icmp' 'icmp_ln42_1514' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%or_ln42_1514 = or i1 %tmp_5586, i1 %icmp_ln42_1514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%and_ln42_1514 = and i1 %or_ln42_1514, i1 %tmp_5587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2247)   --->   "%zext_ln73_224 = zext i1 %and_ln42_1514" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'zext' 'zext_ln73_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_936 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_5_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'bitconcatenate' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln73_243 = zext i31 %tmp_936" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'zext' 'zext_ln73_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln73_77 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'trunc' 'trunc_ln73_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln73_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_77, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'bitconcatenate' 'trunc_ln73_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln73_225 = zext i16 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'zext' 'zext_ln73_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.87ns)   --->   "%sub_ln73_76 = sub i32 %conv_i_i_5, i32 %zext_ln73_243" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sub' 'sub_ln73_76' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.81ns)   --->   "%sub_ln42_47 = sub i21 %zext_ln73_225, i21 %trunc_ln73_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'sub' 'sub_ln42_47' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%trunc_ln42_1515 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_76, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'partselect' 'trunc_ln42_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%sext_ln42_728 = sext i11 %trunc_ln42_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'sext' 'sext_ln42_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%tmp_5588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_76, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_5588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%tmp_5589 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_47, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_5589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_2421 = trunc i32 %sub_ln73_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.80ns)   --->   "%icmp_ln42_1515 = icmp_ne  i20 %trunc_ln42_2421, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_1515' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%or_ln42_1515 = or i1 %tmp_5588, i1 %icmp_ln42_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'or' 'or_ln42_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%and_ln42_1515 = and i1 %or_ln42_1515, i1 %tmp_5589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'and' 'and_ln42_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node mult_1391)   --->   "%zext_ln42_1503 = zext i1 %and_ln42_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'zext' 'zext_ln42_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1391 = add i12 %sext_ln42_728, i12 %zext_ln42_1503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'add' 'mult_1391' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (1.94ns)   --->   "%mul_ln73_1413 = mul i31 %zext_ln70_299, i31 2147469618" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'mul' 'mul_ln73_1413' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln42_2422 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1413, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'trunc_ln42_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln42_729 = sext i10 %trunc_ln42_2422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'sext' 'sext_ln42_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%tmp_5590 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1413, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'bitselect' 'tmp_5590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%tmp_5591 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1413, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'bitselect' 'tmp_5591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln42_2423 = trunc i31 %mul_ln73_1413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'trunc' 'trunc_ln42_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.80ns)   --->   "%icmp_ln42_1516 = icmp_ne  i20 %trunc_ln42_2423, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'icmp' 'icmp_ln42_1516' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%or_ln42_1516 = or i1 %tmp_5590, i1 %icmp_ln42_1516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'or' 'or_ln42_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%and_ln42_1516 = and i1 %or_ln42_1516, i1 %tmp_5591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'and' 'and_ln42_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_2254)   --->   "%and_ln42_4553_cast = zext i1 %and_ln42_1516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'zext' 'and_ln42_4553_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln70_302 = zext i16 %data_6_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'zext' 'zext_ln70_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln70_303 = zext i16 %data_6_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'zext' 'zext_ln70_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (1.94ns)   --->   "%mul_ln73_1414 = mul i30 %zext_ln70_303, i30 15006" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'mul' 'mul_ln73_1414' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln42_1517 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1414, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'partselect' 'trunc_ln42_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln42_1504 = zext i9 %trunc_ln42_1517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'zext' 'zext_ln42_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1517)   --->   "%tmp_5592 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1414, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'bitselect' 'tmp_5592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1517)   --->   "%tmp_5593 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1414, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_5593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln42_2424 = trunc i30 %mul_ln73_1414" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'trunc' 'trunc_ln42_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.80ns)   --->   "%icmp_ln42_1517 = icmp_ne  i20 %trunc_ln42_2424, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'icmp' 'icmp_ln42_1517' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1517)   --->   "%or_ln42_1517 = or i1 %tmp_5592, i1 %icmp_ln42_1517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'or' 'or_ln42_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1517 = and i1 %or_ln42_1517, i1 %tmp_5593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_1517' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln73_226 = zext i1 %and_ln42_1517" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'zext' 'zext_ln73_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (1.94ns)   --->   "%mul_ln73_1415 = mul i31 %zext_ln70_302, i31 18361" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'mul' 'mul_ln73_1415' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%trunc_ln42_1518 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1415, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'partselect' 'trunc_ln42_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%tmp_5594 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1415, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_5594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%tmp_5595 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1415, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_5595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln42_2425 = trunc i31 %mul_ln73_1415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'trunc' 'trunc_ln42_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.80ns)   --->   "%icmp_ln42_1518 = icmp_ne  i20 %trunc_ln42_2425, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'icmp' 'icmp_ln42_1518' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%or_ln42_1518 = or i1 %tmp_5594, i1 %icmp_ln42_1518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%and_ln42_1518 = and i1 %or_ln42_1518, i1 %tmp_5595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node mult_1392)   --->   "%zext_ln42_1505 = zext i1 %and_ln42_1518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1392 = add i10 %trunc_ln42_1518, i10 %zext_ln42_1505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'mult_1392' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln17_721 = zext i10 %mult_1392" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'zext' 'zext_ln17_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%conv_i_i_7 = zext i16 %data_7_val_read"   --->   Operation 272 'zext' 'conv_i_i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_937 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_7_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'bitconcatenate' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln73_244 = zext i31 %tmp_937" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'zext' 'zext_ln73_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln73_78 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'trunc' 'trunc_ln73_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln73_48 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_78, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'bitconcatenate' 'trunc_ln73_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln73_227 = zext i16 %data_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln73_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.87ns)   --->   "%sub_ln73_77 = sub i32 %conv_i_i_7, i32 %zext_ln73_244" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'sub' 'sub_ln73_77' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.81ns)   --->   "%sub_ln42_48 = sub i21 %zext_ln73_227, i21 %trunc_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'sub' 'sub_ln42_48' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%trunc_ln42_1519 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_77, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'partselect' 'trunc_ln42_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%sext_ln42_730 = sext i11 %trunc_ln42_1519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'sext' 'sext_ln42_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%tmp_5596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_77, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'bitselect' 'tmp_5596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%tmp_5597 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_48, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'bitselect' 'tmp_5597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln42_2426 = trunc i32 %sub_ln73_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'trunc' 'trunc_ln42_2426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.80ns)   --->   "%icmp_ln42_1519 = icmp_ne  i20 %trunc_ln42_2426, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_1519' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%or_ln42_1519 = or i1 %tmp_5596, i1 %icmp_ln42_1519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'or' 'or_ln42_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%and_ln42_1519 = and i1 %or_ln42_1519, i1 %tmp_5597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node mult_1393)   --->   "%zext_ln42_1506 = zext i1 %and_ln42_1519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'zext' 'zext_ln42_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1393 = add i12 %sext_ln42_730, i12 %zext_ln42_1506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'add' 'mult_1393' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln70_305 = zext i16 %data_8_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'zext' 'zext_ln70_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.94ns)   --->   "%mul_ln73_1416 = mul i31 %zext_ln70_305, i31 31624" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'mul' 'mul_ln73_1416' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%trunc_ln42_1520 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1416, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%tmp_5598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1416, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_5598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%tmp_5599 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1416, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_5599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_2427 = trunc i31 %mul_ln73_1416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.80ns)   --->   "%icmp_ln42_1520 = icmp_ne  i20 %trunc_ln42_2427, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_1520' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%or_ln42_1520 = or i1 %tmp_5598, i1 %icmp_ln42_1520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'or' 'or_ln42_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%and_ln42_1520 = and i1 %or_ln42_1520, i1 %tmp_5599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'and' 'and_ln42_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node mult_1394)   --->   "%zext_ln42_1507 = zext i1 %and_ln42_1520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'zext' 'zext_ln42_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1394 = add i10 %trunc_ln42_1520, i10 %zext_ln42_1507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'add' 'mult_1394' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%conv_i_i_9 = zext i16 %data_9_val_read"   --->   Operation 301 'zext' 'conv_i_i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln73_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_9_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitconcatenate' 'shl_ln73_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln73_228 = zext i31 %shl_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'zext' 'zext_ln73_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.87ns)   --->   "%sub_ln73_51 = sub i32 %zext_ln73_228, i32 %conv_i_i_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'sub' 'sub_ln73_51' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%trunc_ln42_1523 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_51, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'trunc_ln42_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%zext_ln42_1510 = zext i11 %trunc_ln42_1523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'zext' 'zext_ln42_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%tmp_5604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_51, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'bitselect' 'tmp_5604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%tmp_5605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_51, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'bitselect' 'tmp_5605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln42_2430 = trunc i32 %sub_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'trunc' 'trunc_ln42_2430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.80ns)   --->   "%icmp_ln42_1523 = icmp_ne  i20 %trunc_ln42_2430, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_1523' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%or_ln42_1523 = or i1 %tmp_5604, i1 %icmp_ln42_1523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'or' 'or_ln42_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%and_ln42_1523 = and i1 %or_ln42_1523, i1 %tmp_5605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'and' 'and_ln42_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node mult_1397)   --->   "%zext_ln42_1511 = zext i1 %and_ln42_1523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'zext' 'zext_ln42_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1397 = add i12 %zext_ln42_1510, i12 %zext_ln42_1511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'add' 'mult_1397' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%conv_i_i_10 = zext i16 %data_10_val_read"   --->   Operation 315 'zext' 'conv_i_i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln70_306 = zext i16 %data_10_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'zext' 'zext_ln70_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_938 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_10_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'bitconcatenate' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln73_245 = zext i31 %tmp_938" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'zext' 'zext_ln73_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln73_79 = trunc i16 %data_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'trunc' 'trunc_ln73_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln73_49 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_79, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'bitconcatenate' 'trunc_ln73_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln73_229 = zext i16 %data_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln73_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.87ns)   --->   "%sub_ln73_78 = sub i32 %conv_i_i_10, i32 %zext_ln73_245" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sub' 'sub_ln73_78' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.81ns)   --->   "%sub_ln42_49 = sub i21 %zext_ln73_229, i21 %trunc_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'sub' 'sub_ln42_49' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%trunc_ln42_1524 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_78, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'partselect' 'trunc_ln42_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%sext_ln42_732 = sext i11 %trunc_ln42_1524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'sext' 'sext_ln42_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%tmp_5606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_78, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_5606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%tmp_5607 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_49, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_5607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_2431 = trunc i32 %sub_ln73_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.80ns)   --->   "%icmp_ln42_1524 = icmp_ne  i20 %trunc_ln42_2431, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_1524' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%or_ln42_1524 = or i1 %tmp_5606, i1 %icmp_ln42_1524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'or' 'or_ln42_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%and_ln42_1524 = and i1 %or_ln42_1524, i1 %tmp_5607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'and' 'and_ln42_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node mult_1398)   --->   "%zext_ln42_1512 = zext i1 %and_ln42_1524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'zext' 'zext_ln42_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1398 = add i12 %sext_ln42_732, i12 %zext_ln42_1512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'add' 'mult_1398' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (1.94ns)   --->   "%mul_ln73_1419 = mul i31 %zext_ln70_306, i31 24707" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'mul' 'mul_ln73_1419' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%trunc_ln42_1525 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1419, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'partselect' 'trunc_ln42_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%tmp_5608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1419, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_5608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%tmp_5609 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1419, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'bitselect' 'tmp_5609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln42_2432 = trunc i31 %mul_ln73_1419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'trunc' 'trunc_ln42_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.80ns)   --->   "%icmp_ln42_1525 = icmp_ne  i20 %trunc_ln42_2432, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_1525' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%or_ln42_1525 = or i1 %tmp_5608, i1 %icmp_ln42_1525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%and_ln42_1525 = and i1 %or_ln42_1525, i1 %tmp_5609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node mult_1399)   --->   "%zext_ln42_1513 = zext i1 %and_ln42_1525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1399 = add i10 %trunc_ln42_1525, i10 %zext_ln42_1513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'mult_1399' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln70_307 = zext i16 %data_12_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'zext' 'zext_ln70_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (1.94ns)   --->   "%mul_ln73_1420 = mul i31 %zext_ln70_307, i31 27907" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'mul' 'mul_ln73_1420' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%trunc_ln42_1526 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1420, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'trunc_ln42_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%tmp_5610 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1420, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'bitselect' 'tmp_5610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%tmp_5611 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1420, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'bitselect' 'tmp_5611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln42_2433 = trunc i31 %mul_ln73_1420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'trunc' 'trunc_ln42_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.80ns)   --->   "%icmp_ln42_1526 = icmp_ne  i20 %trunc_ln42_2433, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_1526' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%or_ln42_1526 = or i1 %tmp_5610, i1 %icmp_ln42_1526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'or' 'or_ln42_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%and_ln42_1526 = and i1 %or_ln42_1526, i1 %tmp_5611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node mult_1400)   --->   "%zext_ln42_1514 = zext i1 %and_ln42_1526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'zext' 'zext_ln42_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1400 = add i10 %trunc_ln42_1526, i10 %zext_ln42_1514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'add' 'mult_1400' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%conv_i_i_13 = zext i16 %data_13_val_read"   --->   Operation 355 'zext' 'conv_i_i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln70_308 = zext i16 %data_13_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'zext' 'zext_ln70_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln73_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_13_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitconcatenate' 'shl_ln73_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln73_230 = zext i31 %shl_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'zext' 'zext_ln73_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.87ns)   --->   "%sub_ln73_52 = sub i32 %zext_ln73_230, i32 %conv_i_i_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'sub' 'sub_ln73_52' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%trunc_ln42_1527 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_52, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'partselect' 'trunc_ln42_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%zext_ln42_1515 = zext i11 %trunc_ln42_1527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'zext' 'zext_ln42_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%tmp_5612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_52, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_5612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%tmp_5613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_52, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_5613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln42_2434 = trunc i32 %sub_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'trunc' 'trunc_ln42_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.80ns)   --->   "%icmp_ln42_1527 = icmp_ne  i20 %trunc_ln42_2434, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'icmp' 'icmp_ln42_1527' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%or_ln42_1527 = or i1 %tmp_5612, i1 %icmp_ln42_1527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'or' 'or_ln42_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%and_ln42_1527 = and i1 %or_ln42_1527, i1 %tmp_5613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node mult_1401)   --->   "%zext_ln42_1516 = zext i1 %and_ln42_1527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'zext' 'zext_ln42_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1401 = add i12 %zext_ln42_1515, i12 %zext_ln42_1516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'add' 'mult_1401' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (1.94ns)   --->   "%mul_ln73_1421 = mul i27 %zext_ln70_308, i27 1258" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'mul' 'mul_ln73_1421' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%trunc_ln42_1528 = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln73_1421, i32 21, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'trunc_ln42_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%tmp_5614 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1421, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_5614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%tmp_5615 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1421, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_5615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln42_2435 = trunc i27 %mul_ln73_1421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'trunc' 'trunc_ln42_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.80ns)   --->   "%icmp_ln42_1528 = icmp_ne  i20 %trunc_ln42_2435, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'icmp' 'icmp_ln42_1528' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%or_ln42_1528 = or i1 %tmp_5614, i1 %icmp_ln42_1528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'or' 'or_ln42_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%and_ln42_1528 = and i1 %or_ln42_1528, i1 %tmp_5615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node mult_1402)   --->   "%zext_ln42_1517 = zext i1 %and_ln42_1528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'zext' 'zext_ln42_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.70ns) (out node of the LUT)   --->   "%mult_1402 = add i6 %trunc_ln42_1528, i6 %zext_ln42_1517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'add' 'mult_1402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%conv_i_i_14 = zext i16 %data_14_val_read"   --->   Operation 380 'zext' 'conv_i_i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln70_309 = zext i16 %data_14_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'zext' 'zext_ln70_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (1.94ns)   --->   "%mul_ln73_1422 = mul i31 %zext_ln70_309, i31 2147473710" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'mul' 'mul_ln73_1422' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%trunc_ln42_2436 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1422, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'partselect' 'trunc_ln42_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%sext_ln42_733 = sext i10 %trunc_ln42_2436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln42_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%tmp_5616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1422, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'bitselect' 'tmp_5616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%tmp_5617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1422, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_5617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln42_2437 = trunc i31 %mul_ln73_1422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'trunc' 'trunc_ln42_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.80ns)   --->   "%icmp_ln42_1529 = icmp_ne  i20 %trunc_ln42_2437, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_1529' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%or_ln42_1529 = or i1 %tmp_5616, i1 %icmp_ln42_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'or' 'or_ln42_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%and_ln42_1529 = and i1 %or_ln42_1529, i1 %tmp_5617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'and' 'and_ln42_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node mult_1403)   --->   "%zext_ln42_1518 = zext i1 %and_ln42_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'zext' 'zext_ln42_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1403 = add i11 %sext_ln42_733, i11 %zext_ln42_1518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'add' 'mult_1403' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_939 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_14_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'bitconcatenate' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln73_246 = zext i31 %tmp_939" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'zext' 'zext_ln73_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln73_80 = trunc i16 %data_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'trunc' 'trunc_ln73_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln73_50 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_80, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitconcatenate' 'trunc_ln73_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln73_231 = zext i16 %data_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'zext' 'zext_ln73_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.87ns)   --->   "%sub_ln73_79 = sub i32 %conv_i_i_14, i32 %zext_ln73_246" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'sub' 'sub_ln73_79' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.81ns)   --->   "%sub_ln42_50 = sub i21 %zext_ln73_231, i21 %trunc_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'sub' 'sub_ln42_50' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%trunc_ln42_1530 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_79, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'trunc_ln42_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%sext_ln42_734 = sext i11 %trunc_ln42_1530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'sext' 'sext_ln42_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%tmp_5618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_79, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_5618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%tmp_5619 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_50, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitselect' 'tmp_5619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln42_2438 = trunc i32 %sub_ln73_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'trunc' 'trunc_ln42_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.80ns)   --->   "%icmp_ln42_1530 = icmp_ne  i20 %trunc_ln42_2438, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'icmp' 'icmp_ln42_1530' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%or_ln42_1530 = or i1 %tmp_5618, i1 %icmp_ln42_1530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'or' 'or_ln42_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%and_ln42_1530 = and i1 %or_ln42_1530, i1 %tmp_5619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'and' 'and_ln42_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node mult_1404)   --->   "%zext_ln42_1519 = zext i1 %and_ln42_1530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'zext' 'zext_ln42_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1404 = add i12 %sext_ln42_734, i12 %zext_ln42_1519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'add' 'mult_1404' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%conv_i_i_15 = zext i16 %data_15_val_read"   --->   Operation 410 'zext' 'conv_i_i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln73_38 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_15_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitconcatenate' 'shl_ln73_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln73_232 = zext i31 %shl_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'zext' 'zext_ln73_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.87ns)   --->   "%sub_ln73_53 = sub i32 %zext_ln73_232, i32 %conv_i_i_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'sub' 'sub_ln73_53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%trunc_ln42_1531 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_53, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'partselect' 'trunc_ln42_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%zext_ln42_1520 = zext i11 %trunc_ln42_1531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'zext' 'zext_ln42_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%tmp_5620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_53, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'bitselect' 'tmp_5620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%tmp_5621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_53, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'bitselect' 'tmp_5621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln42_2439 = trunc i32 %sub_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'trunc' 'trunc_ln42_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.80ns)   --->   "%icmp_ln42_1531 = icmp_ne  i20 %trunc_ln42_2439, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'icmp' 'icmp_ln42_1531' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%or_ln42_1531 = or i1 %tmp_5620, i1 %icmp_ln42_1531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'or' 'or_ln42_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%and_ln42_1531 = and i1 %or_ln42_1531, i1 %tmp_5621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node mult_1405)   --->   "%zext_ln42_1521 = zext i1 %and_ln42_1531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'zext' 'zext_ln42_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1405 = add i12 %zext_ln42_1520, i12 %zext_ln42_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'add' 'mult_1405' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%conv_i_i_16 = zext i16 %data_16_val_read"   --->   Operation 424 'zext' 'conv_i_i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_940 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_16_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitconcatenate' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln73_247 = zext i31 %tmp_940" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'zext' 'zext_ln73_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln73_81 = trunc i16 %data_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'trunc' 'trunc_ln73_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln73_51 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_81, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitconcatenate' 'trunc_ln73_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln73_233 = zext i16 %data_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'zext' 'zext_ln73_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.87ns)   --->   "%sub_ln73_80 = sub i32 %conv_i_i_16, i32 %zext_ln73_247" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'sub' 'sub_ln73_80' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.81ns)   --->   "%sub_ln42_51 = sub i21 %zext_ln73_233, i21 %trunc_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'sub' 'sub_ln42_51' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%trunc_ln42_1532 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_80, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'partselect' 'trunc_ln42_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%sext_ln42_735 = sext i11 %trunc_ln42_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'sext' 'sext_ln42_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%tmp_5622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_80, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_5622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%tmp_5623 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_51, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_5623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln42_2440 = trunc i32 %sub_ln73_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'trunc' 'trunc_ln42_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.80ns)   --->   "%icmp_ln42_1532 = icmp_ne  i20 %trunc_ln42_2440, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_1532' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%or_ln42_1532 = or i1 %tmp_5622, i1 %icmp_ln42_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'or' 'or_ln42_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%and_ln42_1532 = and i1 %or_ln42_1532, i1 %tmp_5623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node mult_1406)   --->   "%zext_ln42_1522 = zext i1 %and_ln42_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'zext' 'zext_ln42_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1406 = add i12 %sext_ln42_735, i12 %zext_ln42_1522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'add' 'mult_1406' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln73_82 = trunc i16 %data_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'trunc' 'trunc_ln73_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%conv_i_i_19 = zext i16 %data_19_val_read"   --->   Operation 443 'zext' 'conv_i_i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_942 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_19_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'bitconcatenate' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln73_249 = zext i31 %tmp_942" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'zext' 'zext_ln73_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln73_83 = trunc i16 %data_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'trunc' 'trunc_ln73_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln73_53 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_83, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'bitconcatenate' 'trunc_ln73_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln73_235 = zext i16 %data_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'zext' 'zext_ln73_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.87ns)   --->   "%sub_ln73_82 = sub i32 %conv_i_i_19, i32 %zext_ln73_249" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'sub' 'sub_ln73_82' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.81ns)   --->   "%sub_ln42_53 = sub i21 %zext_ln73_235, i21 %trunc_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'sub' 'sub_ln42_53' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%trunc_ln42_1538 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_82, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%sext_ln42_739 = sext i11 %trunc_ln42_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'sext' 'sext_ln42_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%tmp_5634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_82, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_5634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%tmp_5635 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_53, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_5635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln42_2446 = trunc i32 %sub_ln73_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'trunc' 'trunc_ln42_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.80ns)   --->   "%icmp_ln42_1538 = icmp_ne  i20 %trunc_ln42_2446, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'icmp' 'icmp_ln42_1538' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%or_ln42_1538 = or i1 %tmp_5634, i1 %icmp_ln42_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%and_ln42_1538 = and i1 %or_ln42_1538, i1 %tmp_5635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node mult_1412)   --->   "%zext_ln42_1528 = zext i1 %and_ln42_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1412 = add i12 %sext_ln42_739, i12 %zext_ln42_1528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'mult_1412' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%conv_i_i_20 = zext i16 %data_20_val_read"   --->   Operation 461 'zext' 'conv_i_i_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln70_312 = zext i16 %data_20_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'zext' 'zext_ln70_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_943 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_20_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'bitconcatenate' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln73_250 = zext i31 %tmp_943" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'zext' 'zext_ln73_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln73_84 = trunc i16 %data_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'trunc' 'trunc_ln73_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln73_54 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_84, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitconcatenate' 'trunc_ln73_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln73_236 = zext i16 %data_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'zext' 'zext_ln73_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.87ns)   --->   "%sub_ln73_83 = sub i32 %conv_i_i_20, i32 %zext_ln73_250" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'sub' 'sub_ln73_83' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.81ns)   --->   "%sub_ln42_54 = sub i21 %zext_ln73_236, i21 %trunc_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'sub' 'sub_ln42_54' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%trunc_ln42_1539 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_83, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'partselect' 'trunc_ln42_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%sext_ln42_740 = sext i11 %trunc_ln42_1539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'sext' 'sext_ln42_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%tmp_5636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_83, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_5636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%tmp_5637 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_54, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'bitselect' 'tmp_5637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln42_2447 = trunc i32 %sub_ln73_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'trunc' 'trunc_ln42_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.80ns)   --->   "%icmp_ln42_1539 = icmp_ne  i20 %trunc_ln42_2447, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'icmp' 'icmp_ln42_1539' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%or_ln42_1539 = or i1 %tmp_5636, i1 %icmp_ln42_1539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'or' 'or_ln42_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%and_ln42_1539 = and i1 %or_ln42_1539, i1 %tmp_5637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node mult_1413)   --->   "%zext_ln42_1529 = zext i1 %and_ln42_1539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'zext' 'zext_ln42_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1413 = add i12 %sext_ln42_740, i12 %zext_ln42_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'add' 'mult_1413' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (1.94ns)   --->   "%mul_ln73_1427 = mul i31 %zext_ln70_312, i31 2147473748" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_1427' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%trunc_ln42_2448 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1427, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'partselect' 'trunc_ln42_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%sext_ln42_741 = sext i10 %trunc_ln42_2448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'sext' 'sext_ln42_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%tmp_5638 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1427, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_5638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%tmp_5639 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1427, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_5639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_2449 = trunc i31 %mul_ln73_1427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.80ns)   --->   "%icmp_ln42_1540 = icmp_ne  i20 %trunc_ln42_2449, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_1540' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%or_ln42_1540 = or i1 %tmp_5638, i1 %icmp_ln42_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'or' 'or_ln42_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%and_ln42_1540 = and i1 %or_ln42_1540, i1 %tmp_5639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node mult_1414)   --->   "%zext_ln42_1530 = zext i1 %and_ln42_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'zext' 'zext_ln42_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1414 = add i11 %sext_ln42_741, i11 %zext_ln42_1530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'add' 'mult_1414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln73_85 = trunc i16 %data_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'trunc' 'trunc_ln73_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%conv_i_i_26 = zext i16 %data_26_val_read"   --->   Operation 492 'zext' 'conv_i_i_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln70_321 = zext i16 %data_26_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'zext' 'zext_ln70_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_945 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_26_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'bitconcatenate' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln73_252 = zext i31 %tmp_945" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'zext' 'zext_ln73_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln73_86 = trunc i16 %data_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'trunc' 'trunc_ln73_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln73_56 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_86, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitconcatenate' 'trunc_ln73_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln73_238 = zext i16 %data_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'zext' 'zext_ln73_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.87ns)   --->   "%sub_ln73_85 = sub i32 %conv_i_i_26, i32 %zext_ln73_252" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'sub' 'sub_ln73_85' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.81ns)   --->   "%sub_ln42_56 = sub i21 %zext_ln73_238, i21 %trunc_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'sub' 'sub_ln42_56' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%trunc_ln42_1553 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_85, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'trunc_ln42_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%sext_ln42_748 = sext i11 %trunc_ln42_1553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'sext' 'sext_ln42_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%tmp_5664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_85, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_5664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%tmp_5665 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_56, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'bitselect' 'tmp_5665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln42_2466 = trunc i32 %sub_ln73_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'trunc' 'trunc_ln42_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.80ns)   --->   "%icmp_ln42_1553 = icmp_ne  i20 %trunc_ln42_2466, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'icmp' 'icmp_ln42_1553' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%or_ln42_1553 = or i1 %tmp_5664, i1 %icmp_ln42_1553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'or' 'or_ln42_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%and_ln42_1553 = and i1 %or_ln42_1553, i1 %tmp_5665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node mult_1427)   --->   "%zext_ln42_1543 = zext i1 %and_ln42_1553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'zext' 'zext_ln42_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1427 = add i12 %sext_ln42_748, i12 %zext_ln42_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'add' 'mult_1427' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (1.94ns)   --->   "%mul_ln73_1439 = mul i28 %zext_ln70_321, i28 268433491" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_1439' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%trunc_ln42_2467 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %mul_ln73_1439, i32 21, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'partselect' 'trunc_ln42_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%sext_ln42_749 = sext i7 %trunc_ln42_2467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'sext' 'sext_ln42_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%tmp_5666 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln73_1439, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_5666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%tmp_5667 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln73_1439, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_5667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_2468 = trunc i28 %mul_ln73_1439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.80ns)   --->   "%icmp_ln42_1554 = icmp_ne  i20 %trunc_ln42_2468, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_1554' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%or_ln42_1554 = or i1 %tmp_5666, i1 %icmp_ln42_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'or' 'or_ln42_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%and_ln42_1554 = and i1 %or_ln42_1554, i1 %tmp_5667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'and' 'and_ln42_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node mult_1428)   --->   "%zext_ln42_1544 = zext i1 %and_ln42_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'zext' 'zext_ln42_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.70ns) (out node of the LUT)   --->   "%mult_1428 = add i8 %sext_ln42_749, i8 %zext_ln42_1544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'add' 'mult_1428' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%conv_i_i_27 = zext i16 %data_27_val_read"   --->   Operation 522 'zext' 'conv_i_i_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_946 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_27_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitconcatenate' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln73_253 = zext i31 %tmp_946" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'zext' 'zext_ln73_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln73_87 = trunc i16 %data_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'trunc' 'trunc_ln73_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln73_57 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_87, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'bitconcatenate' 'trunc_ln73_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln73_239 = zext i16 %data_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln73_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.87ns)   --->   "%sub_ln73_86 = sub i32 %conv_i_i_27, i32 %zext_ln73_253" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'sub' 'sub_ln73_86' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.81ns)   --->   "%sub_ln42_57 = sub i21 %zext_ln73_239, i21 %trunc_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'sub' 'sub_ln42_57' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%trunc_ln42_1555 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_86, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'partselect' 'trunc_ln42_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%sext_ln42_750 = sext i11 %trunc_ln42_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'sext' 'sext_ln42_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%tmp_5668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_86, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_5668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%tmp_5669 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_57, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'bitselect' 'tmp_5669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln42_2469 = trunc i32 %sub_ln73_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'trunc' 'trunc_ln42_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.80ns)   --->   "%icmp_ln42_1555 = icmp_ne  i20 %trunc_ln42_2469, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_1555' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%or_ln42_1555 = or i1 %tmp_5668, i1 %icmp_ln42_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'or' 'or_ln42_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%and_ln42_1555 = and i1 %or_ln42_1555, i1 %tmp_5669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node mult_1429)   --->   "%zext_ln42_1545 = zext i1 %and_ln42_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'zext' 'zext_ln42_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1429 = add i12 %sext_ln42_750, i12 %zext_ln42_1545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'add' 'mult_1429' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln73_88 = trunc i16 %data_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'trunc' 'trunc_ln73_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%conv_i_i_29 = zext i16 %data_29_val_read"   --->   Operation 541 'zext' 'conv_i_i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_1441 = mul i32 %conv_i_i_29, i32 4294940822" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_1441' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%trunc_ln42_1558 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1441, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'partselect' 'trunc_ln42_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%sext_ln42_753 = sext i11 %trunc_ln42_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'sext' 'sext_ln42_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%tmp_5674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1441, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_5674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%tmp_5675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1441, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_5675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_2472 = trunc i32 %mul_ln73_1441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.80ns)   --->   "%icmp_ln42_1558 = icmp_ne  i20 %trunc_ln42_2472, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_1558' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%or_ln42_1558 = or i1 %tmp_5674, i1 %icmp_ln42_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%and_ln42_1558 = and i1 %or_ln42_1558, i1 %tmp_5675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'and' 'and_ln42_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node mult_1432)   --->   "%zext_ln42_1548 = zext i1 %and_ln42_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'zext' 'zext_ln42_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1432 = add i12 %sext_ln42_753, i12 %zext_ln42_1548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'add' 'mult_1432' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.74ns)   --->   "%add_ln58_1541 = add i13 %zext_ln17, i13 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'add' 'add_ln58_1541' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %add_ln58_1541" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.75ns)   --->   "%add_ln58_1544 = add i14 %sext_ln58, i14 %zext_ln17_722" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'add' 'add_ln58_1544' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i10 %zext_ln42_1502, i10 %trunc_ln42_1503" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 557 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln58_2247 = add i2 %zext_ln73_224, i2 %zext_ln73_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'add' 'add_ln58_2247' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln58_693 = zext i2 %add_ln58_2247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'zext' 'zext_ln58_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln58_2248 = add i10 %zext_ln58_693, i10 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'add' 'add_ln58_2248' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (0.72ns)   --->   "%add_ln58_2250 = add i11 %sext_ln42_725, i11 %sext_ln42_726" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'add' 'add_ln58_2250' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln58_1996 = sext i11 %add_ln58_2250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'sext' 'sext_ln58_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.73ns)   --->   "%add_ln58_2251 = add i12 %sext_ln42_727, i12 %sext_ln42_729" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'add' 'add_ln58_2251' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln58_1997 = sext i12 %add_ln58_2251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'sext' 'sext_ln58_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2252 = add i13 %sext_ln58_1997, i13 %sext_ln58_1996" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'add' 'add_ln58_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 565 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln58_2253 = add i2 %and_ln42_4517_cast, i2 %and_ln42_4535_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'add' 'add_ln58_2253' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln58_695 = zext i2 %add_ln58_2253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'zext' 'zext_ln58_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln58_2254 = add i2 %and_ln42_4526_cast, i2 %and_ln42_4553_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'add' 'add_ln58_2254' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln58_696 = zext i2 %add_ln58_2254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'zext' 'zext_ln58_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.43ns)   --->   "%add_ln58_2255 = add i3 %zext_ln58_696, i3 %zext_ln58_695" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'add' 'add_ln58_2255' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln58_697 = zext i3 %add_ln58_2255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'zext' 'zext_ln58_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_2256 = add i13 %zext_ln58_697, i13 %add_ln58_2252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'add' 'add_ln58_2256' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2257 = add i11 %zext_ln42, i11 %zext_ln42_1498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'add' 'add_ln58_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 573 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln58_2258 = add i11 %add_ln58_2257, i11 %zext_ln42_1495" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'add' 'add_ln58_2258' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln58_698 = zext i11 %add_ln58_2258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'zext' 'zext_ln58_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2259 = add i10 %zext_ln42_1501, i10 %zext_ln42_1504" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'add' 'add_ln58_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 576 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln58_2260 = add i10 %add_ln58_2259, i10 %zext_ln42_1492" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'add' 'add_ln58_2260' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln58_699 = zext i10 %add_ln58_2260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'zext' 'zext_ln58_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2261 = add i12 %zext_ln58_699, i12 %zext_ln58_698" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'add' 'add_ln58_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2262 = add i2 %zext_ln73_223, i2 %zext_ln73_219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'add' 'add_ln58_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 580 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln58_2263 = add i2 %add_ln58_2262, i2 %zext_ln73_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'add' 'add_ln58_2263' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln58_700 = zext i2 %add_ln58_2263" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'zext' 'zext_ln58_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_2264 = add i2 %zext_ln73_217, i2 %zext_ln73_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 583 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln58_2265 = add i2 %add_ln58_2264, i2 %zext_ln73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'add' 'add_ln58_2265' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln58_701 = zext i2 %add_ln58_2265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'zext' 'zext_ln58_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.43ns)   --->   "%add_ln58_2266 = add i3 %zext_ln58_701, i3 %zext_ln58_700" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'add' 'add_ln58_2266' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln58_702 = zext i3 %add_ln58_2266" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'zext' 'zext_ln58_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_2267 = add i12 %zext_ln58_702, i12 %add_ln58_2261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'add' 'add_ln58_2267' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (0.72ns)   --->   "%add_ln58_1553 = add i12 %zext_ln17_721, i12 %sext_ln17_650" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'add' 'add_ln58_1553' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln17_720 = zext i12 %mult_1390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 589 'zext' 'zext_ln17_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln17_624 = sext i12 %mult_1391" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 590 'sext' 'sext_ln17_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln17_625 = sext i12 %mult_1393" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 591 'sext' 'sext_ln17_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%conv_i_i_8 = zext i16 %data_8_val_read"   --->   Operation 592 'zext' 'conv_i_i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln70_304 = zext i16 %data_8_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'zext' 'zext_ln70_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln17_725 = zext i10 %mult_1394" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 594 'zext' 'zext_ln17_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (1.94ns)   --->   "%mul_ln73_1417 = mul i32 %conv_i_i_8, i32 4294936421" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'mul' 'mul_ln73_1417' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln42_1521 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1417, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'trunc_ln42_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln42_731 = sext i11 %trunc_ln42_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'sext' 'sext_ln42_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1521)   --->   "%tmp_5600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1417, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'bitselect' 'tmp_5600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1521)   --->   "%tmp_5601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1417, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'bitselect' 'tmp_5601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln42_2428 = trunc i32 %mul_ln73_1417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'trunc' 'trunc_ln42_2428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.80ns)   --->   "%icmp_ln42_1521 = icmp_ne  i20 %trunc_ln42_2428, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'icmp' 'icmp_ln42_1521' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1521)   --->   "%or_ln42_1521 = or i1 %tmp_5600, i1 %icmp_ln42_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1521 = and i1 %or_ln42_1521, i1 %tmp_5601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'and' 'and_ln42_1521' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln42_1508 = zext i1 %and_ln42_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'zext' 'zext_ln42_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%mult_1395 = add i12 %sext_ln42_731, i12 %zext_ln42_1508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'add' 'mult_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/1] (1.94ns)   --->   "%mul_ln73_1418 = mul i30 %zext_ln70_304, i30 10066" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'mul' 'mul_ln73_1418' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%trunc_ln42_1522 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1418, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'partselect' 'trunc_ln42_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%tmp_5602 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1418, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_5602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%tmp_5603 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1418, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'bitselect' 'tmp_5603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln42_2429 = trunc i30 %mul_ln73_1418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'trunc' 'trunc_ln42_2429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.80ns)   --->   "%icmp_ln42_1522 = icmp_ne  i20 %trunc_ln42_2429, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'icmp' 'icmp_ln42_1522' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%or_ln42_1522 = or i1 %tmp_5602, i1 %icmp_ln42_1522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%and_ln42_1522 = and i1 %or_ln42_1522, i1 %tmp_5603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node mult_1396)   --->   "%zext_ln42_1509 = zext i1 %and_ln42_1522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'zext' 'zext_ln42_1509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1396 = add i9 %trunc_ln42_1522, i9 %zext_ln42_1509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'add' 'mult_1396' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln17_723 = zext i9 %mult_1396" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 616 'zext' 'zext_ln17_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln17_724 = zext i12 %mult_1397" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'zext' 'zext_ln17_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln17_726 = zext i10 %mult_1399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 618 'zext' 'zext_ln17_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln17_728 = zext i10 %mult_1400" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 619 'zext' 'zext_ln17_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln17_741 = zext i6 %mult_1402" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 620 'zext' 'zext_ln17_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln17_627 = sext i11 %mult_1403" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 621 'sext' 'sext_ln17_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln17_628 = sext i12 %mult_1404" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 622 'sext' 'sext_ln17_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln17_629 = sext i12 %mult_1406" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 623 'sext' 'sext_ln17_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%conv_i_i_17 = zext i16 %data_17_val_read"   --->   Operation 624 'zext' 'conv_i_i_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln70_310 = zext i16 %data_17_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'zext' 'zext_ln70_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln70_311 = zext i16 %data_17_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'zext' 'zext_ln70_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (1.94ns)   --->   "%mul_ln73_1423 = mul i30 %zext_ln70_311, i30 8381" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'mul' 'mul_ln73_1423' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%trunc_ln42_1533 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1423, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'partselect' 'trunc_ln42_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%tmp_5624 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1423, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'bitselect' 'tmp_5624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%tmp_5625 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1423, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'bitselect' 'tmp_5625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln42_2441 = trunc i30 %mul_ln73_1423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'trunc' 'trunc_ln42_2441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.80ns)   --->   "%icmp_ln42_1533 = icmp_ne  i20 %trunc_ln42_2441, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'icmp' 'icmp_ln42_1533' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%or_ln42_1533 = or i1 %tmp_5624, i1 %icmp_ln42_1533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%and_ln42_1533 = and i1 %or_ln42_1533, i1 %tmp_5625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node mult_1407)   --->   "%zext_ln42_1523 = zext i1 %and_ln42_1533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'zext' 'zext_ln42_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1407 = add i9 %trunc_ln42_1533, i9 %zext_ln42_1523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'add' 'mult_1407' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln17_730 = zext i9 %mult_1407" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 637 'zext' 'zext_ln17_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (1.94ns)   --->   "%mul_ln73_1424 = mul i31 %zext_ln70_310, i31 20548" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'mul' 'mul_ln73_1424' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%trunc_ln42_1534 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1424, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'partselect' 'trunc_ln42_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%tmp_5626 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1424, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'bitselect' 'tmp_5626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%tmp_5627 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1424, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'bitselect' 'tmp_5627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln42_2442 = trunc i31 %mul_ln73_1424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'trunc' 'trunc_ln42_2442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.80ns)   --->   "%icmp_ln42_1534 = icmp_ne  i20 %trunc_ln42_2442, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'icmp' 'icmp_ln42_1534' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%or_ln42_1534 = or i1 %tmp_5626, i1 %icmp_ln42_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%and_ln42_1534 = and i1 %or_ln42_1534, i1 %tmp_5627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'and' 'and_ln42_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node mult_1408)   --->   "%zext_ln42_1524 = zext i1 %and_ln42_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'zext' 'zext_ln42_1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1408 = add i10 %trunc_ln42_1534, i10 %zext_ln42_1524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'add' 'mult_1408' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln17_731 = zext i10 %mult_1408" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 648 'zext' 'zext_ln17_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (1.94ns)   --->   "%mul_ln73_1425 = mul i32 %conv_i_i_17, i32 4294946915" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'mul' 'mul_ln73_1425' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%trunc_ln42_1535 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1425, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'partselect' 'trunc_ln42_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%sext_ln42_736 = sext i11 %trunc_ln42_1535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'sext' 'sext_ln42_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%tmp_5628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1425, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'bitselect' 'tmp_5628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%tmp_5629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1425, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'bitselect' 'tmp_5629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln42_2443 = trunc i32 %mul_ln73_1425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'trunc' 'trunc_ln42_2443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.80ns)   --->   "%icmp_ln42_1535 = icmp_ne  i20 %trunc_ln42_2443, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'icmp' 'icmp_ln42_1535' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%or_ln42_1535 = or i1 %tmp_5628, i1 %icmp_ln42_1535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'or' 'or_ln42_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%and_ln42_1535 = and i1 %or_ln42_1535, i1 %tmp_5629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'and' 'and_ln42_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node mult_1409)   --->   "%zext_ln42_1525 = zext i1 %and_ln42_1535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'zext' 'zext_ln42_1525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1409 = add i12 %sext_ln42_736, i12 %zext_ln42_1525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'add' 'mult_1409' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln17_651 = sext i12 %mult_1409" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 660 'sext' 'sext_ln17_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%conv_i_i_18 = zext i16 %data_18_val_read"   --->   Operation 661 'zext' 'conv_i_i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_941 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_18_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'bitconcatenate' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln73_248 = zext i31 %tmp_941" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'zext' 'zext_ln73_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln73_52 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_82, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'bitconcatenate' 'trunc_ln73_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln73_234 = zext i16 %data_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'zext' 'zext_ln73_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.87ns)   --->   "%sub_ln73_81 = sub i32 %conv_i_i_18, i32 %zext_ln73_248" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'sub' 'sub_ln73_81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.81ns)   --->   "%sub_ln42_52 = sub i21 %zext_ln73_234, i21 %trunc_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'sub' 'sub_ln42_52' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%trunc_ln42_1536 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_81, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'partselect' 'trunc_ln42_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%sext_ln42_737 = sext i11 %trunc_ln42_1536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'sext' 'sext_ln42_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%tmp_5630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_81, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'bitselect' 'tmp_5630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%tmp_5631 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_52, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'bitselect' 'tmp_5631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln42_2444 = trunc i32 %sub_ln73_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'trunc' 'trunc_ln42_2444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.80ns)   --->   "%icmp_ln42_1536 = icmp_ne  i20 %trunc_ln42_2444, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'icmp' 'icmp_ln42_1536' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%or_ln42_1536 = or i1 %tmp_5630, i1 %icmp_ln42_1536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'or' 'or_ln42_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%and_ln42_1536 = and i1 %or_ln42_1536, i1 %tmp_5631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node mult_1410)   --->   "%zext_ln42_1526 = zext i1 %and_ln42_1536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'zext' 'zext_ln42_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1410 = add i12 %sext_ln42_737, i12 %zext_ln42_1526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'add' 'mult_1410' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (1.94ns)   --->   "%mul_ln73_1426 = mul i32 %conv_i_i_18, i32 4294949461" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln73_1426' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%trunc_ln42_1537 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1426, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'partselect' 'trunc_ln42_1537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%sext_ln42_738 = sext i11 %trunc_ln42_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'sext' 'sext_ln42_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%tmp_5632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1426, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_5632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%tmp_5633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1426, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_5633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln42_2445 = trunc i32 %mul_ln73_1426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'trunc' 'trunc_ln42_2445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.80ns)   --->   "%icmp_ln42_1537 = icmp_ne  i20 %trunc_ln42_2445, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'icmp' 'icmp_ln42_1537' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%or_ln42_1537 = or i1 %tmp_5632, i1 %icmp_ln42_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'or' 'or_ln42_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%and_ln42_1537 = and i1 %or_ln42_1537, i1 %tmp_5633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'and' 'and_ln42_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node mult_1411)   --->   "%zext_ln42_1527 = zext i1 %and_ln42_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'zext' 'zext_ln42_1527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1411 = add i12 %sext_ln42_738, i12 %zext_ln42_1527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'add' 'mult_1411' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln17_635 = sext i11 %mult_1414" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 689 'sext' 'sext_ln17_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln70_313 = zext i16 %data_21_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'zext' 'zext_ln70_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln70_314 = zext i16 %data_21_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'zext' 'zext_ln70_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (1.94ns)   --->   "%mul_ln73_1428 = mul i30 %zext_ln70_314, i30 13641" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'mul' 'mul_ln73_1428' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%trunc_ln42_1541 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1428, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'partselect' 'trunc_ln42_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%tmp_5640 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1428, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'bitselect' 'tmp_5640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%tmp_5641 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1428, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'bitselect' 'tmp_5641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln42_2450 = trunc i30 %mul_ln73_1428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'trunc' 'trunc_ln42_2450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.80ns)   --->   "%icmp_ln42_1541 = icmp_ne  i20 %trunc_ln42_2450, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'icmp' 'icmp_ln42_1541' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%or_ln42_1541 = or i1 %tmp_5640, i1 %icmp_ln42_1541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'or' 'or_ln42_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%and_ln42_1541 = and i1 %or_ln42_1541, i1 %tmp_5641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node mult_1415)   --->   "%zext_ln42_1531 = zext i1 %and_ln42_1541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'zext' 'zext_ln42_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1415 = add i9 %trunc_ln42_1541, i9 %zext_ln42_1531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'add' 'mult_1415' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (1.94ns)   --->   "%mul_ln73_1429 = mul i31 %zext_ln70_313, i31 2147470317" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'mul' 'mul_ln73_1429' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%trunc_ln42_2451 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1429, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'partselect' 'trunc_ln42_2451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%sext_ln42_742 = sext i10 %trunc_ln42_2451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'sext' 'sext_ln42_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%tmp_5642 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1429, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'bitselect' 'tmp_5642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%tmp_5643 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1429, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'bitselect' 'tmp_5643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln42_2452 = trunc i31 %mul_ln73_1429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'trunc' 'trunc_ln42_2452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.80ns)   --->   "%icmp_ln42_1542 = icmp_ne  i20 %trunc_ln42_2452, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'icmp' 'icmp_ln42_1542' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%or_ln42_1542 = or i1 %tmp_5642, i1 %icmp_ln42_1542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'or' 'or_ln42_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%and_ln42_1542 = and i1 %or_ln42_1542, i1 %tmp_5643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'and' 'and_ln42_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node mult_1416)   --->   "%zext_ln42_1532 = zext i1 %and_ln42_1542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'zext' 'zext_ln42_1532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1416 = add i11 %sext_ln42_742, i11 %zext_ln42_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'add' 'mult_1416' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln17_636 = sext i11 %mult_1416" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 713 'sext' 'sext_ln17_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%conv_i_i_22 = zext i16 %data_22_val_read"   --->   Operation 714 'zext' 'conv_i_i_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln70_315 = zext i16 %data_22_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'zext' 'zext_ln70_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.94ns)   --->   "%mul_ln73_1430 = mul i32 %conv_i_i_22, i32 4294935351" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'mul' 'mul_ln73_1430' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%trunc_ln42_1543 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1430, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'partselect' 'trunc_ln42_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%sext_ln42_743 = sext i11 %trunc_ln42_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'sext' 'sext_ln42_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%tmp_5644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1430, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'bitselect' 'tmp_5644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%tmp_5645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1430, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'bitselect' 'tmp_5645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln42_2453 = trunc i32 %mul_ln73_1430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'trunc' 'trunc_ln42_2453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.80ns)   --->   "%icmp_ln42_1543 = icmp_ne  i20 %trunc_ln42_2453, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'icmp' 'icmp_ln42_1543' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%or_ln42_1543 = or i1 %tmp_5644, i1 %icmp_ln42_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'or' 'or_ln42_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%and_ln42_1543 = and i1 %or_ln42_1543, i1 %tmp_5645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'and' 'and_ln42_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node mult_1417)   --->   "%zext_ln42_1533 = zext i1 %and_ln42_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'zext' 'zext_ln42_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1417 = add i12 %sext_ln42_743, i12 %zext_ln42_1533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'add' 'mult_1417' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (1.94ns)   --->   "%mul_ln73_1431 = mul i29 %zext_ln70_315, i29 5918" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'mul' 'mul_ln73_1431' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%trunc_ln42_1544 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1431, i32 21, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'partselect' 'trunc_ln42_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%tmp_5646 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1431, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'bitselect' 'tmp_5646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%tmp_5647 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1431, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'bitselect' 'tmp_5647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln42_2454 = trunc i29 %mul_ln73_1431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'trunc' 'trunc_ln42_2454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.80ns)   --->   "%icmp_ln42_1544 = icmp_ne  i20 %trunc_ln42_2454, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'icmp' 'icmp_ln42_1544' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%or_ln42_1544 = or i1 %tmp_5646, i1 %icmp_ln42_1544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'or' 'or_ln42_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%and_ln42_1544 = and i1 %or_ln42_1544, i1 %tmp_5647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'and' 'and_ln42_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node mult_1418)   --->   "%zext_ln42_1534 = zext i1 %and_ln42_1544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'zext' 'zext_ln42_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.70ns) (out node of the LUT)   --->   "%mult_1418 = add i8 %trunc_ln42_1544, i8 %zext_ln42_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'add' 'mult_1418' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln70_316 = zext i16 %data_23_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'zext' 'zext_ln70_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (1.94ns)   --->   "%mul_ln73_1432 = mul i31 %zext_ln70_316, i31 2147468216" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'mul' 'mul_ln73_1432' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%trunc_ln42_2455 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1432, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'partselect' 'trunc_ln42_2455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%sext_ln42_744 = sext i10 %trunc_ln42_2455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'sext' 'sext_ln42_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%tmp_5648 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1432, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'bitselect' 'tmp_5648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%tmp_5649 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1432, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'bitselect' 'tmp_5649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln42_2456 = trunc i31 %mul_ln73_1432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'trunc' 'trunc_ln42_2456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.80ns)   --->   "%icmp_ln42_1545 = icmp_ne  i20 %trunc_ln42_2456, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'icmp' 'icmp_ln42_1545' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%or_ln42_1545 = or i1 %tmp_5648, i1 %icmp_ln42_1545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'or' 'or_ln42_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%and_ln42_1545 = and i1 %or_ln42_1545, i1 %tmp_5649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node mult_1419)   --->   "%zext_ln42_1535 = zext i1 %and_ln42_1545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'zext' 'zext_ln42_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1419 = add i11 %sext_ln42_744, i11 %zext_ln42_1535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'add' 'mult_1419' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (1.94ns)   --->   "%mul_ln73_1433 = mul i31 %zext_ln70_316, i31 17199" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'mul' 'mul_ln73_1433' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%trunc_ln42_1546 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1433, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'partselect' 'trunc_ln42_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%tmp_5650 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1433, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'bitselect' 'tmp_5650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%tmp_5651 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1433, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'bitselect' 'tmp_5651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln42_2457 = trunc i31 %mul_ln73_1433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'trunc' 'trunc_ln42_2457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.80ns)   --->   "%icmp_ln42_1546 = icmp_ne  i20 %trunc_ln42_2457, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'icmp' 'icmp_ln42_1546' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%or_ln42_1546 = or i1 %tmp_5650, i1 %icmp_ln42_1546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'or' 'or_ln42_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%and_ln42_1546 = and i1 %or_ln42_1546, i1 %tmp_5651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'and' 'and_ln42_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node mult_1420)   --->   "%zext_ln42_1536 = zext i1 %and_ln42_1546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'zext' 'zext_ln42_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1420 = add i10 %trunc_ln42_1546, i10 %zext_ln42_1536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'add' 'mult_1420' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln58_1992 = sext i14 %add_ln58_1544" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'sext' 'sext_ln58_1992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln58_1993 = sext i14 %add_ln58_1544" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'sext' 'sext_ln58_1993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %mult_1390" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.76ns)   --->   "%add_ln58_1547 = add i17 %sext_ln58_1993, i17 %zext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'add' 'add_ln58_1547' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_5686 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1547, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'bitselect' 'tmp_5686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.76ns)   --->   "%add_ln58_2246 = add i16 %sext_ln58_1992, i16 %zext_ln17_720" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'add' 'add_ln58_2246' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_5687 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2246, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'bitselect' 'tmp_5687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3756)   --->   "%xor_ln58 = xor i1 %tmp_5686, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3756)   --->   "%and_ln58 = and i1 %tmp_5687, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3755)   --->   "%xor_ln58_5007 = xor i1 %tmp_5687, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_5007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3755)   --->   "%and_ln58_2503 = and i1 %tmp_5686, i1 %xor_ln58_5007" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'and' 'and_ln58_2503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.12ns)   --->   "%xor_ln58_5008 = xor i1 %tmp_5686, i1 %tmp_5687" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'xor' 'xor_ln58_5008' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3756)   --->   "%xor_ln58_5009 = xor i1 %xor_ln58_5008, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_5009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3756)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_5009" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3756)   --->   "%select_ln58 = select i1 %xor_ln58_5008, i16 32767, i16 %add_ln58_2246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3755 = select i1 %and_ln58_2503, i16 32768, i16 %add_ln58_2246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'select' 'select_ln58_3755' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3756 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_3755" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'select' 'select_ln58_3756' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln58_694 = zext i10 %add_ln58_2248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'zext' 'zext_ln58_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln58_1994 = sext i16 %select_ln58_3756" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'sext' 'sext_ln58_1994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln58_1995 = sext i12 %mult_1391" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'sext' 'sext_ln58_1995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.78ns)   --->   "%add_ln58_1550 = add i17 %sext_ln58_1994, i17 %sext_ln58_1995" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'add' 'add_ln58_1550' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_5688 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1550, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'bitselect' 'tmp_5688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.78ns)   --->   "%add_ln58_2249 = add i16 %select_ln58_3756, i16 %sext_ln17_624" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'add' 'add_ln58_2249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_5689 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2249, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'bitselect' 'tmp_5689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3759)   --->   "%xor_ln58_5010 = xor i1 %tmp_5688, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'xor' 'xor_ln58_5010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3759)   --->   "%and_ln58_2504 = and i1 %tmp_5689, i1 %xor_ln58_5010" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'and' 'and_ln58_2504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3758)   --->   "%xor_ln58_5011 = xor i1 %tmp_5689, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'xor' 'xor_ln58_5011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3758)   --->   "%and_ln58_2505 = and i1 %tmp_5688, i1 %xor_ln58_5011" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'and' 'and_ln58_2505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.12ns)   --->   "%xor_ln58_5012 = xor i1 %tmp_5688, i1 %tmp_5689" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'xor' 'xor_ln58_5012' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3759)   --->   "%xor_ln58_5013 = xor i1 %xor_ln58_5012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'xor' 'xor_ln58_5013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3759)   --->   "%or_ln58_1251 = or i1 %and_ln58_2504, i1 %xor_ln58_5013" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'or' 'or_ln58_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3759)   --->   "%select_ln58_3757 = select i1 %xor_ln58_5012, i16 32767, i16 %add_ln58_2249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'select' 'select_ln58_3757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3758 = select i1 %and_ln58_2505, i16 32768, i16 %add_ln58_2249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'select' 'select_ln58_3758' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3759 = select i1 %or_ln58_1251, i16 %select_ln58_3757, i16 %select_ln58_3758" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'select' 'select_ln58_3759' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln58_703 = zext i12 %add_ln58_2267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'zext' 'zext_ln58_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_1998 = sext i12 %add_ln58_1553" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_1998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.74ns)   --->   "%add_ln58_1554 = add i13 %zext_ln58_703, i13 %sext_ln17_625" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_1554' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln58_1999 = sext i13 %add_ln58_1554" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'sext' 'sext_ln58_1999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.74ns)   --->   "%add_ln58_1555 = add i13 %sext_ln58_1998, i13 %zext_ln17_725" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'add' 'add_ln58_1555' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln58_2000 = sext i13 %add_ln58_1555" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'sext' 'sext_ln58_2000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln58_1556 = add i12 %zext_ln58_694, i12 %mult_1395" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'add' 'add_ln58_1556' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_2001 = sext i12 %add_ln58_1556" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_2001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln58_2002 = sext i16 %select_ln58_3759" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'sext' 'sext_ln58_2002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln58_704 = zext i9 %mult_1396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'zext' 'zext_ln58_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.78ns)   --->   "%add_ln58_1557 = add i17 %sext_ln58_2002, i17 %zext_ln58_704" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'add' 'add_ln58_1557' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_5690 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1557, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_5690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_2268 = add i16 %select_ln58_3759, i16 %zext_ln17_723" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_2268' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_5691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2268, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'bitselect' 'tmp_5691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln58_2003 = sext i13 %add_ln58_1555" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'sext' 'sext_ln58_2003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln58_705 = zext i12 %mult_1397" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'zext' 'zext_ln58_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.75ns)   --->   "%add_ln58_1558 = add i17 %sext_ln58_2003, i17 %zext_ln58_705" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'add' 'add_ln58_1558' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_5692 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1558, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'bitselect' 'tmp_5692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.75ns)   --->   "%add_ln58_2269 = add i16 %sext_ln58_2000, i16 %zext_ln17_724" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'add' 'add_ln58_2269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_5693 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2269, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'bitselect' 'tmp_5693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3765)   --->   "%xor_ln58_5018 = xor i1 %tmp_5692, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_5018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3765)   --->   "%and_ln58_2508 = and i1 %tmp_5693, i1 %xor_ln58_5018" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'and' 'and_ln58_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3764)   --->   "%xor_ln58_5019 = xor i1 %tmp_5693, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'xor' 'xor_ln58_5019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3764)   --->   "%and_ln58_2509 = and i1 %tmp_5692, i1 %xor_ln58_5019" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'and' 'and_ln58_2509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.12ns)   --->   "%xor_ln58_5020 = xor i1 %tmp_5692, i1 %tmp_5693" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_5020' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3765)   --->   "%xor_ln58_5021 = xor i1 %xor_ln58_5020, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'xor' 'xor_ln58_5021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3765)   --->   "%or_ln58_1253 = or i1 %and_ln58_2508, i1 %xor_ln58_5021" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'or' 'or_ln58_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3765)   --->   "%select_ln58_3763 = select i1 %xor_ln58_5020, i16 32767, i16 %add_ln58_2269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'select' 'select_ln58_3763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3764 = select i1 %and_ln58_2509, i16 32768, i16 %add_ln58_2269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'select' 'select_ln58_3764' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3765 = select i1 %or_ln58_1253, i16 %select_ln58_3763, i16 %select_ln58_3764" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'select' 'select_ln58_3765' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1560 = add i13 %add_ln58_2256, i13 %zext_ln17_726" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'add' 'add_ln58_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 824 [1/1] (0.75ns)   --->   "%add_ln58_1561 = add i14 %sext_ln58_1999, i14 %zext_ln17_728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'add' 'add_ln58_1561' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln58_2006 = sext i14 %add_ln58_1561" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'sext' 'sext_ln58_2006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln58_1563 = add i13 %add_ln58_1560, i13 %zext_ln17_741" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'add' 'add_ln58_1563' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln58_2008 = sext i13 %add_ln58_1563" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'sext' 'sext_ln58_2008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln58_2009 = sext i16 %select_ln58_3765" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'sext' 'sext_ln58_2009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln58_2010 = sext i11 %mult_1403" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'sext' 'sext_ln58_2010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.78ns)   --->   "%add_ln58_1564 = add i17 %sext_ln58_2009, i17 %sext_ln58_2010" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'add' 'add_ln58_1564' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_5698 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1564, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'bitselect' 'tmp_5698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.78ns)   --->   "%add_ln58_2272 = add i16 %select_ln58_3765, i16 %sext_ln17_627" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'add' 'add_ln58_2272' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_5699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2272, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'bitselect' 'tmp_5699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3774)   --->   "%xor_ln58_5030 = xor i1 %tmp_5698, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'xor' 'xor_ln58_5030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3774)   --->   "%and_ln58_2514 = and i1 %tmp_5699, i1 %xor_ln58_5030" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'and' 'and_ln58_2514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3773)   --->   "%xor_ln58_5031 = xor i1 %tmp_5699, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'xor' 'xor_ln58_5031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3773)   --->   "%and_ln58_2515 = and i1 %tmp_5698, i1 %xor_ln58_5031" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'and' 'and_ln58_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.12ns)   --->   "%xor_ln58_5032 = xor i1 %tmp_5698, i1 %tmp_5699" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'xor' 'xor_ln58_5032' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3774)   --->   "%xor_ln58_5033 = xor i1 %xor_ln58_5032, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_5033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3774)   --->   "%or_ln58_1256 = or i1 %and_ln58_2514, i1 %xor_ln58_5033" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'or' 'or_ln58_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3774)   --->   "%select_ln58_3772 = select i1 %xor_ln58_5032, i16 32767, i16 %add_ln58_2272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'select' 'select_ln58_3772' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3773 = select i1 %and_ln58_2515, i16 32768, i16 %add_ln58_2272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'select' 'select_ln58_3773' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3774 = select i1 %or_ln58_1256, i16 %select_ln58_3772, i16 %select_ln58_3773" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'select' 'select_ln58_3774' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln58_2011 = sext i13 %add_ln58_1563" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'sext' 'sext_ln58_2011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln58_2012 = sext i12 %mult_1404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'sext' 'sext_ln58_2012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.75ns)   --->   "%add_ln58_1565 = add i17 %sext_ln58_2011, i17 %sext_ln58_2012" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'add' 'add_ln58_1565' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_5700 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1565, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'bitselect' 'tmp_5700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.75ns)   --->   "%add_ln58_2273 = add i16 %sext_ln58_2008, i16 %sext_ln17_628" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'add' 'add_ln58_2273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_5701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2273, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'bitselect' 'tmp_5701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3777)   --->   "%xor_ln58_5034 = xor i1 %tmp_5700, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'xor' 'xor_ln58_5034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3777)   --->   "%and_ln58_2516 = and i1 %tmp_5701, i1 %xor_ln58_5034" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'and' 'and_ln58_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3776)   --->   "%xor_ln58_5035 = xor i1 %tmp_5701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'xor' 'xor_ln58_5035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3776)   --->   "%and_ln58_2517 = and i1 %tmp_5700, i1 %xor_ln58_5035" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'and' 'and_ln58_2517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.12ns)   --->   "%xor_ln58_5036 = xor i1 %tmp_5700, i1 %tmp_5701" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'xor' 'xor_ln58_5036' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3777)   --->   "%xor_ln58_5037 = xor i1 %xor_ln58_5036, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'xor' 'xor_ln58_5037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3777)   --->   "%or_ln58_1257 = or i1 %and_ln58_2516, i1 %xor_ln58_5037" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'or' 'or_ln58_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3777)   --->   "%select_ln58_3775 = select i1 %xor_ln58_5036, i16 32767, i16 %add_ln58_2273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'select' 'select_ln58_3775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3776 = select i1 %and_ln58_2517, i16 32768, i16 %add_ln58_2273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'select' 'select_ln58_3776' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3777 = select i1 %or_ln58_1257, i16 %select_ln58_3775, i16 %select_ln58_3776" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'select' 'select_ln58_3777' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln58_2014 = sext i14 %add_ln58_1561" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'sext' 'sext_ln58_2014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln58_2015 = sext i12 %mult_1406" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'sext' 'sext_ln58_2015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.76ns)   --->   "%add_ln58_1567 = add i17 %sext_ln58_2014, i17 %sext_ln58_2015" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'add' 'add_ln58_1567' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_5704 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1567, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'bitselect' 'tmp_5704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.76ns)   --->   "%add_ln58_2275 = add i16 %sext_ln58_2006, i16 %sext_ln17_629" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'add' 'add_ln58_2275' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_5705 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2275, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'bitselect' 'tmp_5705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3783)   --->   "%xor_ln58_5042 = xor i1 %tmp_5704, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'xor' 'xor_ln58_5042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3783)   --->   "%and_ln58_2520 = and i1 %tmp_5705, i1 %xor_ln58_5042" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'and' 'and_ln58_2520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3782)   --->   "%xor_ln58_5043 = xor i1 %tmp_5705, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'xor' 'xor_ln58_5043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3782)   --->   "%and_ln58_2521 = and i1 %tmp_5704, i1 %xor_ln58_5043" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'and' 'and_ln58_2521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.12ns)   --->   "%xor_ln58_5044 = xor i1 %tmp_5704, i1 %tmp_5705" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'xor' 'xor_ln58_5044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3783)   --->   "%xor_ln58_5045 = xor i1 %xor_ln58_5044, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'xor' 'xor_ln58_5045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3783)   --->   "%or_ln58_1259 = or i1 %and_ln58_2520, i1 %xor_ln58_5045" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'or' 'or_ln58_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3783)   --->   "%select_ln58_3781 = select i1 %xor_ln58_5044, i16 32767, i16 %add_ln58_2275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'select' 'select_ln58_3781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3782 = select i1 %and_ln58_2521, i16 32768, i16 %add_ln58_2275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'select' 'select_ln58_3782' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3783 = select i1 %or_ln58_1259, i16 %select_ln58_3781, i16 %select_ln58_3782" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'select' 'select_ln58_3783' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln58_2016 = sext i16 %select_ln58_3783" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'sext' 'sext_ln58_2016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln58_708 = zext i9 %mult_1407" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'zext' 'zext_ln58_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.78ns)   --->   "%add_ln58_1568 = add i17 %sext_ln58_2016, i17 %zext_ln58_708" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'add' 'add_ln58_1568' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_5706 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1568, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'bitselect' 'tmp_5706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.78ns)   --->   "%add_ln58_2276 = add i16 %select_ln58_3783, i16 %zext_ln17_730" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'add' 'add_ln58_2276' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_5707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2276, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'bitselect' 'tmp_5707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln58_2017 = sext i16 %select_ln58_3774" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'sext' 'sext_ln58_2017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln58_709 = zext i10 %mult_1408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'zext' 'zext_ln58_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.78ns)   --->   "%add_ln58_1569 = add i17 %sext_ln58_2017, i17 %zext_ln58_709" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'add' 'add_ln58_1569' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_5708 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1569, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'bitselect' 'tmp_5708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_2277 = add i16 %select_ln58_3774, i16 %zext_ln17_731" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_2277' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_5709 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2277, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_5709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.74ns)   --->   "%add_ln58_1570 = add i13 %sext_ln17_651, i13 %sext_ln58_2001" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'add' 'add_ln58_1570' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln58_2027 = sext i16 %select_ln58_3777" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'sext' 'sext_ln58_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln58_2028 = sext i11 %mult_1414" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'sext' 'sext_ln58_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.78ns)   --->   "%add_ln58_1575 = add i17 %sext_ln58_2027, i17 %sext_ln58_2028" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'add' 'add_ln58_1575' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_5718 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1575, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'bitselect' 'tmp_5718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.78ns)   --->   "%add_ln58_2282 = add i16 %select_ln58_3777, i16 %sext_ln17_635" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'add' 'add_ln58_2282' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_5719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2282, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'bitselect' 'tmp_5719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3804)   --->   "%xor_ln58_5070 = xor i1 %tmp_5718, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'xor' 'xor_ln58_5070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3804)   --->   "%and_ln58_2534 = and i1 %tmp_5719, i1 %xor_ln58_5070" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'and' 'and_ln58_2534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3803)   --->   "%xor_ln58_5071 = xor i1 %tmp_5719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'xor' 'xor_ln58_5071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3803)   --->   "%and_ln58_2535 = and i1 %tmp_5718, i1 %xor_ln58_5071" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'and' 'and_ln58_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.12ns)   --->   "%xor_ln58_5072 = xor i1 %tmp_5718, i1 %tmp_5719" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'xor' 'xor_ln58_5072' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3804)   --->   "%xor_ln58_5073 = xor i1 %xor_ln58_5072, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'xor' 'xor_ln58_5073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3804)   --->   "%or_ln58_1266 = or i1 %and_ln58_2534, i1 %xor_ln58_5073" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'or' 'or_ln58_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3804)   --->   "%select_ln58_3802 = select i1 %xor_ln58_5072, i16 32767, i16 %add_ln58_2282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'select' 'select_ln58_3802' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3803 = select i1 %and_ln58_2535, i16 32768, i16 %add_ln58_2282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'select' 'select_ln58_3803' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3804 = select i1 %or_ln58_1266, i16 %select_ln58_3802, i16 %select_ln58_3803" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'select' 'select_ln58_3804' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln58_2030 = sext i16 %select_ln58_3804" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'sext' 'sext_ln58_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln58_2031 = sext i11 %mult_1416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'sext' 'sext_ln58_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.78ns)   --->   "%add_ln58_1577 = add i17 %sext_ln58_2030, i17 %sext_ln58_2031" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'add' 'add_ln58_1577' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_5722 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1577, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'bitselect' 'tmp_5722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.78ns)   --->   "%add_ln58_2284 = add i16 %select_ln58_3804, i16 %sext_ln17_636" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_2284' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_5723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2284, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'bitselect' 'tmp_5723' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln17_626 = sext i12 %mult_1398" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 911 'sext' 'sext_ln17_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln17_727 = zext i12 %mult_1401" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 912 'zext' 'zext_ln17_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln17_729 = zext i12 %mult_1405" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 913 'zext' 'zext_ln17_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln17_631 = sext i12 %mult_1410" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 914 'sext' 'sext_ln17_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln17_632 = sext i12 %mult_1411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 915 'sext' 'sext_ln17_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln17_633 = sext i12 %mult_1412" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 916 'sext' 'sext_ln17_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln17_637 = sext i12 %mult_1417" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 917 'sext' 'sext_ln17_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln17_733 = zext i8 %mult_1418" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 918 'zext' 'zext_ln17_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln17_638 = sext i11 %mult_1419" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 919 'sext' 'sext_ln17_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln17_734 = zext i10 %mult_1420" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 920 'zext' 'zext_ln17_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln70_317 = zext i16 %data_24_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'zext' 'zext_ln70_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln70_318 = zext i16 %data_24_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'zext' 'zext_ln70_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (1.94ns)   --->   "%mul_ln73_1434 = mul i30 %zext_ln70_318, i30 8804" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'mul' 'mul_ln73_1434' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%trunc_ln42_1547 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1434, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'partselect' 'trunc_ln42_1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%tmp_5652 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1434, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'bitselect' 'tmp_5652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%tmp_5653 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1434, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'bitselect' 'tmp_5653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln42_2458 = trunc i30 %mul_ln73_1434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'trunc' 'trunc_ln42_2458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.80ns)   --->   "%icmp_ln42_1547 = icmp_ne  i20 %trunc_ln42_2458, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'icmp' 'icmp_ln42_1547' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%or_ln42_1547 = or i1 %tmp_5652, i1 %icmp_ln42_1547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'or' 'or_ln42_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%and_ln42_1547 = and i1 %or_ln42_1547, i1 %tmp_5653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'and' 'and_ln42_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node mult_1421)   --->   "%zext_ln42_1537 = zext i1 %and_ln42_1547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'zext' 'zext_ln42_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1421 = add i9 %trunc_ln42_1547, i9 %zext_ln42_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'add' 'mult_1421' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln17_735 = zext i9 %mult_1421" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 933 'zext' 'zext_ln17_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (1.94ns)   --->   "%mul_ln73_1435 = mul i31 %zext_ln70_317, i31 25263" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'mul' 'mul_ln73_1435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%trunc_ln42_1548 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1435, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'partselect' 'trunc_ln42_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%tmp_5654 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1435, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'bitselect' 'tmp_5654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%tmp_5655 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1435, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'bitselect' 'tmp_5655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln42_2459 = trunc i31 %mul_ln73_1435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'trunc' 'trunc_ln42_2459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.80ns)   --->   "%icmp_ln42_1548 = icmp_ne  i20 %trunc_ln42_2459, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'icmp' 'icmp_ln42_1548' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%or_ln42_1548 = or i1 %tmp_5654, i1 %icmp_ln42_1548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'or' 'or_ln42_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%and_ln42_1548 = and i1 %or_ln42_1548, i1 %tmp_5655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'and' 'and_ln42_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node mult_1422)   --->   "%zext_ln42_1538 = zext i1 %and_ln42_1548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'zext' 'zext_ln42_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1422 = add i10 %trunc_ln42_1548, i10 %zext_ln42_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'add' 'mult_1422' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln17_736 = zext i10 %mult_1422" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 944 'zext' 'zext_ln17_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (1.94ns)   --->   "%mul_ln73_1436 = mul i31 %zext_ln70_317, i31 2147474827" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'mul' 'mul_ln73_1436' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%trunc_ln42_2460 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1436, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'partselect' 'trunc_ln42_2460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%sext_ln42_745 = sext i10 %trunc_ln42_2460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'sext' 'sext_ln42_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%tmp_5656 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1436, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'bitselect' 'tmp_5656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%tmp_5657 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1436, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'bitselect' 'tmp_5657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln42_2461 = trunc i31 %mul_ln73_1436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'trunc' 'trunc_ln42_2461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.80ns)   --->   "%icmp_ln42_1549 = icmp_ne  i20 %trunc_ln42_2461, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'icmp' 'icmp_ln42_1549' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%or_ln42_1549 = or i1 %tmp_5656, i1 %icmp_ln42_1549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'or' 'or_ln42_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%and_ln42_1549 = and i1 %or_ln42_1549, i1 %tmp_5657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'and' 'and_ln42_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node mult_1423)   --->   "%zext_ln42_1539 = zext i1 %and_ln42_1549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'zext' 'zext_ln42_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1423 = add i11 %sext_ln42_745, i11 %zext_ln42_1539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'add' 'mult_1423' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln17_639 = sext i11 %mult_1423" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 956 'sext' 'sext_ln17_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%conv_i_i_25 = zext i16 %data_25_val_read"   --->   Operation 957 'zext' 'conv_i_i_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln70_319 = zext i16 %data_25_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'zext' 'zext_ln70_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln70_320 = zext i16 %data_25_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'zext' 'zext_ln70_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (1.94ns)   --->   "%mul_ln73_1437 = mul i31 %zext_ln70_320, i31 23507" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'mul' 'mul_ln73_1437' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%trunc_ln42_1550 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1437, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'partselect' 'trunc_ln42_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%tmp_5658 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1437, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'bitselect' 'tmp_5658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%tmp_5659 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1437, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'bitselect' 'tmp_5659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln42_2462 = trunc i31 %mul_ln73_1437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'trunc' 'trunc_ln42_2462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.80ns)   --->   "%icmp_ln42_1550 = icmp_ne  i20 %trunc_ln42_2462, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 965 'icmp' 'icmp_ln42_1550' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%or_ln42_1550 = or i1 %tmp_5658, i1 %icmp_ln42_1550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 966 'or' 'or_ln42_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%and_ln42_1550 = and i1 %or_ln42_1550, i1 %tmp_5659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 967 'and' 'and_ln42_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node mult_1424)   --->   "%zext_ln42_1540 = zext i1 %and_ln42_1550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 968 'zext' 'zext_ln42_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1424 = add i10 %trunc_ln42_1550, i10 %zext_ln42_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 969 'add' 'mult_1424' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_944 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_25_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 970 'bitconcatenate' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln73_251 = zext i31 %tmp_944" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 971 'zext' 'zext_ln73_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln73_55 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_85, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 972 'bitconcatenate' 'trunc_ln73_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln73_237 = zext i16 %data_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 973 'zext' 'zext_ln73_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.87ns)   --->   "%sub_ln73_84 = sub i32 %conv_i_i_25, i32 %zext_ln73_251" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 974 'sub' 'sub_ln73_84' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.81ns)   --->   "%sub_ln42_55 = sub i21 %zext_ln73_237, i21 %trunc_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 975 'sub' 'sub_ln42_55' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%trunc_ln42_1551 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_84, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 976 'partselect' 'trunc_ln42_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%sext_ln42_746 = sext i11 %trunc_ln42_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 977 'sext' 'sext_ln42_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%tmp_5660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_84, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 978 'bitselect' 'tmp_5660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%tmp_5661 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_55, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 979 'bitselect' 'tmp_5661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln42_2463 = trunc i32 %sub_ln73_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 980 'trunc' 'trunc_ln42_2463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.80ns)   --->   "%icmp_ln42_1551 = icmp_ne  i20 %trunc_ln42_2463, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 981 'icmp' 'icmp_ln42_1551' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%or_ln42_1551 = or i1 %tmp_5660, i1 %icmp_ln42_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 982 'or' 'or_ln42_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%and_ln42_1551 = and i1 %or_ln42_1551, i1 %tmp_5661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 983 'and' 'and_ln42_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node mult_1425)   --->   "%zext_ln42_1541 = zext i1 %and_ln42_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 984 'zext' 'zext_ln42_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 985 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1425 = add i12 %sext_ln42_746, i12 %zext_ln42_1541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 985 'add' 'mult_1425' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (1.94ns)   --->   "%mul_ln73_1438 = mul i30 %zext_ln70_319, i30 1073734671" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 986 'mul' 'mul_ln73_1438' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%trunc_ln42_2464 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1438, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 987 'partselect' 'trunc_ln42_2464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%sext_ln42_747 = sext i9 %trunc_ln42_2464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 988 'sext' 'sext_ln42_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%tmp_5662 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1438, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 989 'bitselect' 'tmp_5662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%tmp_5663 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1438, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 990 'bitselect' 'tmp_5663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln42_2465 = trunc i30 %mul_ln73_1438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 991 'trunc' 'trunc_ln42_2465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.80ns)   --->   "%icmp_ln42_1552 = icmp_ne  i20 %trunc_ln42_2465, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 992 'icmp' 'icmp_ln42_1552' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%or_ln42_1552 = or i1 %tmp_5662, i1 %icmp_ln42_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 993 'or' 'or_ln42_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%and_ln42_1552 = and i1 %or_ln42_1552, i1 %tmp_5663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 994 'and' 'and_ln42_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node mult_1426)   --->   "%zext_ln42_1542 = zext i1 %and_ln42_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 995 'zext' 'zext_ln42_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1426 = add i10 %sext_ln42_747, i10 %zext_ln42_1542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 996 'add' 'mult_1426' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln17_647 = sext i12 %mult_1432" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 997 'sext' 'sext_ln17_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3762)   --->   "%xor_ln58_5014 = xor i1 %tmp_5690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'xor' 'xor_ln58_5014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3762)   --->   "%and_ln58_2506 = and i1 %tmp_5691, i1 %xor_ln58_5014" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'and' 'and_ln58_2506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3761)   --->   "%xor_ln58_5015 = xor i1 %tmp_5691, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'xor' 'xor_ln58_5015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3761)   --->   "%and_ln58_2507 = and i1 %tmp_5690, i1 %xor_ln58_5015" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'and' 'and_ln58_2507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.12ns)   --->   "%xor_ln58_5016 = xor i1 %tmp_5690, i1 %tmp_5691" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'xor' 'xor_ln58_5016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3762)   --->   "%xor_ln58_5017 = xor i1 %xor_ln58_5016, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'xor' 'xor_ln58_5017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3762)   --->   "%or_ln58_1252 = or i1 %and_ln58_2506, i1 %xor_ln58_5017" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'or' 'or_ln58_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3762)   --->   "%select_ln58_3760 = select i1 %xor_ln58_5016, i16 32767, i16 %add_ln58_2268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'select' 'select_ln58_3760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3761 = select i1 %and_ln58_2507, i16 32768, i16 %add_ln58_2268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'select' 'select_ln58_3761' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3762 = select i1 %or_ln58_1252, i16 %select_ln58_3760, i16 %select_ln58_3761" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'select' 'select_ln58_3762' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln58_2004 = sext i16 %select_ln58_3762" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'sext' 'sext_ln58_2004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln58_2005 = sext i12 %mult_1398" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'sext' 'sext_ln58_2005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.78ns)   --->   "%add_ln58_1559 = add i17 %sext_ln58_2004, i17 %sext_ln58_2005" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'add' 'add_ln58_1559' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_5694 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1559, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'bitselect' 'tmp_5694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.78ns)   --->   "%add_ln58_2270 = add i16 %select_ln58_3762, i16 %sext_ln17_626" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'add' 'add_ln58_2270' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_5695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2270, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'bitselect' 'tmp_5695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3768)   --->   "%xor_ln58_5022 = xor i1 %tmp_5694, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'xor' 'xor_ln58_5022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3768)   --->   "%and_ln58_2510 = and i1 %tmp_5695, i1 %xor_ln58_5022" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'and' 'and_ln58_2510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3767)   --->   "%xor_ln58_5023 = xor i1 %tmp_5695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'xor' 'xor_ln58_5023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3767)   --->   "%and_ln58_2511 = and i1 %tmp_5694, i1 %xor_ln58_5023" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'and' 'and_ln58_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.12ns)   --->   "%xor_ln58_5024 = xor i1 %tmp_5694, i1 %tmp_5695" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'xor' 'xor_ln58_5024' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3768)   --->   "%xor_ln58_5025 = xor i1 %xor_ln58_5024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'xor' 'xor_ln58_5025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3768)   --->   "%or_ln58_1254 = or i1 %and_ln58_2510, i1 %xor_ln58_5025" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'or' 'or_ln58_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3768)   --->   "%select_ln58_3766 = select i1 %xor_ln58_5024, i16 32767, i16 %add_ln58_2270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'select' 'select_ln58_3766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3767 = select i1 %and_ln58_2511, i16 32768, i16 %add_ln58_2270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'select' 'select_ln58_3767' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3768 = select i1 %or_ln58_1254, i16 %select_ln58_3766, i16 %select_ln58_3767" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'select' 'select_ln58_3768' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln58_2007 = sext i16 %select_ln58_3768" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'sext' 'sext_ln58_2007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln58_706 = zext i12 %mult_1401" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'zext' 'zext_ln58_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.78ns)   --->   "%add_ln58_1562 = add i17 %sext_ln58_2007, i17 %zext_ln58_706" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'add' 'add_ln58_1562' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_5696 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1562, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'bitselect' 'tmp_5696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.78ns)   --->   "%add_ln58_2271 = add i16 %select_ln58_3768, i16 %zext_ln17_727" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'add' 'add_ln58_2271' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_5697 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2271, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'bitselect' 'tmp_5697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3771)   --->   "%xor_ln58_5026 = xor i1 %tmp_5696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'xor' 'xor_ln58_5026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3771)   --->   "%and_ln58_2512 = and i1 %tmp_5697, i1 %xor_ln58_5026" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'and' 'and_ln58_2512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3770)   --->   "%xor_ln58_5027 = xor i1 %tmp_5697, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'xor' 'xor_ln58_5027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3770)   --->   "%and_ln58_2513 = and i1 %tmp_5696, i1 %xor_ln58_5027" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'and' 'and_ln58_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.12ns)   --->   "%xor_ln58_5028 = xor i1 %tmp_5696, i1 %tmp_5697" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'xor' 'xor_ln58_5028' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3771)   --->   "%xor_ln58_5029 = xor i1 %xor_ln58_5028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'xor' 'xor_ln58_5029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3771)   --->   "%or_ln58_1255 = or i1 %and_ln58_2512, i1 %xor_ln58_5029" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'or' 'or_ln58_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3771)   --->   "%select_ln58_3769 = select i1 %xor_ln58_5028, i16 32767, i16 %add_ln58_2271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'select' 'select_ln58_3769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3770 = select i1 %and_ln58_2513, i16 32768, i16 %add_ln58_2271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'select' 'select_ln58_3770' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3771 = select i1 %or_ln58_1255, i16 %select_ln58_3769, i16 %select_ln58_3770" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'select' 'select_ln58_3771' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln58_2013 = sext i16 %select_ln58_3771" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'sext' 'sext_ln58_2013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln58_707 = zext i12 %mult_1405" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'zext' 'zext_ln58_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (0.78ns)   --->   "%add_ln58_1566 = add i17 %sext_ln58_2013, i17 %zext_ln58_707" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'add' 'add_ln58_1566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_5702 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1566, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'bitselect' 'tmp_5702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.78ns)   --->   "%add_ln58_2274 = add i16 %select_ln58_3771, i16 %zext_ln17_729" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'add' 'add_ln58_2274' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_5703 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2274, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'bitselect' 'tmp_5703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3780)   --->   "%xor_ln58_5038 = xor i1 %tmp_5702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'xor' 'xor_ln58_5038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3780)   --->   "%and_ln58_2518 = and i1 %tmp_5703, i1 %xor_ln58_5038" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'and' 'and_ln58_2518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3779)   --->   "%xor_ln58_5039 = xor i1 %tmp_5703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'xor' 'xor_ln58_5039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3779)   --->   "%and_ln58_2519 = and i1 %tmp_5702, i1 %xor_ln58_5039" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'and' 'and_ln58_2519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.12ns)   --->   "%xor_ln58_5040 = xor i1 %tmp_5702, i1 %tmp_5703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'xor' 'xor_ln58_5040' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3780)   --->   "%xor_ln58_5041 = xor i1 %xor_ln58_5040, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'xor' 'xor_ln58_5041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3780)   --->   "%or_ln58_1258 = or i1 %and_ln58_2518, i1 %xor_ln58_5041" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'or' 'or_ln58_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3780)   --->   "%select_ln58_3778 = select i1 %xor_ln58_5040, i16 32767, i16 %add_ln58_2274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'select' 'select_ln58_3778' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3779 = select i1 %and_ln58_2519, i16 32768, i16 %add_ln58_2274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'select' 'select_ln58_3779' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3780 = select i1 %or_ln58_1258, i16 %select_ln58_3778, i16 %select_ln58_3779" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'select' 'select_ln58_3780' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3786)   --->   "%xor_ln58_5046 = xor i1 %tmp_5706, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'xor' 'xor_ln58_5046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3786)   --->   "%and_ln58_2522 = and i1 %tmp_5707, i1 %xor_ln58_5046" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'and' 'and_ln58_2522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3785)   --->   "%xor_ln58_5047 = xor i1 %tmp_5707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'xor' 'xor_ln58_5047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3785)   --->   "%and_ln58_2523 = and i1 %tmp_5706, i1 %xor_ln58_5047" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'and' 'and_ln58_2523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.12ns)   --->   "%xor_ln58_5048 = xor i1 %tmp_5706, i1 %tmp_5707" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'xor' 'xor_ln58_5048' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3786)   --->   "%xor_ln58_5049 = xor i1 %xor_ln58_5048, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'xor' 'xor_ln58_5049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3786)   --->   "%or_ln58_1260 = or i1 %and_ln58_2522, i1 %xor_ln58_5049" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'or' 'or_ln58_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3786)   --->   "%select_ln58_3784 = select i1 %xor_ln58_5048, i16 32767, i16 %add_ln58_2276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'select' 'select_ln58_3784' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3785 = select i1 %and_ln58_2523, i16 32768, i16 %add_ln58_2276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'select' 'select_ln58_3785' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3786 = select i1 %or_ln58_1260, i16 %select_ln58_3784, i16 %select_ln58_3785" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'select' 'select_ln58_3786' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3789)   --->   "%xor_ln58_5050 = xor i1 %tmp_5708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'xor' 'xor_ln58_5050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3789)   --->   "%and_ln58_2524 = and i1 %tmp_5709, i1 %xor_ln58_5050" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'and' 'and_ln58_2524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3788)   --->   "%xor_ln58_5051 = xor i1 %tmp_5709, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'xor' 'xor_ln58_5051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3788)   --->   "%and_ln58_2525 = and i1 %tmp_5708, i1 %xor_ln58_5051" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'and' 'and_ln58_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.12ns)   --->   "%xor_ln58_5052 = xor i1 %tmp_5708, i1 %tmp_5709" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'xor' 'xor_ln58_5052' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3789)   --->   "%xor_ln58_5053 = xor i1 %xor_ln58_5052, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'xor' 'xor_ln58_5053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3789)   --->   "%or_ln58_1261 = or i1 %and_ln58_2524, i1 %xor_ln58_5053" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'or' 'or_ln58_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3789)   --->   "%select_ln58_3787 = select i1 %xor_ln58_5052, i16 32767, i16 %add_ln58_2277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'select' 'select_ln58_3787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3788 = select i1 %and_ln58_2525, i16 32768, i16 %add_ln58_2277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'select' 'select_ln58_3788' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3789 = select i1 %or_ln58_1261, i16 %select_ln58_3787, i16 %select_ln58_3788" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'select' 'select_ln58_3789' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln58_2018 = sext i13 %add_ln58_1570" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'sext' 'sext_ln58_2018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln58_2019 = sext i16 %select_ln58_3789" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'sext' 'sext_ln58_2019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln58_2020 = sext i12 %mult_1410" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'sext' 'sext_ln58_2020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.78ns)   --->   "%add_ln58_1571 = add i17 %sext_ln58_2019, i17 %sext_ln58_2020" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'add' 'add_ln58_1571' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_5710 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1571, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'bitselect' 'tmp_5710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.78ns)   --->   "%add_ln58_2278 = add i16 %select_ln58_3789, i16 %sext_ln17_631" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'add' 'add_ln58_2278' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_5711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2278, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'bitselect' 'tmp_5711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3792)   --->   "%xor_ln58_5054 = xor i1 %tmp_5710, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'xor' 'xor_ln58_5054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3792)   --->   "%and_ln58_2526 = and i1 %tmp_5711, i1 %xor_ln58_5054" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'and' 'and_ln58_2526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3791)   --->   "%xor_ln58_5055 = xor i1 %tmp_5711, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'xor' 'xor_ln58_5055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3791)   --->   "%and_ln58_2527 = and i1 %tmp_5710, i1 %xor_ln58_5055" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'and' 'and_ln58_2527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.12ns)   --->   "%xor_ln58_5056 = xor i1 %tmp_5710, i1 %tmp_5711" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'xor' 'xor_ln58_5056' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3792)   --->   "%xor_ln58_5057 = xor i1 %xor_ln58_5056, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'xor' 'xor_ln58_5057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3792)   --->   "%or_ln58_1262 = or i1 %and_ln58_2526, i1 %xor_ln58_5057" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'or' 'or_ln58_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3792)   --->   "%select_ln58_3790 = select i1 %xor_ln58_5056, i16 32767, i16 %add_ln58_2278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'select' 'select_ln58_3790' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3791 = select i1 %and_ln58_2527, i16 32768, i16 %add_ln58_2278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'select' 'select_ln58_3791' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3792 = select i1 %or_ln58_1262, i16 %select_ln58_3790, i16 %select_ln58_3791" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'select' 'select_ln58_3792' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln58_2021 = sext i13 %add_ln58_1570" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'sext' 'sext_ln58_2021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln58_2022 = sext i12 %mult_1411" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'sext' 'sext_ln58_2022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.75ns)   --->   "%add_ln58_1572 = add i17 %sext_ln58_2021, i17 %sext_ln58_2022" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'add' 'add_ln58_1572' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_5712 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1572, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'bitselect' 'tmp_5712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.75ns)   --->   "%add_ln58_2279 = add i16 %sext_ln58_2018, i16 %sext_ln17_632" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'add' 'add_ln58_2279' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_5713 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2279, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'bitselect' 'tmp_5713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3795)   --->   "%xor_ln58_5058 = xor i1 %tmp_5712, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1099 'xor' 'xor_ln58_5058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3795)   --->   "%and_ln58_2528 = and i1 %tmp_5713, i1 %xor_ln58_5058" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1100 'and' 'and_ln58_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3794)   --->   "%xor_ln58_5059 = xor i1 %tmp_5713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'xor' 'xor_ln58_5059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3794)   --->   "%and_ln58_2529 = and i1 %tmp_5712, i1 %xor_ln58_5059" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'and' 'and_ln58_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln58_5060 = xor i1 %tmp_5712, i1 %tmp_5713" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'xor' 'xor_ln58_5060' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3795)   --->   "%xor_ln58_5061 = xor i1 %xor_ln58_5060, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'xor' 'xor_ln58_5061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3795)   --->   "%or_ln58_1263 = or i1 %and_ln58_2528, i1 %xor_ln58_5061" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'or' 'or_ln58_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3795)   --->   "%select_ln58_3793 = select i1 %xor_ln58_5060, i16 32767, i16 %add_ln58_2279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'select' 'select_ln58_3793' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3794 = select i1 %and_ln58_2529, i16 32768, i16 %add_ln58_2279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'select' 'select_ln58_3794' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3795 = select i1 %or_ln58_1263, i16 %select_ln58_3793, i16 %select_ln58_3794" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'select' 'select_ln58_3795' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln58_2023 = sext i16 %select_ln58_3786" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'sext' 'sext_ln58_2023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln58_2024 = sext i12 %mult_1412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'sext' 'sext_ln58_2024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.78ns)   --->   "%add_ln58_1573 = add i17 %sext_ln58_2023, i17 %sext_ln58_2024" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'add' 'add_ln58_1573' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_5714 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1573, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'bitselect' 'tmp_5714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.78ns)   --->   "%add_ln58_2280 = add i16 %select_ln58_3786, i16 %sext_ln17_633" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'add' 'add_ln58_2280' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_5715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2280, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'bitselect' 'tmp_5715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3798)   --->   "%xor_ln58_5062 = xor i1 %tmp_5714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'xor' 'xor_ln58_5062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3798)   --->   "%and_ln58_2530 = and i1 %tmp_5715, i1 %xor_ln58_5062" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'and' 'and_ln58_2530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3797)   --->   "%xor_ln58_5063 = xor i1 %tmp_5715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'xor' 'xor_ln58_5063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3797)   --->   "%and_ln58_2531 = and i1 %tmp_5714, i1 %xor_ln58_5063" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'and' 'and_ln58_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln58_5064 = xor i1 %tmp_5714, i1 %tmp_5715" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'xor' 'xor_ln58_5064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3798)   --->   "%xor_ln58_5065 = xor i1 %xor_ln58_5064, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'xor' 'xor_ln58_5065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3798)   --->   "%or_ln58_1264 = or i1 %and_ln58_2530, i1 %xor_ln58_5065" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'or' 'or_ln58_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3798)   --->   "%select_ln58_3796 = select i1 %xor_ln58_5064, i16 32767, i16 %add_ln58_2280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'select' 'select_ln58_3796' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3797 = select i1 %and_ln58_2531, i16 32768, i16 %add_ln58_2280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'select' 'select_ln58_3797' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3798 = select i1 %or_ln58_1264, i16 %select_ln58_3796, i16 %select_ln58_3797" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'select' 'select_ln58_3798' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3810)   --->   "%xor_ln58_5078 = xor i1 %tmp_5722, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'xor' 'xor_ln58_5078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3810)   --->   "%and_ln58_2538 = and i1 %tmp_5723, i1 %xor_ln58_5078" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'and' 'and_ln58_2538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3809)   --->   "%xor_ln58_5079 = xor i1 %tmp_5723, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'xor' 'xor_ln58_5079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3809)   --->   "%and_ln58_2539 = and i1 %tmp_5722, i1 %xor_ln58_5079" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'and' 'and_ln58_2539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.12ns)   --->   "%xor_ln58_5080 = xor i1 %tmp_5722, i1 %tmp_5723" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'xor' 'xor_ln58_5080' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3810)   --->   "%xor_ln58_5081 = xor i1 %xor_ln58_5080, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'xor' 'xor_ln58_5081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3810)   --->   "%or_ln58_1268 = or i1 %and_ln58_2538, i1 %xor_ln58_5081" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'or' 'or_ln58_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3810)   --->   "%select_ln58_3808 = select i1 %xor_ln58_5080, i16 32767, i16 %add_ln58_2284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'select' 'select_ln58_3808' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3809 = select i1 %and_ln58_2539, i16 32768, i16 %add_ln58_2284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'select' 'select_ln58_3809' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3810 = select i1 %or_ln58_1268, i16 %select_ln58_3808, i16 %select_ln58_3809" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'select' 'select_ln58_3810' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln58_2032 = sext i16 %select_ln58_3798" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'sext' 'sext_ln58_2032' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln58_2033 = sext i12 %mult_1417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'sext' 'sext_ln58_2033' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.78ns)   --->   "%add_ln58_1578 = add i17 %sext_ln58_2032, i17 %sext_ln58_2033" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'add' 'add_ln58_1578' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_5724 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1578, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'bitselect' 'tmp_5724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.78ns)   --->   "%add_ln58_2285 = add i16 %select_ln58_3798, i16 %sext_ln17_637" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'add' 'add_ln58_2285' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_5725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2285, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'bitselect' 'tmp_5725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3813)   --->   "%xor_ln58_5082 = xor i1 %tmp_5724, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'xor' 'xor_ln58_5082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3813)   --->   "%and_ln58_2540 = and i1 %tmp_5725, i1 %xor_ln58_5082" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'and' 'and_ln58_2540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3812)   --->   "%xor_ln58_5083 = xor i1 %tmp_5725, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'xor' 'xor_ln58_5083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3812)   --->   "%and_ln58_2541 = and i1 %tmp_5724, i1 %xor_ln58_5083" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'and' 'and_ln58_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.12ns)   --->   "%xor_ln58_5084 = xor i1 %tmp_5724, i1 %tmp_5725" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'xor' 'xor_ln58_5084' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3813)   --->   "%xor_ln58_5085 = xor i1 %xor_ln58_5084, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'xor' 'xor_ln58_5085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3813)   --->   "%or_ln58_1269 = or i1 %and_ln58_2540, i1 %xor_ln58_5085" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'or' 'or_ln58_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3813)   --->   "%select_ln58_3811 = select i1 %xor_ln58_5084, i16 32767, i16 %add_ln58_2285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'select' 'select_ln58_3811' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3812 = select i1 %and_ln58_2541, i16 32768, i16 %add_ln58_2285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'select' 'select_ln58_3812' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3813 = select i1 %or_ln58_1269, i16 %select_ln58_3811, i16 %select_ln58_3812" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'select' 'select_ln58_3813' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln58_2034 = sext i16 %select_ln58_3810" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'sext' 'sext_ln58_2034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln58_711 = zext i8 %mult_1418" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'zext' 'zext_ln58_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.78ns)   --->   "%add_ln58_1579 = add i17 %sext_ln58_2034, i17 %zext_ln58_711" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'add' 'add_ln58_1579' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_5726 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1579, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'bitselect' 'tmp_5726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.78ns)   --->   "%add_ln58_2286 = add i16 %select_ln58_3810, i16 %zext_ln17_733" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'add' 'add_ln58_2286' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_5727 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2286, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'bitselect' 'tmp_5727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3816)   --->   "%xor_ln58_5086 = xor i1 %tmp_5726, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'xor' 'xor_ln58_5086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3816)   --->   "%and_ln58_2542 = and i1 %tmp_5727, i1 %xor_ln58_5086" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'and' 'and_ln58_2542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3815)   --->   "%xor_ln58_5087 = xor i1 %tmp_5727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'xor' 'xor_ln58_5087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3815)   --->   "%and_ln58_2543 = and i1 %tmp_5726, i1 %xor_ln58_5087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'and' 'and_ln58_2543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.12ns)   --->   "%xor_ln58_5088 = xor i1 %tmp_5726, i1 %tmp_5727" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'xor' 'xor_ln58_5088' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3816)   --->   "%xor_ln58_5089 = xor i1 %xor_ln58_5088, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'xor' 'xor_ln58_5089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3816)   --->   "%or_ln58_1270 = or i1 %and_ln58_2542, i1 %xor_ln58_5089" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'or' 'or_ln58_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3816)   --->   "%select_ln58_3814 = select i1 %xor_ln58_5088, i16 32767, i16 %add_ln58_2286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'select' 'select_ln58_3814' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3815 = select i1 %and_ln58_2543, i16 32768, i16 %add_ln58_2286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'select' 'select_ln58_3815' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1166 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3816 = select i1 %or_ln58_1270, i16 %select_ln58_3814, i16 %select_ln58_3815" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'select' 'select_ln58_3816' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln58_2035 = sext i16 %select_ln58_3792" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'sext' 'sext_ln58_2035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln58_2036 = sext i11 %mult_1419" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'sext' 'sext_ln58_2036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.78ns)   --->   "%add_ln58_1580 = add i17 %sext_ln58_2035, i17 %sext_ln58_2036" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'add' 'add_ln58_1580' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_5728 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1580, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'bitselect' 'tmp_5728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (0.78ns)   --->   "%add_ln58_2287 = add i16 %select_ln58_3792, i16 %sext_ln17_638" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'add' 'add_ln58_2287' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_5729 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2287, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'bitselect' 'tmp_5729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3819)   --->   "%xor_ln58_5090 = xor i1 %tmp_5728, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'xor' 'xor_ln58_5090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3819)   --->   "%and_ln58_2544 = and i1 %tmp_5729, i1 %xor_ln58_5090" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'and' 'and_ln58_2544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3818)   --->   "%xor_ln58_5091 = xor i1 %tmp_5729, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'xor' 'xor_ln58_5091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3818)   --->   "%and_ln58_2545 = and i1 %tmp_5728, i1 %xor_ln58_5091" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'and' 'and_ln58_2545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [1/1] (0.12ns)   --->   "%xor_ln58_5092 = xor i1 %tmp_5728, i1 %tmp_5729" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'xor' 'xor_ln58_5092' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3819)   --->   "%xor_ln58_5093 = xor i1 %xor_ln58_5092, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'xor' 'xor_ln58_5093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3819)   --->   "%or_ln58_1271 = or i1 %and_ln58_2544, i1 %xor_ln58_5093" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'or' 'or_ln58_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3819)   --->   "%select_ln58_3817 = select i1 %xor_ln58_5092, i16 32767, i16 %add_ln58_2287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'select' 'select_ln58_3817' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3818 = select i1 %and_ln58_2545, i16 32768, i16 %add_ln58_2287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'select' 'select_ln58_3818' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3819 = select i1 %or_ln58_1271, i16 %select_ln58_3817, i16 %select_ln58_3818" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'select' 'select_ln58_3819' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln58_2037 = sext i16 %select_ln58_3816" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'sext' 'sext_ln58_2037' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln58_712 = zext i10 %mult_1420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'zext' 'zext_ln58_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.78ns)   --->   "%add_ln58_1581 = add i17 %sext_ln58_2037, i17 %zext_ln58_712" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'add' 'add_ln58_1581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_5730 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1581, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_5730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.78ns)   --->   "%add_ln58_2288 = add i16 %select_ln58_3816, i16 %zext_ln17_734" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'add' 'add_ln58_2288' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_5731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2288, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'bitselect' 'tmp_5731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3822)   --->   "%xor_ln58_5094 = xor i1 %tmp_5730, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'xor' 'xor_ln58_5094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3822)   --->   "%and_ln58_2546 = and i1 %tmp_5731, i1 %xor_ln58_5094" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'and' 'and_ln58_2546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3821)   --->   "%xor_ln58_5095 = xor i1 %tmp_5731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'xor' 'xor_ln58_5095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3821)   --->   "%and_ln58_2547 = and i1 %tmp_5730, i1 %xor_ln58_5095" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'and' 'and_ln58_2547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.12ns)   --->   "%xor_ln58_5096 = xor i1 %tmp_5730, i1 %tmp_5731" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1193 'xor' 'xor_ln58_5096' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3822)   --->   "%xor_ln58_5097 = xor i1 %xor_ln58_5096, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1194 'xor' 'xor_ln58_5097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3822)   --->   "%or_ln58_1272 = or i1 %and_ln58_2546, i1 %xor_ln58_5097" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'or' 'or_ln58_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3822)   --->   "%select_ln58_3820 = select i1 %xor_ln58_5096, i16 32767, i16 %add_ln58_2288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'select' 'select_ln58_3820' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3821 = select i1 %and_ln58_2547, i16 32768, i16 %add_ln58_2288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1197 'select' 'select_ln58_3821' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3822 = select i1 %or_ln58_1272, i16 %select_ln58_3820, i16 %select_ln58_3821" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1198 'select' 'select_ln58_3822' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln58_2038 = sext i16 %select_ln58_3813" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1199 'sext' 'sext_ln58_2038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln58_713 = zext i9 %mult_1421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1200 'zext' 'zext_ln58_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.78ns)   --->   "%add_ln58_1582 = add i17 %sext_ln58_2038, i17 %zext_ln58_713" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1201 'add' 'add_ln58_1582' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_5732 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1582, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1202 'bitselect' 'tmp_5732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.78ns)   --->   "%add_ln58_2289 = add i16 %select_ln58_3813, i16 %zext_ln17_735" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1203 'add' 'add_ln58_2289' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_5733 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2289, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1204 'bitselect' 'tmp_5733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln58_2039 = sext i16 %select_ln58_3795" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1205 'sext' 'sext_ln58_2039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln58_714 = zext i10 %mult_1422" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1206 'zext' 'zext_ln58_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.78ns)   --->   "%add_ln58_1583 = add i17 %sext_ln58_2039, i17 %zext_ln58_714" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1207 'add' 'add_ln58_1583' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_5734 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1583, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1208 'bitselect' 'tmp_5734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.78ns)   --->   "%add_ln58_2290 = add i16 %select_ln58_3795, i16 %zext_ln17_736" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1209 'add' 'add_ln58_2290' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_5735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2290, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1210 'bitselect' 'tmp_5735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln58_2040 = sext i16 %select_ln58_3822" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1211 'sext' 'sext_ln58_2040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln58_2041 = sext i11 %mult_1423" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1212 'sext' 'sext_ln58_2041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.78ns)   --->   "%add_ln58_1584 = add i17 %sext_ln58_2040, i17 %sext_ln58_2041" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1213 'add' 'add_ln58_1584' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_5736 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1584, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1214 'bitselect' 'tmp_5736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.78ns)   --->   "%add_ln58_2291 = add i16 %select_ln58_3822, i16 %sext_ln17_639" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1215 'add' 'add_ln58_2291' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_5737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2291, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1216 'bitselect' 'tmp_5737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln58_2057 = sext i16 %select_ln58_3819" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1217 'sext' 'sext_ln58_2057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln58_2058 = sext i12 %mult_1432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1218 'sext' 'sext_ln58_2058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.78ns)   --->   "%add_ln58_1593 = add i17 %sext_ln58_2057, i17 %sext_ln58_2058" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1219 'add' 'add_ln58_1593' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_5754 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1593, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1220 'bitselect' 'tmp_5754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.78ns)   --->   "%add_ln58_2300 = add i16 %select_ln58_3819, i16 %sext_ln17_647" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1221 'add' 'add_ln58_2300' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_5755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2300, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1222 'bitselect' 'tmp_5755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3858)   --->   "%xor_ln58_5142 = xor i1 %tmp_5754, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1223 'xor' 'xor_ln58_5142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3858)   --->   "%and_ln58_2570 = and i1 %tmp_5755, i1 %xor_ln58_5142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1224 'and' 'and_ln58_2570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3857)   --->   "%xor_ln58_5143 = xor i1 %tmp_5755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1225 'xor' 'xor_ln58_5143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3857)   --->   "%and_ln58_2571 = and i1 %tmp_5754, i1 %xor_ln58_5143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1226 'and' 'and_ln58_2571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.12ns)   --->   "%xor_ln58_5144 = xor i1 %tmp_5754, i1 %tmp_5755" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1227 'xor' 'xor_ln58_5144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3858)   --->   "%xor_ln58_5145 = xor i1 %xor_ln58_5144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1228 'xor' 'xor_ln58_5145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3858)   --->   "%or_ln58_1284 = or i1 %and_ln58_2570, i1 %xor_ln58_5145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1229 'or' 'or_ln58_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3858)   --->   "%select_ln58_3856 = select i1 %xor_ln58_5144, i16 32767, i16 %add_ln58_2300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1230 'select' 'select_ln58_3856' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3857 = select i1 %and_ln58_2571, i16 32768, i16 %add_ln58_2300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1231 'select' 'select_ln58_3857' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3858 = select i1 %or_ln58_1284, i16 %select_ln58_3856, i16 %select_ln58_3857" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1232 'select' 'select_ln58_3858' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln17_634 = sext i12 %mult_1413" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1233 'sext' 'sext_ln17_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln17_732 = zext i9 %mult_1415" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'zext' 'zext_ln17_732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln17_737 = zext i10 %mult_1424" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1235 'zext' 'zext_ln17_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln17_640 = sext i12 %mult_1425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1236 'sext' 'sext_ln17_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_641 = sext i10 %mult_1426" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1237 'sext' 'sext_ln17_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln17_642 = sext i12 %mult_1427" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1238 'sext' 'sext_ln17_642' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln17_643 = sext i8 %mult_1428" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1239 'sext' 'sext_ln17_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.00ns)   --->   "%conv_i_i_28 = zext i16 %data_28_val_read"   --->   Operation 1240 'zext' 'conv_i_i_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (1.94ns)   --->   "%mul_ln73_1440 = mul i32 %conv_i_i_28, i32 4294948723" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1241 'mul' 'mul_ln73_1440' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%trunc_ln42_1556 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1440, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1242 'partselect' 'trunc_ln42_1556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%sext_ln42_751 = sext i11 %trunc_ln42_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1243 'sext' 'sext_ln42_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%tmp_5670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1440, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1244 'bitselect' 'tmp_5670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%tmp_5671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1440, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1245 'bitselect' 'tmp_5671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln42_2470 = trunc i32 %mul_ln73_1440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1246 'trunc' 'trunc_ln42_2470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (0.80ns)   --->   "%icmp_ln42_1556 = icmp_ne  i20 %trunc_ln42_2470, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1247 'icmp' 'icmp_ln42_1556' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%or_ln42_1556 = or i1 %tmp_5670, i1 %icmp_ln42_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1248 'or' 'or_ln42_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%and_ln42_1556 = and i1 %or_ln42_1556, i1 %tmp_5671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1249 'and' 'and_ln42_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node mult_1430)   --->   "%zext_ln42_1546 = zext i1 %and_ln42_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1250 'zext' 'zext_ln42_1546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1430 = add i12 %sext_ln42_751, i12 %zext_ln42_1546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1251 'add' 'mult_1430' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_645 = sext i12 %mult_1430" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1252 'sext' 'sext_ln17_645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_947 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_28_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1253 'bitconcatenate' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln73_254 = zext i31 %tmp_947" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1254 'zext' 'zext_ln73_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln73_58 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_88, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1255 'bitconcatenate' 'trunc_ln73_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln73_240 = zext i16 %data_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1256 'zext' 'zext_ln73_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.87ns)   --->   "%sub_ln73_87 = sub i32 %conv_i_i_28, i32 %zext_ln73_254" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1257 'sub' 'sub_ln73_87' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.81ns)   --->   "%sub_ln42_58 = sub i21 %zext_ln73_240, i21 %trunc_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1258 'sub' 'sub_ln42_58' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%trunc_ln42_1557 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_87, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1259 'partselect' 'trunc_ln42_1557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%sext_ln42_752 = sext i11 %trunc_ln42_1557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1260 'sext' 'sext_ln42_752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%tmp_5672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_87, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1261 'bitselect' 'tmp_5672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%tmp_5673 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_58, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1262 'bitselect' 'tmp_5673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln42_2471 = trunc i32 %sub_ln73_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1263 'trunc' 'trunc_ln42_2471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.80ns)   --->   "%icmp_ln42_1557 = icmp_ne  i20 %trunc_ln42_2471, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1264 'icmp' 'icmp_ln42_1557' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%or_ln42_1557 = or i1 %tmp_5672, i1 %icmp_ln42_1557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1265 'or' 'or_ln42_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%and_ln42_1557 = and i1 %or_ln42_1557, i1 %tmp_5673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1266 'and' 'and_ln42_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node mult_1431)   --->   "%zext_ln42_1547 = zext i1 %and_ln42_1557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1267 'zext' 'zext_ln42_1547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1431 = add i12 %sext_ln42_752, i12 %zext_ln42_1547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1268 'add' 'mult_1431' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1269 [1/1] (0.00ns)   --->   "%conv_i_i_30 = zext i16 %data_30_val_read"   --->   Operation 1269 'zext' 'conv_i_i_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln70_322 = zext i16 %data_30_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1270 'zext' 'zext_ln70_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln70_323 = zext i16 %data_30_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1271 'zext' 'zext_ln70_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [1/1] (1.94ns)   --->   "%mul_ln73_1442 = mul i29 %zext_ln70_323, i29 536868671" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1272 'mul' 'mul_ln73_1442' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%trunc_ln42_2473 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1442, i32 21, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1273 'partselect' 'trunc_ln42_2473' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%sext_ln42_754 = sext i8 %trunc_ln42_2473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1274 'sext' 'sext_ln42_754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%tmp_5676 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1442, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1275 'bitselect' 'tmp_5676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%tmp_5677 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1442, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1276 'bitselect' 'tmp_5677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln42_2474 = trunc i29 %mul_ln73_1442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1277 'trunc' 'trunc_ln42_2474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.80ns)   --->   "%icmp_ln42_1559 = icmp_ne  i20 %trunc_ln42_2474, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1278 'icmp' 'icmp_ln42_1559' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%or_ln42_1559 = or i1 %tmp_5676, i1 %icmp_ln42_1559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1279 'or' 'or_ln42_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%and_ln42_1559 = and i1 %or_ln42_1559, i1 %tmp_5677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1280 'and' 'and_ln42_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node mult_1433)   --->   "%zext_ln42_1549 = zext i1 %and_ln42_1559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1281 'zext' 'zext_ln42_1549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.70ns) (out node of the LUT)   --->   "%mult_1433 = add i9 %sext_ln42_754, i9 %zext_ln42_1549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1282 'add' 'mult_1433' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%shl_ln73_39 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_30_val_read, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1283 'bitconcatenate' 'shl_ln73_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln73_241 = zext i31 %shl_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1284 'zext' 'zext_ln73_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (0.87ns)   --->   "%sub_ln73_54 = sub i32 %zext_ln73_241, i32 %conv_i_i_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1285 'sub' 'sub_ln73_54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%trunc_ln42_1560 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_54, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1286 'partselect' 'trunc_ln42_1560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%zext_ln42_1550 = zext i11 %trunc_ln42_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1287 'zext' 'zext_ln42_1550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%tmp_5678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_54, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1288 'bitselect' 'tmp_5678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%tmp_5679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_54, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1289 'bitselect' 'tmp_5679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln42_2475 = trunc i32 %sub_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1290 'trunc' 'trunc_ln42_2475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.80ns)   --->   "%icmp_ln42_1560 = icmp_ne  i20 %trunc_ln42_2475, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1291 'icmp' 'icmp_ln42_1560' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%or_ln42_1560 = or i1 %tmp_5678, i1 %icmp_ln42_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1292 'or' 'or_ln42_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%and_ln42_1560 = and i1 %or_ln42_1560, i1 %tmp_5679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1293 'and' 'and_ln42_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node mult_1434)   --->   "%zext_ln42_1551 = zext i1 %and_ln42_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1294 'zext' 'zext_ln42_1551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1434 = add i12 %zext_ln42_1550, i12 %zext_ln42_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1295 'add' 'mult_1434' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (1.94ns)   --->   "%mul_ln73_1443 = mul i31 %zext_ln70_322, i31 20609" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1296 'mul' 'mul_ln73_1443' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%trunc_ln42_1561 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1443, i32 21, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'partselect' 'trunc_ln42_1561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%tmp_5680 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1443, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1298 'bitselect' 'tmp_5680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%tmp_5681 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1443, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1299 'bitselect' 'tmp_5681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln42_2476 = trunc i31 %mul_ln73_1443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1300 'trunc' 'trunc_ln42_2476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.80ns)   --->   "%icmp_ln42_1561 = icmp_ne  i20 %trunc_ln42_2476, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1301 'icmp' 'icmp_ln42_1561' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%or_ln42_1561 = or i1 %tmp_5680, i1 %icmp_ln42_1561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1302 'or' 'or_ln42_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%and_ln42_1561 = and i1 %or_ln42_1561, i1 %tmp_5681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1303 'and' 'and_ln42_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node mult_1435)   --->   "%zext_ln42_1552 = zext i1 %and_ln42_1561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1304 'zext' 'zext_ln42_1552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.72ns) (out node of the LUT)   --->   "%mult_1435 = add i10 %trunc_ln42_1561, i10 %zext_ln42_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1305 'add' 'mult_1435' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln17_739 = zext i10 %mult_1435" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1306 'zext' 'zext_ln17_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%conv_i_i_31 = zext i16 %data_31_val_read"   --->   Operation 1307 'zext' 'conv_i_i_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln70_324 = zext i16 %data_31_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1308 'zext' 'zext_ln70_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (1.94ns)   --->   "%mul_ln73_1444 = mul i32 %conv_i_i_31, i32 4294936130" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1309 'mul' 'mul_ln73_1444' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%trunc_ln42_1562 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1444, i32 21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1310 'partselect' 'trunc_ln42_1562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%sext_ln42_755 = sext i11 %trunc_ln42_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1311 'sext' 'sext_ln42_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%tmp_5682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1444, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1312 'bitselect' 'tmp_5682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%tmp_5683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1444, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1313 'bitselect' 'tmp_5683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln42_2477 = trunc i32 %mul_ln73_1444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1314 'trunc' 'trunc_ln42_2477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.80ns)   --->   "%icmp_ln42_1562 = icmp_ne  i20 %trunc_ln42_2477, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1315 'icmp' 'icmp_ln42_1562' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%or_ln42_1562 = or i1 %tmp_5682, i1 %icmp_ln42_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1316 'or' 'or_ln42_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%and_ln42_1562 = and i1 %or_ln42_1562, i1 %tmp_5683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1317 'and' 'and_ln42_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node mult_1436)   --->   "%zext_ln42_1553 = zext i1 %and_ln42_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1318 'zext' 'zext_ln42_1553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.73ns) (out node of the LUT)   --->   "%mult_1436 = add i12 %sext_ln42_755, i12 %zext_ln42_1553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1319 'add' 'mult_1436' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln17_649 = sext i12 %mult_1436" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1320 'sext' 'sext_ln17_649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (1.94ns)   --->   "%mul_ln73_1445 = mul i30 %zext_ln70_324, i30 14452" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1321 'mul' 'mul_ln73_1445' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%trunc_ln42_1563 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1445, i32 21, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1322 'partselect' 'trunc_ln42_1563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%tmp_5684 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1445, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1323 'bitselect' 'tmp_5684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%tmp_5685 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1445, i32 20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1324 'bitselect' 'tmp_5685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln42_2478 = trunc i30 %mul_ln73_1445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1325 'trunc' 'trunc_ln42_2478' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1326 [1/1] (0.80ns)   --->   "%icmp_ln42_1563 = icmp_ne  i20 %trunc_ln42_2478, i20 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1326 'icmp' 'icmp_ln42_1563' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%or_ln42_1563 = or i1 %tmp_5684, i1 %icmp_ln42_1563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1327 'or' 'or_ln42_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%and_ln42_1563 = and i1 %or_ln42_1563, i1 %tmp_5685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1328 'and' 'and_ln42_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node mult_1437)   --->   "%zext_ln42_1554 = zext i1 %and_ln42_1563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1329 'zext' 'zext_ln42_1554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (0.71ns) (out node of the LUT)   --->   "%mult_1437 = add i9 %trunc_ln42_1563, i9 %zext_ln42_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1330 'add' 'mult_1437' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln58_2025 = sext i16 %select_ln58_3780" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1331 'sext' 'sext_ln58_2025' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln58_2026 = sext i12 %mult_1413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1332 'sext' 'sext_ln58_2026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (0.78ns)   --->   "%add_ln58_1574 = add i17 %sext_ln58_2025, i17 %sext_ln58_2026" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1333 'add' 'add_ln58_1574' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_5716 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1574, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1334 'bitselect' 'tmp_5716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.78ns)   --->   "%add_ln58_2281 = add i16 %select_ln58_3780, i16 %sext_ln17_634" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1335 'add' 'add_ln58_2281' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_5717 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2281, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1336 'bitselect' 'tmp_5717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3801)   --->   "%xor_ln58_5066 = xor i1 %tmp_5716, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1337 'xor' 'xor_ln58_5066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3801)   --->   "%and_ln58_2532 = and i1 %tmp_5717, i1 %xor_ln58_5066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1338 'and' 'and_ln58_2532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3800)   --->   "%xor_ln58_5067 = xor i1 %tmp_5717, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1339 'xor' 'xor_ln58_5067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3800)   --->   "%and_ln58_2533 = and i1 %tmp_5716, i1 %xor_ln58_5067" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1340 'and' 'and_ln58_2533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (0.12ns)   --->   "%xor_ln58_5068 = xor i1 %tmp_5716, i1 %tmp_5717" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1341 'xor' 'xor_ln58_5068' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3801)   --->   "%xor_ln58_5069 = xor i1 %xor_ln58_5068, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1342 'xor' 'xor_ln58_5069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3801)   --->   "%or_ln58_1265 = or i1 %and_ln58_2532, i1 %xor_ln58_5069" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1343 'or' 'or_ln58_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3801)   --->   "%select_ln58_3799 = select i1 %xor_ln58_5068, i16 32767, i16 %add_ln58_2281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1344 'select' 'select_ln58_3799' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1345 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3800 = select i1 %and_ln58_2533, i16 32768, i16 %add_ln58_2281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1345 'select' 'select_ln58_3800' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1346 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3801 = select i1 %or_ln58_1265, i16 %select_ln58_3799, i16 %select_ln58_3800" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1346 'select' 'select_ln58_3801' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln58_2029 = sext i16 %select_ln58_3801" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1347 'sext' 'sext_ln58_2029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln58_710 = zext i9 %mult_1415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1348 'zext' 'zext_ln58_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (0.78ns)   --->   "%add_ln58_1576 = add i17 %sext_ln58_2029, i17 %zext_ln58_710" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1349 'add' 'add_ln58_1576' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_5720 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1576, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1350 'bitselect' 'tmp_5720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1351 [1/1] (0.78ns)   --->   "%add_ln58_2283 = add i16 %select_ln58_3801, i16 %zext_ln17_732" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1351 'add' 'add_ln58_2283' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_5721 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2283, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1352 'bitselect' 'tmp_5721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3807)   --->   "%xor_ln58_5074 = xor i1 %tmp_5720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1353 'xor' 'xor_ln58_5074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3807)   --->   "%and_ln58_2536 = and i1 %tmp_5721, i1 %xor_ln58_5074" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1354 'and' 'and_ln58_2536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3806)   --->   "%xor_ln58_5075 = xor i1 %tmp_5721, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1355 'xor' 'xor_ln58_5075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3806)   --->   "%and_ln58_2537 = and i1 %tmp_5720, i1 %xor_ln58_5075" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1356 'and' 'and_ln58_2537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1357 [1/1] (0.12ns)   --->   "%xor_ln58_5076 = xor i1 %tmp_5720, i1 %tmp_5721" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1357 'xor' 'xor_ln58_5076' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3807)   --->   "%xor_ln58_5077 = xor i1 %xor_ln58_5076, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1358 'xor' 'xor_ln58_5077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3807)   --->   "%or_ln58_1267 = or i1 %and_ln58_2536, i1 %xor_ln58_5077" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1359 'or' 'or_ln58_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3807)   --->   "%select_ln58_3805 = select i1 %xor_ln58_5076, i16 32767, i16 %add_ln58_2283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1360 'select' 'select_ln58_3805' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3806 = select i1 %and_ln58_2537, i16 32768, i16 %add_ln58_2283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1361 'select' 'select_ln58_3806' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1362 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3807 = select i1 %or_ln58_1267, i16 %select_ln58_3805, i16 %select_ln58_3806" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1362 'select' 'select_ln58_3807' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3825)   --->   "%xor_ln58_5098 = xor i1 %tmp_5732, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1363 'xor' 'xor_ln58_5098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3825)   --->   "%and_ln58_2548 = and i1 %tmp_5733, i1 %xor_ln58_5098" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1364 'and' 'and_ln58_2548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3824)   --->   "%xor_ln58_5099 = xor i1 %tmp_5733, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1365 'xor' 'xor_ln58_5099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3824)   --->   "%and_ln58_2549 = and i1 %tmp_5732, i1 %xor_ln58_5099" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1366 'and' 'and_ln58_2549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1367 [1/1] (0.12ns)   --->   "%xor_ln58_5100 = xor i1 %tmp_5732, i1 %tmp_5733" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1367 'xor' 'xor_ln58_5100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3825)   --->   "%xor_ln58_5101 = xor i1 %xor_ln58_5100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1368 'xor' 'xor_ln58_5101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3825)   --->   "%or_ln58_1273 = or i1 %and_ln58_2548, i1 %xor_ln58_5101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1369 'or' 'or_ln58_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3825)   --->   "%select_ln58_3823 = select i1 %xor_ln58_5100, i16 32767, i16 %add_ln58_2289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1370 'select' 'select_ln58_3823' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1371 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3824 = select i1 %and_ln58_2549, i16 32768, i16 %add_ln58_2289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1371 'select' 'select_ln58_3824' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1372 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3825 = select i1 %or_ln58_1273, i16 %select_ln58_3823, i16 %select_ln58_3824" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1372 'select' 'select_ln58_3825' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3828)   --->   "%xor_ln58_5102 = xor i1 %tmp_5734, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1373 'xor' 'xor_ln58_5102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3828)   --->   "%and_ln58_2550 = and i1 %tmp_5735, i1 %xor_ln58_5102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1374 'and' 'and_ln58_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3827)   --->   "%xor_ln58_5103 = xor i1 %tmp_5735, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1375 'xor' 'xor_ln58_5103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3827)   --->   "%and_ln58_2551 = and i1 %tmp_5734, i1 %xor_ln58_5103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1376 'and' 'and_ln58_2551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1377 [1/1] (0.12ns)   --->   "%xor_ln58_5104 = xor i1 %tmp_5734, i1 %tmp_5735" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1377 'xor' 'xor_ln58_5104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3828)   --->   "%xor_ln58_5105 = xor i1 %xor_ln58_5104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1378 'xor' 'xor_ln58_5105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3828)   --->   "%or_ln58_1274 = or i1 %and_ln58_2550, i1 %xor_ln58_5105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1379 'or' 'or_ln58_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3828)   --->   "%select_ln58_3826 = select i1 %xor_ln58_5104, i16 32767, i16 %add_ln58_2290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1380 'select' 'select_ln58_3826' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3827 = select i1 %and_ln58_2551, i16 32768, i16 %add_ln58_2290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1381 'select' 'select_ln58_3827' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3828 = select i1 %or_ln58_1274, i16 %select_ln58_3826, i16 %select_ln58_3827" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1382 'select' 'select_ln58_3828' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3831)   --->   "%xor_ln58_5106 = xor i1 %tmp_5736, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1383 'xor' 'xor_ln58_5106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3831)   --->   "%and_ln58_2552 = and i1 %tmp_5737, i1 %xor_ln58_5106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1384 'and' 'and_ln58_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3830)   --->   "%xor_ln58_5107 = xor i1 %tmp_5737, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1385 'xor' 'xor_ln58_5107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3830)   --->   "%and_ln58_2553 = and i1 %tmp_5736, i1 %xor_ln58_5107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1386 'and' 'and_ln58_2553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.12ns)   --->   "%xor_ln58_5108 = xor i1 %tmp_5736, i1 %tmp_5737" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1387 'xor' 'xor_ln58_5108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3831)   --->   "%xor_ln58_5109 = xor i1 %xor_ln58_5108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1388 'xor' 'xor_ln58_5109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3831)   --->   "%or_ln58_1275 = or i1 %and_ln58_2552, i1 %xor_ln58_5109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1389 'or' 'or_ln58_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3831)   --->   "%select_ln58_3829 = select i1 %xor_ln58_5108, i16 32767, i16 %add_ln58_2291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1390 'select' 'select_ln58_3829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3830 = select i1 %and_ln58_2553, i16 32768, i16 %add_ln58_2291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1391 'select' 'select_ln58_3830' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3831 = select i1 %or_ln58_1275, i16 %select_ln58_3829, i16 %select_ln58_3830" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1392 'select' 'select_ln58_3831' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln58_2042 = sext i16 %select_ln58_3825" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1393 'sext' 'sext_ln58_2042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln58_715 = zext i10 %mult_1424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1394 'zext' 'zext_ln58_715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/1] (0.78ns)   --->   "%add_ln58_1585 = add i17 %sext_ln58_2042, i17 %zext_ln58_715" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1395 'add' 'add_ln58_1585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_5738 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1585, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1396 'bitselect' 'tmp_5738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1397 [1/1] (0.78ns)   --->   "%add_ln58_2292 = add i16 %select_ln58_3825, i16 %zext_ln17_737" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1397 'add' 'add_ln58_2292' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_5739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2292, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1398 'bitselect' 'tmp_5739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3834)   --->   "%xor_ln58_5110 = xor i1 %tmp_5738, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1399 'xor' 'xor_ln58_5110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3834)   --->   "%and_ln58_2554 = and i1 %tmp_5739, i1 %xor_ln58_5110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1400 'and' 'and_ln58_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3833)   --->   "%xor_ln58_5111 = xor i1 %tmp_5739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1401 'xor' 'xor_ln58_5111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3833)   --->   "%and_ln58_2555 = and i1 %tmp_5738, i1 %xor_ln58_5111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1402 'and' 'and_ln58_2555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1403 [1/1] (0.12ns)   --->   "%xor_ln58_5112 = xor i1 %tmp_5738, i1 %tmp_5739" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1403 'xor' 'xor_ln58_5112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3834)   --->   "%xor_ln58_5113 = xor i1 %xor_ln58_5112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1404 'xor' 'xor_ln58_5113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3834)   --->   "%or_ln58_1276 = or i1 %and_ln58_2554, i1 %xor_ln58_5113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1405 'or' 'or_ln58_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3834)   --->   "%select_ln58_3832 = select i1 %xor_ln58_5112, i16 32767, i16 %add_ln58_2292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1406 'select' 'select_ln58_3832' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1407 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3833 = select i1 %and_ln58_2555, i16 32768, i16 %add_ln58_2292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1407 'select' 'select_ln58_3833' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1408 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3834 = select i1 %or_ln58_1276, i16 %select_ln58_3832, i16 %select_ln58_3833" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1408 'select' 'select_ln58_3834' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln58_2043 = sext i16 %select_ln58_3807" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1409 'sext' 'sext_ln58_2043' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln58_2044 = sext i12 %mult_1425" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1410 'sext' 'sext_ln58_2044' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.78ns)   --->   "%add_ln58_1586 = add i17 %sext_ln58_2043, i17 %sext_ln58_2044" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1411 'add' 'add_ln58_1586' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_5740 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1586, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1412 'bitselect' 'tmp_5740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.78ns)   --->   "%add_ln58_2293 = add i16 %select_ln58_3807, i16 %sext_ln17_640" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1413 'add' 'add_ln58_2293' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_5741 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2293, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1414 'bitselect' 'tmp_5741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3837)   --->   "%xor_ln58_5114 = xor i1 %tmp_5740, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1415 'xor' 'xor_ln58_5114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3837)   --->   "%and_ln58_2556 = and i1 %tmp_5741, i1 %xor_ln58_5114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1416 'and' 'and_ln58_2556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3836)   --->   "%xor_ln58_5115 = xor i1 %tmp_5741, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1417 'xor' 'xor_ln58_5115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3836)   --->   "%and_ln58_2557 = and i1 %tmp_5740, i1 %xor_ln58_5115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1418 'and' 'and_ln58_2557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1419 [1/1] (0.12ns)   --->   "%xor_ln58_5116 = xor i1 %tmp_5740, i1 %tmp_5741" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1419 'xor' 'xor_ln58_5116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3837)   --->   "%xor_ln58_5117 = xor i1 %xor_ln58_5116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1420 'xor' 'xor_ln58_5117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3837)   --->   "%or_ln58_1277 = or i1 %and_ln58_2556, i1 %xor_ln58_5117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1421 'or' 'or_ln58_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3837)   --->   "%select_ln58_3835 = select i1 %xor_ln58_5116, i16 32767, i16 %add_ln58_2293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1422 'select' 'select_ln58_3835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1423 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3836 = select i1 %and_ln58_2557, i16 32768, i16 %add_ln58_2293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1423 'select' 'select_ln58_3836' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3837 = select i1 %or_ln58_1277, i16 %select_ln58_3835, i16 %select_ln58_3836" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1424 'select' 'select_ln58_3837' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln58_2045 = sext i16 %select_ln58_3831" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1425 'sext' 'sext_ln58_2045' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln58_2046 = sext i10 %mult_1426" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1426 'sext' 'sext_ln58_2046' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1427 [1/1] (0.78ns)   --->   "%add_ln58_1587 = add i17 %sext_ln58_2045, i17 %sext_ln58_2046" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1427 'add' 'add_ln58_1587' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_5742 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1587, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1428 'bitselect' 'tmp_5742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/1] (0.78ns)   --->   "%add_ln58_2294 = add i16 %select_ln58_3831, i16 %sext_ln17_641" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1429 'add' 'add_ln58_2294' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_5743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2294, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1430 'bitselect' 'tmp_5743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3840)   --->   "%xor_ln58_5118 = xor i1 %tmp_5742, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1431 'xor' 'xor_ln58_5118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3840)   --->   "%and_ln58_2558 = and i1 %tmp_5743, i1 %xor_ln58_5118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1432 'and' 'and_ln58_2558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3839)   --->   "%xor_ln58_5119 = xor i1 %tmp_5743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1433 'xor' 'xor_ln58_5119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3839)   --->   "%and_ln58_2559 = and i1 %tmp_5742, i1 %xor_ln58_5119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1434 'and' 'and_ln58_2559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (0.12ns)   --->   "%xor_ln58_5120 = xor i1 %tmp_5742, i1 %tmp_5743" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1435 'xor' 'xor_ln58_5120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3840)   --->   "%xor_ln58_5121 = xor i1 %xor_ln58_5120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1436 'xor' 'xor_ln58_5121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3840)   --->   "%or_ln58_1278 = or i1 %and_ln58_2558, i1 %xor_ln58_5121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1437 'or' 'or_ln58_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3840)   --->   "%select_ln58_3838 = select i1 %xor_ln58_5120, i16 32767, i16 %add_ln58_2294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1438 'select' 'select_ln58_3838' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3839 = select i1 %and_ln58_2559, i16 32768, i16 %add_ln58_2294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1439 'select' 'select_ln58_3839' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3840 = select i1 %or_ln58_1278, i16 %select_ln58_3838, i16 %select_ln58_3839" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1440 'select' 'select_ln58_3840' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln58_2047 = sext i16 %select_ln58_3834" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1441 'sext' 'sext_ln58_2047' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln58_2048 = sext i12 %mult_1427" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1442 'sext' 'sext_ln58_2048' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1443 [1/1] (0.78ns)   --->   "%add_ln58_1588 = add i17 %sext_ln58_2047, i17 %sext_ln58_2048" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1443 'add' 'add_ln58_1588' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_5744 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1588, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1444 'bitselect' 'tmp_5744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1445 [1/1] (0.78ns)   --->   "%add_ln58_2295 = add i16 %select_ln58_3834, i16 %sext_ln17_642" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1445 'add' 'add_ln58_2295' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_5745 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2295, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1446 'bitselect' 'tmp_5745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3843)   --->   "%xor_ln58_5122 = xor i1 %tmp_5744, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1447 'xor' 'xor_ln58_5122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3843)   --->   "%and_ln58_2560 = and i1 %tmp_5745, i1 %xor_ln58_5122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1448 'and' 'and_ln58_2560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3842)   --->   "%xor_ln58_5123 = xor i1 %tmp_5745, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1449 'xor' 'xor_ln58_5123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3842)   --->   "%and_ln58_2561 = and i1 %tmp_5744, i1 %xor_ln58_5123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1450 'and' 'and_ln58_2561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1451 [1/1] (0.12ns)   --->   "%xor_ln58_5124 = xor i1 %tmp_5744, i1 %tmp_5745" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1451 'xor' 'xor_ln58_5124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3843)   --->   "%xor_ln58_5125 = xor i1 %xor_ln58_5124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1452 'xor' 'xor_ln58_5125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3843)   --->   "%or_ln58_1279 = or i1 %and_ln58_2560, i1 %xor_ln58_5125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1453 'or' 'or_ln58_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3843)   --->   "%select_ln58_3841 = select i1 %xor_ln58_5124, i16 32767, i16 %add_ln58_2295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1454 'select' 'select_ln58_3841' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1455 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3842 = select i1 %and_ln58_2561, i16 32768, i16 %add_ln58_2295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1455 'select' 'select_ln58_3842' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1456 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3843 = select i1 %or_ln58_1279, i16 %select_ln58_3841, i16 %select_ln58_3842" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1456 'select' 'select_ln58_3843' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln58_2049 = sext i16 %select_ln58_3828" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1457 'sext' 'sext_ln58_2049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln58_2050 = sext i8 %mult_1428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1458 'sext' 'sext_ln58_2050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.78ns)   --->   "%add_ln58_1589 = add i17 %sext_ln58_2049, i17 %sext_ln58_2050" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1459 'add' 'add_ln58_1589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_5746 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1589, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1460 'bitselect' 'tmp_5746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (0.78ns)   --->   "%add_ln58_2296 = add i16 %select_ln58_3828, i16 %sext_ln17_643" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1461 'add' 'add_ln58_2296' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_5747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2296, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1462 'bitselect' 'tmp_5747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3846)   --->   "%xor_ln58_5126 = xor i1 %tmp_5746, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1463 'xor' 'xor_ln58_5126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3846)   --->   "%and_ln58_2562 = and i1 %tmp_5747, i1 %xor_ln58_5126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1464 'and' 'and_ln58_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3845)   --->   "%xor_ln58_5127 = xor i1 %tmp_5747, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1465 'xor' 'xor_ln58_5127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3845)   --->   "%and_ln58_2563 = and i1 %tmp_5746, i1 %xor_ln58_5127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1466 'and' 'and_ln58_2563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1467 [1/1] (0.12ns)   --->   "%xor_ln58_5128 = xor i1 %tmp_5746, i1 %tmp_5747" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1467 'xor' 'xor_ln58_5128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3846)   --->   "%xor_ln58_5129 = xor i1 %xor_ln58_5128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1468 'xor' 'xor_ln58_5129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3846)   --->   "%or_ln58_1280 = or i1 %and_ln58_2562, i1 %xor_ln58_5129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1469 'or' 'or_ln58_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3846)   --->   "%select_ln58_3844 = select i1 %xor_ln58_5128, i16 32767, i16 %add_ln58_2296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1470 'select' 'select_ln58_3844' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3845 = select i1 %and_ln58_2563, i16 32768, i16 %add_ln58_2296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1471 'select' 'select_ln58_3845' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1472 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3846 = select i1 %or_ln58_1280, i16 %select_ln58_3844, i16 %select_ln58_3845" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1472 'select' 'select_ln58_3846' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln58_2053 = sext i16 %select_ln58_3843" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1473 'sext' 'sext_ln58_2053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln58_2054 = sext i12 %mult_1430" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1474 'sext' 'sext_ln58_2054' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1475 [1/1] (0.78ns)   --->   "%add_ln58_1591 = add i17 %sext_ln58_2053, i17 %sext_ln58_2054" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1475 'add' 'add_ln58_1591' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_5750 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1591, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1476 'bitselect' 'tmp_5750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1477 [1/1] (0.78ns)   --->   "%add_ln58_2298 = add i16 %select_ln58_3843, i16 %sext_ln17_645" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1477 'add' 'add_ln58_2298' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_5751 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2298, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1478 'bitselect' 'tmp_5751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln58_2062 = sext i16 %select_ln58_3840" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1479 'sext' 'sext_ln58_2062' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln58_717 = zext i10 %mult_1435" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1480 'zext' 'zext_ln58_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.78ns)   --->   "%add_ln58_1596 = add i17 %sext_ln58_2062, i17 %zext_ln58_717" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1481 'add' 'add_ln58_1596' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_5760 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1596, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1482 'bitselect' 'tmp_5760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.78ns)   --->   "%add_ln58_2303 = add i16 %select_ln58_3840, i16 %zext_ln17_739" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1483 'add' 'add_ln58_2303' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_5761 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2303, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1484 'bitselect' 'tmp_5761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln58_2063 = sext i16 %select_ln58_3858" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1485 'sext' 'sext_ln58_2063' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln58_2064 = sext i12 %mult_1436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1486 'sext' 'sext_ln58_2064' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.78ns)   --->   "%add_ln58_1597 = add i17 %sext_ln58_2063, i17 %sext_ln58_2064" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1487 'add' 'add_ln58_1597' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_5762 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1597, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1488 'bitselect' 'tmp_5762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (0.78ns)   --->   "%add_ln58_2304 = add i16 %select_ln58_3858, i16 %sext_ln17_649" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1489 'add' 'add_ln58_2304' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_5763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2304, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1490 'bitselect' 'tmp_5763' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.81>
ST_5 : Operation 1491 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1491 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1492 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 64, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1492 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln17_644 = sext i12 %mult_1429" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1493 'sext' 'sext_ln17_644' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln17_646 = sext i12 %mult_1431" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1494 'sext' 'sext_ln17_646' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln17_648 = sext i9 %mult_1433" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1495 'sext' 'sext_ln17_648' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln17_738 = zext i12 %mult_1434" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1496 'zext' 'zext_ln17_738' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln17_740 = zext i9 %mult_1437" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1497 'zext' 'zext_ln17_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln58_2051 = sext i16 %select_ln58_3837" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1498 'sext' 'sext_ln58_2051' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln58_2052 = sext i12 %mult_1429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1499 'sext' 'sext_ln58_2052' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1500 [1/1] (0.78ns)   --->   "%add_ln58_1590 = add i17 %sext_ln58_2051, i17 %sext_ln58_2052" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1500 'add' 'add_ln58_1590' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_5748 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1590, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1501 'bitselect' 'tmp_5748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1502 [1/1] (0.78ns)   --->   "%add_ln58_2297 = add i16 %select_ln58_3837, i16 %sext_ln17_644" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1502 'add' 'add_ln58_2297' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_5749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2297, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1503 'bitselect' 'tmp_5749' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3849)   --->   "%xor_ln58_5130 = xor i1 %tmp_5748, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1504 'xor' 'xor_ln58_5130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3849)   --->   "%and_ln58_2564 = and i1 %tmp_5749, i1 %xor_ln58_5130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1505 'and' 'and_ln58_2564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3848)   --->   "%xor_ln58_5131 = xor i1 %tmp_5749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1506 'xor' 'xor_ln58_5131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3848)   --->   "%and_ln58_2565 = and i1 %tmp_5748, i1 %xor_ln58_5131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1507 'and' 'and_ln58_2565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1508 [1/1] (0.12ns)   --->   "%xor_ln58_5132 = xor i1 %tmp_5748, i1 %tmp_5749" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1508 'xor' 'xor_ln58_5132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3849)   --->   "%xor_ln58_5133 = xor i1 %xor_ln58_5132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1509 'xor' 'xor_ln58_5133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3849)   --->   "%or_ln58_1281 = or i1 %and_ln58_2564, i1 %xor_ln58_5133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1510 'or' 'or_ln58_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3849)   --->   "%select_ln58_3847 = select i1 %xor_ln58_5132, i16 32767, i16 %add_ln58_2297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1511 'select' 'select_ln58_3847' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1512 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3848 = select i1 %and_ln58_2565, i16 32768, i16 %add_ln58_2297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1512 'select' 'select_ln58_3848' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1513 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3849 = select i1 %or_ln58_1281, i16 %select_ln58_3847, i16 %select_ln58_3848" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1513 'select' 'select_ln58_3849' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3852)   --->   "%xor_ln58_5134 = xor i1 %tmp_5750, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1514 'xor' 'xor_ln58_5134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3852)   --->   "%and_ln58_2566 = and i1 %tmp_5751, i1 %xor_ln58_5134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1515 'and' 'and_ln58_2566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3851)   --->   "%xor_ln58_5135 = xor i1 %tmp_5751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1516 'xor' 'xor_ln58_5135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3851)   --->   "%and_ln58_2567 = and i1 %tmp_5750, i1 %xor_ln58_5135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1517 'and' 'and_ln58_2567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1518 [1/1] (0.12ns)   --->   "%xor_ln58_5136 = xor i1 %tmp_5750, i1 %tmp_5751" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1518 'xor' 'xor_ln58_5136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3852)   --->   "%xor_ln58_5137 = xor i1 %xor_ln58_5136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1519 'xor' 'xor_ln58_5137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3852)   --->   "%or_ln58_1282 = or i1 %and_ln58_2566, i1 %xor_ln58_5137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1520 'or' 'or_ln58_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3852)   --->   "%select_ln58_3850 = select i1 %xor_ln58_5136, i16 32767, i16 %add_ln58_2298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1521 'select' 'select_ln58_3850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1522 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3851 = select i1 %and_ln58_2567, i16 32768, i16 %add_ln58_2298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1522 'select' 'select_ln58_3851' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1523 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3852 = select i1 %or_ln58_1282, i16 %select_ln58_3850, i16 %select_ln58_3851" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1523 'select' 'select_ln58_3852' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln58_2055 = sext i16 %select_ln58_3849" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1524 'sext' 'sext_ln58_2055' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln58_2056 = sext i12 %mult_1431" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1525 'sext' 'sext_ln58_2056' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1526 [1/1] (0.78ns)   --->   "%add_ln58_1592 = add i17 %sext_ln58_2055, i17 %sext_ln58_2056" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1526 'add' 'add_ln58_1592' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_5752 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1592, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1527 'bitselect' 'tmp_5752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1528 [1/1] (0.78ns)   --->   "%add_ln58_2299 = add i16 %select_ln58_3849, i16 %sext_ln17_646" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1528 'add' 'add_ln58_2299' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_5753 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2299, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1529 'bitselect' 'tmp_5753' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3855)   --->   "%xor_ln58_5138 = xor i1 %tmp_5752, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1530 'xor' 'xor_ln58_5138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3855)   --->   "%and_ln58_2568 = and i1 %tmp_5753, i1 %xor_ln58_5138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1531 'and' 'and_ln58_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3854)   --->   "%xor_ln58_5139 = xor i1 %tmp_5753, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1532 'xor' 'xor_ln58_5139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3854)   --->   "%and_ln58_2569 = and i1 %tmp_5752, i1 %xor_ln58_5139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1533 'and' 'and_ln58_2569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1534 [1/1] (0.12ns)   --->   "%xor_ln58_5140 = xor i1 %tmp_5752, i1 %tmp_5753" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1534 'xor' 'xor_ln58_5140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3855)   --->   "%xor_ln58_5141 = xor i1 %xor_ln58_5140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1535 'xor' 'xor_ln58_5141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3855)   --->   "%or_ln58_1283 = or i1 %and_ln58_2568, i1 %xor_ln58_5141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1536 'or' 'or_ln58_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3855)   --->   "%select_ln58_3853 = select i1 %xor_ln58_5140, i16 32767, i16 %add_ln58_2299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1537 'select' 'select_ln58_3853' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1538 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3854 = select i1 %and_ln58_2569, i16 32768, i16 %add_ln58_2299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1538 'select' 'select_ln58_3854' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1539 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3855 = select i1 %or_ln58_1283, i16 %select_ln58_3853, i16 %select_ln58_3854" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1539 'select' 'select_ln58_3855' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln58_2059 = sext i16 %select_ln58_3852" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1540 'sext' 'sext_ln58_2059' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln58_2060 = sext i9 %mult_1433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1541 'sext' 'sext_ln58_2060' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1542 [1/1] (0.78ns)   --->   "%add_ln58_1594 = add i17 %sext_ln58_2059, i17 %sext_ln58_2060" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1542 'add' 'add_ln58_1594' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_5756 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1594, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1543 'bitselect' 'tmp_5756' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (0.78ns)   --->   "%add_ln58_2301 = add i16 %select_ln58_3852, i16 %sext_ln17_648" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1544 'add' 'add_ln58_2301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_5757 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2301, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1545 'bitselect' 'tmp_5757' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3861)   --->   "%xor_ln58_5146 = xor i1 %tmp_5756, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1546 'xor' 'xor_ln58_5146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3861)   --->   "%and_ln58_2572 = and i1 %tmp_5757, i1 %xor_ln58_5146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1547 'and' 'and_ln58_2572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3860)   --->   "%xor_ln58_5147 = xor i1 %tmp_5757, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1548 'xor' 'xor_ln58_5147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3860)   --->   "%and_ln58_2573 = and i1 %tmp_5756, i1 %xor_ln58_5147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1549 'and' 'and_ln58_2573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1550 [1/1] (0.12ns)   --->   "%xor_ln58_5148 = xor i1 %tmp_5756, i1 %tmp_5757" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1550 'xor' 'xor_ln58_5148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3861)   --->   "%xor_ln58_5149 = xor i1 %xor_ln58_5148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1551 'xor' 'xor_ln58_5149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3861)   --->   "%or_ln58_1285 = or i1 %and_ln58_2572, i1 %xor_ln58_5149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1552 'or' 'or_ln58_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3861)   --->   "%select_ln58_3859 = select i1 %xor_ln58_5148, i16 32767, i16 %add_ln58_2301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1553 'select' 'select_ln58_3859' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1554 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3860 = select i1 %and_ln58_2573, i16 32768, i16 %add_ln58_2301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1554 'select' 'select_ln58_3860' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1555 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3861 = select i1 %or_ln58_1285, i16 %select_ln58_3859, i16 %select_ln58_3860" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1555 'select' 'select_ln58_3861' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln58_2061 = sext i16 %select_ln58_3855" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1556 'sext' 'sext_ln58_2061' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln58_716 = zext i12 %mult_1434" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1557 'zext' 'zext_ln58_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1558 [1/1] (0.78ns)   --->   "%add_ln58_1595 = add i17 %sext_ln58_2061, i17 %zext_ln58_716" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1558 'add' 'add_ln58_1595' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_5758 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1595, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1559 'bitselect' 'tmp_5758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1560 [1/1] (0.78ns)   --->   "%add_ln58_2302 = add i16 %select_ln58_3855, i16 %zext_ln17_738" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1560 'add' 'add_ln58_2302' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_5759 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2302, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1561 'bitselect' 'tmp_5759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3864)   --->   "%xor_ln58_5150 = xor i1 %tmp_5758, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1562 'xor' 'xor_ln58_5150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3864)   --->   "%and_ln58_2574 = and i1 %tmp_5759, i1 %xor_ln58_5150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1563 'and' 'and_ln58_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3863)   --->   "%xor_ln58_5151 = xor i1 %tmp_5759, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1564 'xor' 'xor_ln58_5151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3863)   --->   "%and_ln58_2575 = and i1 %tmp_5758, i1 %xor_ln58_5151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1565 'and' 'and_ln58_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1566 [1/1] (0.12ns)   --->   "%xor_ln58_5152 = xor i1 %tmp_5758, i1 %tmp_5759" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1566 'xor' 'xor_ln58_5152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3864)   --->   "%xor_ln58_5153 = xor i1 %xor_ln58_5152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1567 'xor' 'xor_ln58_5153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3864)   --->   "%or_ln58_1286 = or i1 %and_ln58_2574, i1 %xor_ln58_5153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1568 'or' 'or_ln58_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3864)   --->   "%select_ln58_3862 = select i1 %xor_ln58_5152, i16 32767, i16 %add_ln58_2302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1569 'select' 'select_ln58_3862' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1570 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3863 = select i1 %and_ln58_2575, i16 32768, i16 %add_ln58_2302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1570 'select' 'select_ln58_3863' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1571 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3864 = select i1 %or_ln58_1286, i16 %select_ln58_3862, i16 %select_ln58_3863" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1571 'select' 'select_ln58_3864' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3867)   --->   "%xor_ln58_5154 = xor i1 %tmp_5760, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1572 'xor' 'xor_ln58_5154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3867)   --->   "%and_ln58_2576 = and i1 %tmp_5761, i1 %xor_ln58_5154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1573 'and' 'and_ln58_2576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3866)   --->   "%xor_ln58_5155 = xor i1 %tmp_5761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1574 'xor' 'xor_ln58_5155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3866)   --->   "%and_ln58_2577 = and i1 %tmp_5760, i1 %xor_ln58_5155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1575 'and' 'and_ln58_2577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1576 [1/1] (0.12ns)   --->   "%xor_ln58_5156 = xor i1 %tmp_5760, i1 %tmp_5761" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1576 'xor' 'xor_ln58_5156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3867)   --->   "%xor_ln58_5157 = xor i1 %xor_ln58_5156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1577 'xor' 'xor_ln58_5157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3867)   --->   "%or_ln58_1287 = or i1 %and_ln58_2576, i1 %xor_ln58_5157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1578 'or' 'or_ln58_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3867)   --->   "%select_ln58_3865 = select i1 %xor_ln58_5156, i16 32767, i16 %add_ln58_2303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1579 'select' 'select_ln58_3865' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1580 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3866 = select i1 %and_ln58_2577, i16 32768, i16 %add_ln58_2303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1580 'select' 'select_ln58_3866' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1581 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3867 = select i1 %or_ln58_1287, i16 %select_ln58_3865, i16 %select_ln58_3866" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1581 'select' 'select_ln58_3867' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3870)   --->   "%xor_ln58_5158 = xor i1 %tmp_5762, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1582 'xor' 'xor_ln58_5158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3870)   --->   "%and_ln58_2578 = and i1 %tmp_5763, i1 %xor_ln58_5158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1583 'and' 'and_ln58_2578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3869)   --->   "%xor_ln58_5159 = xor i1 %tmp_5763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1584 'xor' 'xor_ln58_5159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3869)   --->   "%and_ln58_2579 = and i1 %tmp_5762, i1 %xor_ln58_5159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1585 'and' 'and_ln58_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1586 [1/1] (0.12ns)   --->   "%xor_ln58_5160 = xor i1 %tmp_5762, i1 %tmp_5763" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1586 'xor' 'xor_ln58_5160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3870)   --->   "%xor_ln58_5161 = xor i1 %xor_ln58_5160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1587 'xor' 'xor_ln58_5161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3870)   --->   "%or_ln58_1288 = or i1 %and_ln58_2578, i1 %xor_ln58_5161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1588 'or' 'or_ln58_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3870)   --->   "%select_ln58_3868 = select i1 %xor_ln58_5160, i16 32767, i16 %add_ln58_2304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1589 'select' 'select_ln58_3868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1590 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3869 = select i1 %and_ln58_2579, i16 32768, i16 %add_ln58_2304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1590 'select' 'select_ln58_3869' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1591 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3870 = select i1 %or_ln58_1288, i16 %select_ln58_3868, i16 %select_ln58_3869" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1591 'select' 'select_ln58_3870' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln58_2065 = sext i16 %select_ln58_3867" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1592 'sext' 'sext_ln58_2065' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln58_718 = zext i9 %mult_1437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1593 'zext' 'zext_ln58_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1594 [1/1] (0.78ns)   --->   "%add_ln58_1598 = add i17 %sext_ln58_2065, i17 %zext_ln58_718" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1594 'add' 'add_ln58_1598' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_5764 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1598, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1595 'bitselect' 'tmp_5764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1596 [1/1] (0.78ns)   --->   "%add_ln58_2305 = add i16 %select_ln58_3867, i16 %zext_ln17_740" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1596 'add' 'add_ln58_2305' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_5765 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2305, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1597 'bitselect' 'tmp_5765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3873)   --->   "%xor_ln58_5162 = xor i1 %tmp_5764, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1598 'xor' 'xor_ln58_5162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3873)   --->   "%and_ln58_2580 = and i1 %tmp_5765, i1 %xor_ln58_5162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1599 'and' 'and_ln58_2580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3872)   --->   "%xor_ln58_5163 = xor i1 %tmp_5765, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1600 'xor' 'xor_ln58_5163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3872)   --->   "%and_ln58_2581 = and i1 %tmp_5764, i1 %xor_ln58_5163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1601 'and' 'and_ln58_2581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1602 [1/1] (0.12ns)   --->   "%xor_ln58_5164 = xor i1 %tmp_5764, i1 %tmp_5765" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1602 'xor' 'xor_ln58_5164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3873)   --->   "%xor_ln58_5165 = xor i1 %xor_ln58_5164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1603 'xor' 'xor_ln58_5165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3873)   --->   "%or_ln58_1289 = or i1 %and_ln58_2580, i1 %xor_ln58_5165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1604 'or' 'or_ln58_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3873)   --->   "%select_ln58_3871 = select i1 %xor_ln58_5164, i16 32767, i16 %add_ln58_2305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1605 'select' 'select_ln58_3871' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1606 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3872 = select i1 %and_ln58_2581, i16 32768, i16 %add_ln58_2305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1606 'select' 'select_ln58_3872' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1607 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3873 = select i1 %or_ln58_1289, i16 %select_ln58_3871, i16 %select_ln58_3872" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1607 'select' 'select_ln58_3873' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1608 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %select_ln58_3861" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1608 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1609 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %select_ln58_3870" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1609 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1610 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %select_ln58_3846" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1610 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1611 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %select_ln58_3864" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1611 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1612 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %select_ln58_3873" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1612 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1613 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1613 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.357ns
The critical path consists of the following:
	wire read operation ('data_5_val_read') on port 'data_5_val' [59]  (0.000 ns)
	'mul' operation ('mul_ln73_1413', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [269]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1516', firmware/nnet_utils/nnet_dense_latency.h:42) [275]  (0.809 ns)
	'or' operation ('or_ln42_1516', firmware/nnet_utils/nnet_dense_latency.h:42) [276]  (0.000 ns)
	'and' operation ('and_ln42_1516', firmware/nnet_utils/nnet_dense_latency.h:42) [277]  (0.000 ns)
	'add' operation ('add_ln58_2254', firmware/nnet_utils/nnet_dense_latency.h:58) [989]  (0.436 ns)
	'add' operation ('add_ln58_2255', firmware/nnet_utils/nnet_dense_latency.h:58) [991]  (0.436 ns)
	'add' operation ('add_ln58_2256', firmware/nnet_utils/nnet_dense_latency.h:58) [993]  (0.736 ns)

 <State 2>: 4.372ns
The critical path consists of the following:
	'mul' operation ('mul_ln73_1417', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [335]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1521', firmware/nnet_utils/nnet_dense_latency.h:42) [341]  (0.809 ns)
	'or' operation ('or_ln42_1521', firmware/nnet_utils/nnet_dense_latency.h:42) [342]  (0.000 ns)
	'and' operation ('and_ln42_1521', firmware/nnet_utils/nnet_dense_latency.h:42) [343]  (0.122 ns)
	'add' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [345]  (0.000 ns)
	'add' operation ('add_ln58_1556', firmware/nnet_utils/nnet_dense_latency.h:58) [1017]  (0.756 ns)
	'add' operation ('add_ln58_1570', firmware/nnet_utils/nnet_dense_latency.h:58) [1184]  (0.745 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation ('xor_ln58_5015', firmware/nnet_utils/nnet_dense_latency.h:58) [1027]  (0.000 ns)
	'and' operation ('and_ln58_2507', firmware/nnet_utils/nnet_dense_latency.h:58) [1028]  (0.000 ns)
	'select' operation ('select_ln58_3761', firmware/nnet_utils/nnet_dense_latency.h:58) [1033]  (0.243 ns)
	'select' operation ('select_ln58_3762', firmware/nnet_utils/nnet_dense_latency.h:58) [1034]  (0.243 ns)
	'add' operation ('add_ln58_1559', firmware/nnet_utils/nnet_dense_latency.h:58) [1053]  (0.785 ns)
	'and' operation ('and_ln58_2511', firmware/nnet_utils/nnet_dense_latency.h:58) [1060]  (0.000 ns)
	'select' operation ('select_ln58_3767', firmware/nnet_utils/nnet_dense_latency.h:58) [1065]  (0.243 ns)
	'select' operation ('select_ln58_3768', firmware/nnet_utils/nnet_dense_latency.h:58) [1066]  (0.243 ns)
	'add' operation ('add_ln58_2271', firmware/nnet_utils/nnet_dense_latency.h:58) [1074]  (0.785 ns)
	'select' operation ('select_ln58_3770', firmware/nnet_utils/nnet_dense_latency.h:58) [1084]  (0.243 ns)
	'select' operation ('select_ln58_3771', firmware/nnet_utils/nnet_dense_latency.h:58) [1085]  (0.243 ns)
	'add' operation ('add_ln58_2274', firmware/nnet_utils/nnet_dense_latency.h:58) [1124]  (0.785 ns)
	'select' operation ('select_ln58_3779', firmware/nnet_utils/nnet_dense_latency.h:58) [1134]  (0.243 ns)
	'select' operation ('select_ln58_3780', firmware/nnet_utils/nnet_dense_latency.h:58) [1135]  (0.243 ns)

 <State 4>: 4.269ns
The critical path consists of the following:
	'mul' operation ('mul_ln73_1440', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [833]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1556', firmware/nnet_utils/nnet_dense_latency.h:42) [839]  (0.809 ns)
	'or' operation ('or_ln42_1556', firmware/nnet_utils/nnet_dense_latency.h:42) [840]  (0.000 ns)
	'and' operation ('and_ln42_1556', firmware/nnet_utils/nnet_dense_latency.h:42) [841]  (0.000 ns)
	'add' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [843]  (0.735 ns)
	'add' operation ('add_ln58_1591', firmware/nnet_utils/nnet_dense_latency.h:58) [1508]  (0.785 ns)

 <State 5>: 3.813ns
The critical path consists of the following:
	'add' operation ('add_ln58_2297', firmware/nnet_utils/nnet_dense_latency.h:58) [1494]  (0.785 ns)
	'select' operation ('select_ln58_3848', firmware/nnet_utils/nnet_dense_latency.h:58) [1504]  (0.243 ns)
	'select' operation ('select_ln58_3849', firmware/nnet_utils/nnet_dense_latency.h:58) [1505]  (0.243 ns)
	'add' operation ('add_ln58_2299', firmware/nnet_utils/nnet_dense_latency.h:58) [1526]  (0.785 ns)
	'select' operation ('select_ln58_3854', firmware/nnet_utils/nnet_dense_latency.h:58) [1536]  (0.243 ns)
	'select' operation ('select_ln58_3855', firmware/nnet_utils/nnet_dense_latency.h:58) [1537]  (0.243 ns)
	'add' operation ('add_ln58_2302', firmware/nnet_utils/nnet_dense_latency.h:58) [1574]  (0.785 ns)
	'select' operation ('select_ln58_3863', firmware/nnet_utils/nnet_dense_latency.h:58) [1584]  (0.243 ns)
	'select' operation ('select_ln58_3864', firmware/nnet_utils/nnet_dense_latency.h:58) [1585]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
