// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_4_reload,
        arg1_r_5_reload,
        arg1_r_6_reload,
        arg1_r_7_reload,
        arg1_r_8_reload,
        arg1_r_9_reload,
        arg2_r_reload,
        arg2_r_1_reload,
        arg2_r_2_reload,
        arg2_r_3_reload,
        arg2_r_4_reload,
        arg2_r_5_reload,
        arg2_r_9_reload,
        arg2_r_8_reload,
        arg2_r_7_reload,
        arg2_r_6_reload,
        arg1_r_3_reload,
        arg1_r_2_reload,
        arg1_r_1_reload,
        arg1_r_reload,
        zext_ln54_12,
        add65_9304_out,
        add65_9304_out_ap_vld,
        add65_8303_out,
        add65_8303_out_ap_vld,
        add65_7302_out,
        add65_7302_out_ap_vld,
        add65_6301_out,
        add65_6301_out_ap_vld,
        add65_5300_out,
        add65_5300_out_ap_vld,
        add65_4155299_out,
        add65_4155299_out_ap_vld,
        add65_3113298_out,
        add65_3113298_out_ap_vld,
        add65_271297_out,
        add65_271297_out_ap_vld,
        add65_129296_out,
        add65_129296_out_ap_vld,
        add65295_out,
        add65295_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_4_reload;
input  [31:0] arg1_r_5_reload;
input  [31:0] arg1_r_6_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg2_r_reload;
input  [31:0] arg2_r_1_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] arg2_r_8_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg1_r_2_reload;
input  [31:0] arg1_r_1_reload;
input  [31:0] arg1_r_reload;
input  [31:0] zext_ln54_12;
output  [63:0] add65_9304_out;
output   add65_9304_out_ap_vld;
output  [63:0] add65_8303_out;
output   add65_8303_out_ap_vld;
output  [63:0] add65_7302_out;
output   add65_7302_out_ap_vld;
output  [63:0] add65_6301_out;
output   add65_6301_out_ap_vld;
output  [63:0] add65_5300_out;
output   add65_5300_out_ap_vld;
output  [63:0] add65_4155299_out;
output   add65_4155299_out_ap_vld;
output  [63:0] add65_3113298_out;
output   add65_3113298_out_ap_vld;
output  [63:0] add65_271297_out;
output   add65_271297_out_ap_vld;
output  [63:0] add65_129296_out;
output   add65_129296_out_ap_vld;
output  [63:0] add65295_out;
output   add65295_out_ap_vld;

reg ap_idle;
reg add65_9304_out_ap_vld;
reg add65_8303_out_ap_vld;
reg add65_7302_out_ap_vld;
reg add65_6301_out_ap_vld;
reg add65_5300_out_ap_vld;
reg add65_4155299_out_ap_vld;
reg add65_3113298_out_ap_vld;
reg add65_271297_out_ap_vld;
reg add65_129296_out_ap_vld;
reg add65295_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_16_fu_849_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln54_12_cast_fu_782_p1;
reg   [63:0] zext_ln54_12_cast_reg_3043;
reg   [0:0] tmp_16_reg_3049;
wire   [0:0] trunc_ln39_fu_860_p1;
reg   [0:0] trunc_ln39_reg_3053;
wire   [3:0] trunc_ln39_1_fu_864_p1;
reg   [3:0] trunc_ln39_1_reg_3064;
wire   [0:0] trunc_ln39_2_fu_868_p1;
reg   [0:0] trunc_ln39_2_reg_3073;
wire   [1:0] trunc_ln39_3_fu_872_p1;
reg   [1:0] trunc_ln39_3_reg_3078;
wire   [2:0] trunc_ln39_4_fu_876_p1;
reg   [2:0] trunc_ln39_4_reg_3084;
wire   [0:0] icmp_ln51_fu_886_p2;
reg   [0:0] icmp_ln51_reg_3089;
wire   [31:0] mul_ln52_fu_702_p2;
reg   [31:0] mul_ln52_reg_3094;
wire   [0:0] icmp_ln53_fu_907_p2;
reg   [0:0] icmp_ln53_reg_3099;
wire   [2:0] sub_ln54_1_fu_913_p2;
reg   [2:0] sub_ln54_1_reg_3105;
wire   [31:0] mul_ln52_1_fu_740_p2;
reg   [31:0] mul_ln52_1_reg_3110;
wire   [0:0] icmp_ln52_fu_925_p2;
reg   [0:0] icmp_ln52_reg_3115;
wire   [0:0] icmp_ln54_fu_931_p2;
reg   [0:0] icmp_ln54_reg_3120;
wire   [0:0] icmp_ln51_1_fu_943_p2;
reg   [0:0] icmp_ln51_1_reg_3126;
wire   [31:0] mul_ln52_2_fu_707_p2;
reg   [31:0] mul_ln52_2_reg_3131;
wire   [0:0] icmp_ln53_1_fu_998_p2;
reg   [0:0] icmp_ln53_1_reg_3136;
wire   [31:0] mul_ln52_3_fu_746_p2;
reg   [31:0] mul_ln52_3_reg_3142;
wire   [0:0] icmp_ln52_1_fu_1044_p2;
reg   [0:0] icmp_ln52_1_reg_3147;
wire   [0:0] icmp_ln54_1_fu_1050_p2;
reg   [0:0] icmp_ln54_1_reg_3152;
wire   [0:0] icmp_ln51_2_fu_1062_p2;
reg   [0:0] icmp_ln51_2_reg_3158;
wire   [31:0] mul_ln52_4_fu_711_p2;
reg   [31:0] mul_ln52_4_reg_3163;
wire   [0:0] icmp_ln53_2_fu_1117_p2;
reg   [0:0] icmp_ln53_2_reg_3168;
wire  signed [31:0] tmp_2_fu_1129_p12;
reg  signed [31:0] tmp_2_reg_3174;
wire   [31:0] mul_ln52_5_fu_751_p2;
reg   [31:0] mul_ln52_5_reg_3179;
wire  signed [31:0] tmp_4_fu_1173_p11;
reg  signed [31:0] tmp_4_reg_3184;
wire   [31:0] mul_ln52_6_fu_715_p2;
reg   [31:0] mul_ln52_6_reg_3191;
wire  signed [31:0] tmp_10_fu_1205_p10;
reg  signed [31:0] tmp_10_reg_3196;
wire   [31:0] mul_ln52_7_fu_756_p2;
reg   [31:0] mul_ln52_7_reg_3203;
wire  signed [31:0] tmp_11_fu_1235_p9;
reg  signed [31:0] tmp_11_reg_3208;
wire   [31:0] mul_ln52_8_fu_719_p2;
reg   [31:0] mul_ln52_8_reg_3215;
wire   [0:0] cmp32_1_fu_1256_p2;
reg   [0:0] cmp32_1_reg_3220;
wire   [31:0] mul_ln52_9_fu_761_p2;
reg   [31:0] mul_ln52_9_reg_3226;
wire   [31:0] mul_ln52_10_fu_723_p2;
reg   [31:0] mul_ln52_10_reg_3231;
wire   [31:0] mul_ln52_11_fu_767_p2;
reg   [31:0] mul_ln52_11_reg_3236;
wire   [31:0] mul_ln52_12_fu_728_p2;
reg   [31:0] mul_ln52_12_reg_3241;
wire   [31:0] mul_ln52_13_fu_772_p2;
reg   [31:0] mul_ln52_13_reg_3246;
wire   [31:0] mul_ln52_14_fu_732_p2;
reg   [31:0] mul_ln52_14_reg_3251;
wire   [31:0] mul_ln52_15_fu_777_p2;
reg   [31:0] mul_ln52_15_reg_3256;
wire   [31:0] mul_ln52_16_fu_736_p2;
reg   [31:0] mul_ln52_16_reg_3261;
wire   [63:0] add_ln54_12_fu_2054_p2;
reg   [63:0] add_ln54_12_reg_3266;
wire   [63:0] add_ln54_15_fu_2072_p2;
reg   [63:0] add_ln54_15_reg_3271;
wire   [63:0] add_ln54_20_fu_2140_p2;
reg   [63:0] add_ln54_20_reg_3276;
wire   [63:0] add_ln54_23_fu_2158_p2;
reg   [63:0] add_ln54_23_reg_3281;
wire   [63:0] add_ln54_28_fu_2238_p2;
reg   [63:0] add_ln54_28_reg_3286;
wire   [63:0] add_ln54_32_fu_2262_p2;
reg   [63:0] add_ln54_32_reg_3291;
wire   [63:0] and_ln54_22_fu_2280_p2;
reg   [63:0] and_ln54_22_reg_3296;
wire   [63:0] add_ln54_39_fu_2342_p2;
reg   [63:0] add_ln54_39_reg_3301;
wire   [63:0] add_ln54_40_fu_2348_p2;
reg   [63:0] add_ln54_40_reg_3306;
wire   [63:0] add_ln54_38_fu_2372_p2;
reg   [63:0] add_ln54_38_reg_3311;
wire   [63:0] add_ln54_47_fu_2438_p2;
reg   [63:0] add_ln54_47_reg_3316;
wire   [63:0] add_ln54_51_fu_2462_p2;
reg   [63:0] add_ln54_51_reg_3321;
wire   [63:0] add_ln54_56_fu_2516_p2;
reg   [63:0] add_ln54_56_reg_3326;
wire   [63:0] add_ln54_59_fu_2534_p2;
reg   [63:0] add_ln54_59_reg_3331;
wire   [63:0] add_ln54_63_fu_2570_p2;
reg   [63:0] add_ln54_63_reg_3336;
wire   [63:0] add_ln54_66_fu_2588_p2;
reg   [63:0] add_ln54_66_reg_3341;
reg   [3:0] i1_2_fu_158;
wire   [3:0] i1_4_fu_1308_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i1_2_load;
wire    ap_block_pp0_stage0;
reg   [63:0] add65295_fu_162;
wire   [63:0] add_ln54_4_fu_1926_p2;
reg   [63:0] add65_129296_fu_166;
wire   [63:0] add_ln54_10_fu_2004_p2;
reg   [63:0] add65_271297_fu_170;
wire   [63:0] add_ln54_17_fu_2682_p2;
reg   [63:0] add65_3113298_fu_174;
wire   [63:0] add_ln54_25_fu_2692_p2;
reg   [63:0] add65_4155299_fu_178;
wire   [63:0] add_ln54_34_fu_2702_p2;
reg   [63:0] add65_5300_fu_182;
wire   [63:0] add_ln54_44_fu_2722_p2;
reg   [63:0] add65_6301_fu_186;
wire   [63:0] add_ln54_53_fu_2732_p2;
reg   [63:0] add65_7302_fu_190;
wire   [63:0] add_ln54_61_fu_2742_p2;
reg   [63:0] add65_8303_fu_194;
wire   [63:0] add_ln54_68_fu_2752_p2;
reg   [63:0] add65_9304_fu_198;
wire   [63:0] add_ln54_74_fu_2636_p2;
reg   [4:0] i1_fu_202;
wire   [4:0] add_ln39_fu_1302_p2;
reg   [4:0] ap_sig_allocacmp_i1_3;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln54_fu_402_p0;
wire   [63:0] zext_ln54_fu_1388_p1;
wire   [31:0] mul_ln54_fu_402_p1;
wire   [63:0] zext_ln52_fu_1352_p1;
wire   [31:0] mul_ln54_1_fu_406_p0;
wire   [63:0] zext_ln52_10_fu_1601_p1;
wire   [31:0] mul_ln54_1_fu_406_p1;
wire   [63:0] zext_ln54_6_fu_1620_p1;
wire   [31:0] mul_ln54_2_fu_410_p0;
wire   [63:0] zext_ln52_20_fu_1821_p1;
wire   [31:0] mul_ln54_2_fu_410_p1;
wire   [31:0] mul_ln54_3_fu_414_p0;
wire   [63:0] zext_ln52_21_fu_1879_p1;
wire   [31:0] mul_ln54_3_fu_414_p1;
wire   [31:0] mul_ln54_4_fu_418_p0;
wire   [63:0] zext_ln52_19_fu_1761_p1;
wire   [31:0] mul_ln54_4_fu_418_p1;
wire   [63:0] zext_ln54_13_fu_1780_p1;
wire   [31:0] mul_ln54_5_fu_422_p0;
wire   [63:0] zext_ln52_1_fu_1395_p1;
wire   [31:0] mul_ln54_5_fu_422_p1;
wire   [31:0] mul_ln54_6_fu_426_p0;
wire   [31:0] mul_ln54_6_fu_426_p1;
wire   [31:0] mul_ln54_7_fu_430_p0;
wire   [31:0] mul_ln54_7_fu_430_p1;
wire   [63:0] zext_ln54_7_fu_1638_p1;
wire   [31:0] mul_ln54_8_fu_434_p0;
wire   [31:0] mul_ln54_8_fu_434_p1;
wire   [63:0] zext_ln54_14_fu_1796_p1;
wire   [31:0] mul_ln54_9_fu_438_p0;
wire   [31:0] mul_ln54_9_fu_438_p1;
wire   [31:0] mul_ln54_10_fu_442_p0;
wire   [63:0] zext_ln54_1_fu_1429_p1;
wire   [31:0] mul_ln54_10_fu_442_p1;
wire   [31:0] mul_ln54_11_fu_446_p0;
wire   [63:0] zext_ln52_2_fu_1436_p1;
wire   [31:0] mul_ln54_11_fu_446_p1;
wire   [31:0] mul_ln54_12_fu_450_p0;
wire   [63:0] zext_ln54_2_fu_1457_p1;
wire   [31:0] mul_ln54_12_fu_450_p1;
wire   [31:0] mul_ln54_13_fu_454_p0;
wire   [31:0] mul_ln54_13_fu_454_p1;
wire   [63:0] zext_ln54_8_fu_1649_p1;
wire   [31:0] mul_ln54_14_fu_458_p0;
wire   [31:0] mul_ln54_14_fu_458_p1;
wire   [63:0] zext_ln52_11_fu_1644_p1;
wire   [31:0] mul_ln54_15_fu_462_p0;
wire   [31:0] mul_ln54_15_fu_462_p1;
wire   [31:0] mul_ln54_16_fu_466_p0;
wire   [31:0] mul_ln54_16_fu_466_p1;
wire   [31:0] mul_ln54_17_fu_470_p0;
wire   [31:0] mul_ln54_17_fu_470_p1;
wire   [31:0] mul_ln54_18_fu_474_p0;
wire   [31:0] mul_ln54_18_fu_474_p1;
wire   [31:0] mul_ln54_19_fu_478_p0;
wire   [63:0] zext_ln52_3_fu_1464_p1;
wire   [31:0] mul_ln54_19_fu_478_p1;
wire   [31:0] mul_ln54_20_fu_482_p0;
wire   [31:0] mul_ln54_20_fu_482_p1;
wire   [31:0] mul_ln54_21_fu_486_p0;
wire   [63:0] zext_ln54_3_fu_1502_p1;
wire   [31:0] mul_ln54_21_fu_486_p1;
wire   [31:0] mul_ln54_22_fu_490_p0;
wire   [31:0] mul_ln54_22_fu_490_p1;
wire   [63:0] zext_ln52_12_fu_1655_p1;
wire   [31:0] mul_ln54_23_fu_494_p0;
wire   [31:0] mul_ln54_23_fu_494_p1;
wire   [63:0] zext_ln54_9_fu_1678_p1;
wire   [31:0] mul_ln54_24_fu_498_p0;
wire   [31:0] mul_ln54_24_fu_498_p1;
wire   [31:0] mul_ln54_25_fu_502_p0;
wire   [31:0] mul_ln54_25_fu_502_p1;
wire   [31:0] mul_ln54_26_fu_506_p0;
wire   [31:0] mul_ln54_26_fu_506_p1;
wire   [31:0] mul_ln54_27_fu_510_p0;
wire   [63:0] zext_ln52_4_fu_1509_p1;
wire   [31:0] mul_ln54_27_fu_510_p1;
wire   [31:0] mul_ln54_28_fu_514_p0;
wire   [31:0] mul_ln54_28_fu_514_p1;
wire   [31:0] mul_ln54_29_fu_518_p0;
wire   [31:0] mul_ln54_29_fu_518_p1;
wire   [63:0] zext_ln52_13_fu_1684_p1;
wire   [31:0] mul_ln54_30_fu_522_p0;
wire   [31:0] mul_ln54_30_fu_522_p1;
wire   [31:0] mul_ln54_31_fu_526_p0;
wire   [31:0] mul_ln54_31_fu_526_p1;
wire   [31:0] mul_ln54_32_fu_530_p0;
wire   [63:0] zext_ln54_4_fu_1528_p1;
wire   [31:0] mul_ln54_32_fu_530_p1;
wire   [31:0] mul_ln54_33_fu_534_p0;
wire   [31:0] mul_ln54_33_fu_534_p1;
wire   [63:0] zext_ln54_10_fu_1689_p1;
wire   [31:0] mul_ln54_34_fu_538_p0;
wire   [31:0] mul_ln54_34_fu_538_p1;
wire   [31:0] mul_ln54_35_fu_542_p0;
wire   [31:0] mul_ln54_35_fu_542_p1;
wire   [63:0] zext_ln52_14_fu_1695_p1;
wire   [31:0] mul_ln54_36_fu_546_p0;
wire   [31:0] mul_ln54_36_fu_546_p1;
wire   [31:0] mul_ln54_37_fu_550_p0;
wire   [31:0] mul_ln54_37_fu_550_p1;
wire   [31:0] mul_ln54_38_fu_554_p0;
wire   [31:0] mul_ln54_38_fu_554_p1;
wire   [31:0] mul_ln54_39_fu_558_p0;
wire   [63:0] zext_ln52_5_fu_1535_p1;
wire   [31:0] mul_ln54_39_fu_558_p1;
wire   [31:0] mul_ln54_40_fu_562_p0;
wire   [31:0] mul_ln54_40_fu_562_p1;
wire   [31:0] mul_ln54_41_fu_566_p0;
wire   [63:0] zext_ln54_5_fu_1557_p1;
wire   [31:0] mul_ln54_41_fu_566_p1;
wire   [31:0] mul_ln54_42_fu_570_p0;
wire   [31:0] mul_ln54_42_fu_570_p1;
wire   [63:0] zext_ln54_11_fu_1718_p1;
wire   [31:0] mul_ln54_43_fu_574_p0;
wire   [31:0] mul_ln54_43_fu_574_p1;
wire   [31:0] mul_ln54_44_fu_578_p0;
wire   [31:0] mul_ln54_44_fu_578_p1;
wire   [31:0] mul_ln54_45_fu_582_p0;
wire   [31:0] mul_ln54_45_fu_582_p1;
wire   [31:0] mul_ln54_46_fu_586_p0;
wire   [31:0] mul_ln54_46_fu_586_p1;
wire   [31:0] mul_ln54_47_fu_590_p0;
wire   [63:0] zext_ln52_6_fu_1564_p1;
wire   [31:0] mul_ln54_47_fu_590_p1;
wire   [31:0] mul_ln54_48_fu_594_p0;
wire   [31:0] mul_ln54_48_fu_594_p1;
wire   [31:0] mul_ln54_49_fu_598_p0;
wire   [31:0] mul_ln54_49_fu_598_p1;
wire   [31:0] mul_ln54_50_fu_602_p0;
wire   [31:0] mul_ln54_50_fu_602_p1;
wire   [31:0] mul_ln54_51_fu_606_p0;
wire   [31:0] mul_ln54_51_fu_606_p1;
wire   [31:0] mul_ln54_52_fu_610_p0;
wire   [31:0] mul_ln54_52_fu_610_p1;
wire   [63:0] zext_ln52_15_fu_1724_p1;
wire   [31:0] mul_ln54_53_fu_614_p0;
wire   [31:0] mul_ln54_53_fu_614_p1;
wire   [31:0] mul_ln54_54_fu_618_p0;
wire   [63:0] zext_ln52_7_fu_1569_p1;
wire   [31:0] mul_ln54_54_fu_618_p1;
wire   [31:0] mul_ln54_55_fu_622_p0;
wire   [31:0] mul_ln54_55_fu_622_p1;
wire   [31:0] mul_ln54_56_fu_626_p0;
wire   [31:0] mul_ln54_56_fu_626_p1;
wire   [31:0] mul_ln54_57_fu_630_p0;
wire   [31:0] mul_ln54_57_fu_630_p1;
wire   [31:0] mul_ln54_58_fu_634_p0;
wire   [31:0] mul_ln54_58_fu_634_p1;
wire   [31:0] mul_ln54_59_fu_638_p0;
wire   [31:0] mul_ln54_59_fu_638_p1;
wire   [31:0] mul_ln54_60_fu_642_p0;
wire   [31:0] mul_ln54_60_fu_642_p1;
wire   [31:0] mul_ln54_61_fu_646_p0;
wire   [31:0] mul_ln54_61_fu_646_p1;
wire   [63:0] zext_ln52_16_fu_1729_p1;
wire   [31:0] mul_ln54_62_fu_650_p0;
wire   [31:0] mul_ln54_62_fu_650_p1;
wire   [31:0] mul_ln54_63_fu_654_p0;
wire   [31:0] mul_ln54_63_fu_654_p1;
wire   [31:0] mul_ln54_64_fu_658_p0;
wire   [31:0] mul_ln54_64_fu_658_p1;
wire   [31:0] mul_ln54_65_fu_662_p0;
wire   [31:0] mul_ln54_65_fu_662_p1;
wire   [31:0] mul_ln54_66_fu_666_p0;
wire   [31:0] mul_ln54_66_fu_666_p1;
wire   [31:0] mul_ln54_67_fu_670_p0;
wire   [31:0] mul_ln54_67_fu_670_p1;
wire   [31:0] mul_ln54_68_fu_674_p0;
wire   [31:0] mul_ln54_68_fu_674_p1;
wire   [31:0] mul_ln54_69_fu_678_p0;
wire   [31:0] mul_ln54_69_fu_678_p1;
wire   [31:0] mul_ln54_70_fu_682_p0;
wire   [31:0] mul_ln54_70_fu_682_p1;
wire   [31:0] mul_ln54_71_fu_686_p0;
wire   [31:0] mul_ln54_71_fu_686_p1;
wire   [31:0] mul_ln54_72_fu_690_p0;
wire   [31:0] mul_ln54_72_fu_690_p1;
wire   [31:0] mul_ln54_73_fu_694_p0;
wire   [31:0] mul_ln54_73_fu_694_p1;
wire   [31:0] mul_ln54_74_fu_698_p0;
wire   [31:0] mul_ln54_74_fu_698_p1;
wire  signed [6:0] mul_ln52_fu_702_p1;
wire  signed [31:0] tmp_6_fu_970_p12;
wire  signed [6:0] mul_ln52_2_fu_707_p1;
wire  signed [31:0] tmp_s_fu_1089_p12;
wire  signed [6:0] mul_ln52_4_fu_711_p1;
wire  signed [6:0] mul_ln52_6_fu_715_p1;
wire  signed [31:0] select_ln52_3_fu_1157_p3;
wire  signed [6:0] mul_ln52_8_fu_719_p1;
wire  signed [6:0] mul_ln52_10_fu_723_p1;
wire  signed [31:0] tmp_8_fu_1016_p12;
wire  signed [6:0] mul_ln52_12_fu_728_p1;
wire  signed [6:0] mul_ln52_14_fu_732_p1;
wire  signed [31:0] select_ln52_6_fu_1292_p3;
wire  signed [6:0] mul_ln52_16_fu_736_p1;
wire   [5:0] mul_ln52_1_fu_740_p1;
wire   [5:0] mul_ln52_3_fu_746_p1;
wire   [5:0] mul_ln52_5_fu_751_p1;
wire   [5:0] mul_ln52_7_fu_756_p1;
wire   [5:0] mul_ln52_9_fu_761_p1;
wire   [5:0] mul_ln52_11_fu_767_p1;
wire   [5:0] mul_ln52_13_fu_772_p1;
wire   [5:0] mul_ln52_15_fu_777_p1;
wire   [4:0] add_ln51_fu_880_p2;
wire   [0:0] and_ln51_fu_892_p2;
wire   [4:0] add_ln52_fu_919_p2;
wire   [4:0] add_ln51_1_fu_937_p2;
wire   [0:0] and_ln51_1_fu_949_p2;
wire   [3:0] tmp_6_fu_970_p11;
wire   [3:0] tmp_8_fu_1016_p11;
wire   [4:0] add_ln52_1_fu_1004_p2;
wire   [4:0] add_ln51_2_fu_1056_p2;
wire   [0:0] and_ln51_2_fu_1068_p2;
wire   [3:0] tmp_s_fu_1089_p11;
wire   [3:0] tmp_2_fu_1129_p11;
wire   [3:0] tmp_4_fu_1173_p10;
wire   [2:0] tmp_10_fu_1205_p9;
wire   [2:0] tmp_11_fu_1235_p8;
wire   [0:0] and_ln51_3_fu_1262_p2;
wire   [0:0] and_ln51_4_fu_1277_p2;
wire   [31:0] tmp_fu_1333_p12;
wire   [2:0] tmp_1_fu_1376_p7;
wire   [31:0] tmp_1_fu_1376_p8;
wire   [31:0] tmp_3_fu_1405_p7;
wire   [0:0] and_ln53_fu_1401_p2;
wire   [31:0] shl_ln54_fu_1415_p2;
wire   [31:0] select_ln54_fu_1421_p3;
wire   [1:0] tmp_5_fu_1447_p5;
wire   [31:0] tmp_5_fu_1447_p6;
wire   [1:0] tmp_7_fu_1479_p4;
wire   [31:0] tmp_7_fu_1479_p5;
wire   [0:0] and_ln53_1_fu_1470_p2;
wire   [31:0] shl_ln54_1_fu_1488_p2;
wire   [31:0] select_ln54_1_fu_1494_p3;
wire   [0:0] tmp_9_fu_1520_p3;
wire   [31:0] tmp_9_fu_1520_p4;
wire   [0:0] and_ln53_2_fu_1541_p2;
wire   [31:0] shl_ln54_2_fu_1545_p2;
wire   [31:0] select_ln54_2_fu_1550_p3;
wire   [31:0] tmp_12_fu_1582_p12;
wire   [31:0] shl_ln54_3_fu_1625_p2;
wire   [31:0] select_ln54_3_fu_1631_p3;
wire   [0:0] and_ln53_3_fu_1660_p2;
wire   [31:0] shl_ln54_4_fu_1664_p2;
wire   [31:0] select_ln54_4_fu_1670_p3;
wire   [0:0] and_ln53_4_fu_1700_p2;
wire   [31:0] shl_ln54_5_fu_1704_p2;
wire   [31:0] select_ln54_5_fu_1710_p3;
wire   [31:0] tmp_13_fu_1742_p12;
wire   [31:0] shl_ln54_6_fu_1785_p2;
wire   [31:0] select_ln54_6_fu_1790_p3;
wire   [31:0] tmp_14_fu_1802_p12;
wire   [31:0] shl_ln54_7_fu_1844_p2;
wire   [31:0] select_ln54_7_fu_1849_p3;
wire   [31:0] tmp_15_fu_1860_p12;
wire   [63:0] mul_ln54_fu_402_p2;
wire   [63:0] mul_ln54_1_fu_406_p2;
wire   [63:0] mul_ln54_2_fu_410_p2;
wire   [63:0] mul_ln54_3_fu_414_p2;
wire   [63:0] add_ln54_1_fu_1908_p2;
wire   [63:0] mul_ln54_4_fu_418_p2;
wire   [63:0] add_ln54_2_fu_1914_p2;
wire   [63:0] add_ln54_fu_1902_p2;
wire   [63:0] add_ln54_3_fu_1920_p2;
wire   [31:0] shl_ln54_8_fu_1932_p2;
wire   [31:0] select_ln54_8_fu_1937_p3;
wire   [63:0] mul_ln54_5_fu_422_p2;
wire   [63:0] select_ln54_9_fu_1948_p3;
wire   [63:0] mul_ln54_10_fu_442_p2;
wire   [63:0] select_ln54_10_fu_1961_p3;
wire   [63:0] and_ln54_1_fu_1968_p2;
wire   [63:0] mul_ln54_7_fu_430_p2;
wire   [63:0] add_ln54_5_fu_1974_p2;
wire   [63:0] and_ln54_fu_1955_p2;
wire   [63:0] mul_ln54_6_fu_426_p2;
wire   [63:0] mul_ln54_9_fu_438_p2;
wire   [63:0] add_ln54_7_fu_1986_p2;
wire   [63:0] mul_ln54_8_fu_434_p2;
wire   [63:0] add_ln54_8_fu_1992_p2;
wire   [63:0] add_ln54_6_fu_1980_p2;
wire   [63:0] add_ln54_9_fu_1998_p2;
wire   [63:0] mul_ln54_11_fu_446_p2;
wire   [63:0] select_ln54_11_fu_2010_p3;
wire   [63:0] mul_ln54_12_fu_450_p2;
wire   [63:0] select_ln54_12_fu_2023_p3;
wire   [63:0] mul_ln54_13_fu_454_p2;
wire   [63:0] mul_ln54_14_fu_458_p2;
wire   [63:0] and_ln54_3_fu_2030_p2;
wire   [63:0] mul_ln54_17_fu_470_p2;
wire   [63:0] add_ln54_11_fu_2048_p2;
wire   [63:0] and_ln54_2_fu_2017_p2;
wire   [63:0] and_ln54_5_fu_2042_p2;
wire   [63:0] and_ln54_4_fu_2036_p2;
wire   [63:0] mul_ln54_16_fu_466_p2;
wire   [63:0] mul_ln54_15_fu_462_p2;
wire   [63:0] add_ln54_14_fu_2066_p2;
wire   [63:0] add_ln54_13_fu_2060_p2;
wire   [63:0] mul_ln54_19_fu_478_p2;
wire   [63:0] select_ln54_13_fu_2078_p3;
wire   [63:0] mul_ln54_20_fu_482_p2;
wire   [63:0] mul_ln54_21_fu_486_p2;
wire   [63:0] select_ln54_14_fu_2097_p3;
wire   [63:0] mul_ln54_22_fu_490_p2;
wire   [63:0] mul_ln54_23_fu_494_p2;
wire   [63:0] mul_ln54_24_fu_498_p2;
wire   [63:0] and_ln54_6_fu_2085_p2;
wire   [63:0] and_ln54_8_fu_2104_p2;
wire   [63:0] and_ln54_10_fu_2116_p2;
wire   [63:0] and_ln54_9_fu_2110_p2;
wire   [63:0] add_ln54_19_fu_2134_p2;
wire   [63:0] add_ln54_18_fu_2128_p2;
wire   [63:0] mul_ln54_18_fu_474_p2;
wire   [63:0] and_ln54_7_fu_2091_p2;
wire   [63:0] and_ln54_11_fu_2122_p2;
wire   [63:0] mul_ln54_25_fu_502_p2;
wire   [63:0] add_ln54_22_fu_2152_p2;
wire   [63:0] add_ln54_21_fu_2146_p2;
wire   [63:0] mul_ln54_26_fu_506_p2;
wire   [63:0] mul_ln54_27_fu_510_p2;
wire   [63:0] select_ln54_15_fu_2170_p3;
wire   [63:0] mul_ln54_29_fu_518_p2;
wire   [63:0] mul_ln54_30_fu_522_p2;
wire   [63:0] mul_ln54_31_fu_526_p2;
wire   [63:0] mul_ln54_32_fu_530_p2;
wire   [63:0] select_ln54_16_fu_2201_p3;
wire   [63:0] mul_ln54_33_fu_534_p2;
wire   [63:0] mul_ln54_34_fu_538_p2;
wire   [63:0] and_ln54_13_fu_2177_p2;
wire   [63:0] and_ln54_17_fu_2208_p2;
wire   [63:0] and_ln54_14_fu_2183_p2;
wire   [63:0] and_ln54_18_fu_2214_p2;
wire   [63:0] add_ln54_27_fu_2232_p2;
wire   [63:0] add_ln54_26_fu_2226_p2;
wire   [63:0] and_ln54_19_fu_2220_p2;
wire   [63:0] and_ln54_16_fu_2195_p2;
wire   [63:0] and_ln54_12_fu_2164_p2;
wire   [63:0] and_ln54_15_fu_2189_p2;
wire   [63:0] add_ln54_30_fu_2250_p2;
wire   [63:0] mul_ln54_28_fu_514_p2;
wire   [63:0] add_ln54_31_fu_2256_p2;
wire   [63:0] add_ln54_29_fu_2244_p2;
wire   [63:0] mul_ln54_35_fu_542_p2;
wire   [63:0] mul_ln54_36_fu_546_p2;
wire   [63:0] mul_ln54_37_fu_550_p2;
wire   [63:0] mul_ln54_38_fu_554_p2;
wire   [63:0] mul_ln54_39_fu_558_p2;
wire   [63:0] select_ln54_17_fu_2292_p3;
wire   [63:0] mul_ln54_40_fu_562_p2;
wire   [63:0] mul_ln54_41_fu_566_p2;
wire   [63:0] select_ln54_18_fu_2311_p3;
wire   [63:0] mul_ln54_42_fu_570_p2;
wire   [63:0] mul_ln54_43_fu_574_p2;
wire   [63:0] mul_ln54_44_fu_578_p2;
wire   [63:0] and_ln54_28_fu_2330_p2;
wire   [63:0] and_ln54_21_fu_2274_p2;
wire   [63:0] and_ln54_23_fu_2286_p2;
wire   [63:0] and_ln54_29_fu_2336_p2;
wire   [63:0] and_ln54_24_fu_2299_p2;
wire   [63:0] and_ln54_26_fu_2318_p2;
wire   [63:0] and_ln54_27_fu_2324_p2;
wire   [63:0] add_ln54_36_fu_2354_p2;
wire   [63:0] and_ln54_20_fu_2268_p2;
wire   [63:0] add_ln54_35_fu_2360_p2;
wire   [63:0] add_ln54_37_fu_2366_p2;
wire   [63:0] and_ln54_25_fu_2305_p2;
wire   [63:0] mul_ln54_45_fu_582_p2;
wire   [63:0] mul_ln54_46_fu_586_p2;
wire   [63:0] mul_ln54_48_fu_594_p2;
wire   [63:0] mul_ln54_49_fu_598_p2;
wire   [63:0] mul_ln54_50_fu_602_p2;
wire   [63:0] mul_ln54_51_fu_606_p2;
wire   [63:0] mul_ln54_52_fu_610_p2;
wire   [63:0] mul_ln54_53_fu_614_p2;
wire   [63:0] mul_ln54_47_fu_590_p2;
wire   [63:0] and_ln54_36_fu_2414_p2;
wire   [63:0] and_ln54_34_fu_2402_p2;
wire   [63:0] and_ln54_32_fu_2390_p2;
wire   [63:0] add_ln54_46_fu_2432_p2;
wire   [63:0] add_ln54_45_fu_2426_p2;
wire   [63:0] and_ln54_37_fu_2420_p2;
wire   [63:0] and_ln54_31_fu_2384_p2;
wire   [63:0] and_ln54_30_fu_2378_p2;
wire   [63:0] and_ln54_33_fu_2396_p2;
wire   [63:0] add_ln54_49_fu_2450_p2;
wire   [63:0] and_ln54_35_fu_2408_p2;
wire   [63:0] add_ln54_50_fu_2456_p2;
wire   [63:0] add_ln54_48_fu_2444_p2;
wire   [63:0] mul_ln54_55_fu_622_p2;
wire   [63:0] mul_ln54_56_fu_626_p2;
wire   [63:0] mul_ln54_57_fu_630_p2;
wire   [63:0] mul_ln54_58_fu_634_p2;
wire   [63:0] mul_ln54_59_fu_638_p2;
wire   [63:0] mul_ln54_60_fu_642_p2;
wire   [63:0] mul_ln54_54_fu_618_p2;
wire   [63:0] mul_ln54_61_fu_646_p2;
wire   [63:0] and_ln54_43_fu_2498_p2;
wire   [63:0] and_ln54_41_fu_2486_p2;
wire   [63:0] add_ln54_55_fu_2510_p2;
wire   [63:0] add_ln54_54_fu_2504_p2;
wire   [63:0] and_ln54_42_fu_2492_p2;
wire   [63:0] and_ln54_40_fu_2480_p2;
wire   [63:0] and_ln54_38_fu_2468_p2;
wire   [63:0] and_ln54_39_fu_2474_p2;
wire   [63:0] add_ln54_58_fu_2528_p2;
wire   [63:0] add_ln54_57_fu_2522_p2;
wire   [63:0] mul_ln54_62_fu_650_p2;
wire   [63:0] mul_ln54_63_fu_654_p2;
wire   [63:0] mul_ln54_64_fu_658_p2;
wire   [63:0] mul_ln54_65_fu_662_p2;
wire   [63:0] mul_ln54_67_fu_670_p2;
wire   [63:0] mul_ln54_68_fu_674_p2;
wire   [63:0] add_ln54_62_fu_2564_p2;
wire   [63:0] mul_ln54_66_fu_666_p2;
wire   [63:0] and_ln54_45_fu_2546_p2;
wire   [63:0] and_ln54_47_fu_2558_p2;
wire   [63:0] and_ln54_44_fu_2540_p2;
wire   [63:0] and_ln54_46_fu_2552_p2;
wire   [63:0] add_ln54_65_fu_2582_p2;
wire   [63:0] add_ln54_64_fu_2576_p2;
wire   [63:0] mul_ln54_69_fu_678_p2;
wire   [63:0] mul_ln54_74_fu_698_p2;
wire   [63:0] mul_ln54_70_fu_682_p2;
wire   [63:0] mul_ln54_73_fu_694_p2;
wire   [63:0] add_ln54_69_fu_2606_p2;
wire   [63:0] mul_ln54_71_fu_686_p2;
wire   [63:0] and_ln54_48_fu_2594_p2;
wire   [63:0] and_ln54_49_fu_2600_p2;
wire   [63:0] add_ln54_71_fu_2618_p2;
wire   [63:0] mul_ln54_72_fu_690_p2;
wire   [63:0] add_ln54_72_fu_2624_p2;
wire   [63:0] add_ln54_70_fu_2612_p2;
wire   [63:0] add_ln54_73_fu_2630_p2;
wire   [63:0] add_ln54_16_fu_2678_p2;
wire   [63:0] add_ln54_24_fu_2688_p2;
wire   [63:0] add_ln54_33_fu_2698_p2;
wire   [63:0] add_ln54_41_fu_2708_p2;
wire   [63:0] add_ln54_42_fu_2712_p2;
wire   [63:0] add_ln54_43_fu_2717_p2;
wire   [63:0] add_ln54_52_fu_2728_p2;
wire   [63:0] add_ln54_60_fu_2738_p2;
wire   [63:0] add_ln54_67_fu_2748_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire  signed [31:0] mul_ln52_10_fu_723_p10;
wire  signed [31:0] mul_ln52_12_fu_728_p10;
wire  signed [31:0] mul_ln52_2_fu_707_p10;
wire  signed [31:0] mul_ln52_4_fu_711_p10;
wire  signed [31:0] mul_ln52_fu_702_p10;
wire   [63:0] mul_ln54_2_fu_410_p10;
wire   [63:0] mul_ln54_3_fu_414_p10;
wire   [63:0] mul_ln54_66_fu_666_p00;
wire   [63:0] mul_ln54_67_fu_670_p10;
wire   [63:0] mul_ln54_6_fu_426_p10;
wire   [63:0] mul_ln54_70_fu_682_p00;
wire   [63:0] mul_ln54_71_fu_686_p10;
wire   [63:0] mul_ln54_9_fu_438_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U25(
    .din0(mul_ln54_fu_402_p0),
    .din1(mul_ln54_fu_402_p1),
    .dout(mul_ln54_fu_402_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U26(
    .din0(mul_ln54_1_fu_406_p0),
    .din1(mul_ln54_1_fu_406_p1),
    .dout(mul_ln54_1_fu_406_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U27(
    .din0(mul_ln54_2_fu_410_p0),
    .din1(mul_ln54_2_fu_410_p1),
    .dout(mul_ln54_2_fu_410_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U28(
    .din0(mul_ln54_3_fu_414_p0),
    .din1(mul_ln54_3_fu_414_p1),
    .dout(mul_ln54_3_fu_414_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U29(
    .din0(mul_ln54_4_fu_418_p0),
    .din1(mul_ln54_4_fu_418_p1),
    .dout(mul_ln54_4_fu_418_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U30(
    .din0(mul_ln54_5_fu_422_p0),
    .din1(mul_ln54_5_fu_422_p1),
    .dout(mul_ln54_5_fu_422_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U31(
    .din0(mul_ln54_6_fu_426_p0),
    .din1(mul_ln54_6_fu_426_p1),
    .dout(mul_ln54_6_fu_426_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U32(
    .din0(mul_ln54_7_fu_430_p0),
    .din1(mul_ln54_7_fu_430_p1),
    .dout(mul_ln54_7_fu_430_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U33(
    .din0(mul_ln54_8_fu_434_p0),
    .din1(mul_ln54_8_fu_434_p1),
    .dout(mul_ln54_8_fu_434_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln54_9_fu_438_p0),
    .din1(mul_ln54_9_fu_438_p1),
    .dout(mul_ln54_9_fu_438_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln54_10_fu_442_p0),
    .din1(mul_ln54_10_fu_442_p1),
    .dout(mul_ln54_10_fu_442_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln54_11_fu_446_p0),
    .din1(mul_ln54_11_fu_446_p1),
    .dout(mul_ln54_11_fu_446_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln54_12_fu_450_p0),
    .din1(mul_ln54_12_fu_450_p1),
    .dout(mul_ln54_12_fu_450_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln54_13_fu_454_p0),
    .din1(mul_ln54_13_fu_454_p1),
    .dout(mul_ln54_13_fu_454_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln54_14_fu_458_p0),
    .din1(mul_ln54_14_fu_458_p1),
    .dout(mul_ln54_14_fu_458_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln54_15_fu_462_p0),
    .din1(mul_ln54_15_fu_462_p1),
    .dout(mul_ln54_15_fu_462_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln54_16_fu_466_p0),
    .din1(mul_ln54_16_fu_466_p1),
    .dout(mul_ln54_16_fu_466_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln54_17_fu_470_p0),
    .din1(mul_ln54_17_fu_470_p1),
    .dout(mul_ln54_17_fu_470_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln54_18_fu_474_p0),
    .din1(mul_ln54_18_fu_474_p1),
    .dout(mul_ln54_18_fu_474_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln54_19_fu_478_p0),
    .din1(mul_ln54_19_fu_478_p1),
    .dout(mul_ln54_19_fu_478_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln54_20_fu_482_p0),
    .din1(mul_ln54_20_fu_482_p1),
    .dout(mul_ln54_20_fu_482_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln54_21_fu_486_p0),
    .din1(mul_ln54_21_fu_486_p1),
    .dout(mul_ln54_21_fu_486_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln54_22_fu_490_p0),
    .din1(mul_ln54_22_fu_490_p1),
    .dout(mul_ln54_22_fu_490_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln54_23_fu_494_p0),
    .din1(mul_ln54_23_fu_494_p1),
    .dout(mul_ln54_23_fu_494_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(mul_ln54_24_fu_498_p0),
    .din1(mul_ln54_24_fu_498_p1),
    .dout(mul_ln54_24_fu_498_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(mul_ln54_25_fu_502_p0),
    .din1(mul_ln54_25_fu_502_p1),
    .dout(mul_ln54_25_fu_502_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(mul_ln54_26_fu_506_p0),
    .din1(mul_ln54_26_fu_506_p1),
    .dout(mul_ln54_26_fu_506_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(mul_ln54_27_fu_510_p0),
    .din1(mul_ln54_27_fu_510_p1),
    .dout(mul_ln54_27_fu_510_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln54_28_fu_514_p0),
    .din1(mul_ln54_28_fu_514_p1),
    .dout(mul_ln54_28_fu_514_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul_ln54_29_fu_518_p0),
    .din1(mul_ln54_29_fu_518_p1),
    .dout(mul_ln54_29_fu_518_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul_ln54_30_fu_522_p0),
    .din1(mul_ln54_30_fu_522_p1),
    .dout(mul_ln54_30_fu_522_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul_ln54_31_fu_526_p0),
    .din1(mul_ln54_31_fu_526_p1),
    .dout(mul_ln54_31_fu_526_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln54_32_fu_530_p0),
    .din1(mul_ln54_32_fu_530_p1),
    .dout(mul_ln54_32_fu_530_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul_ln54_33_fu_534_p0),
    .din1(mul_ln54_33_fu_534_p1),
    .dout(mul_ln54_33_fu_534_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul_ln54_34_fu_538_p0),
    .din1(mul_ln54_34_fu_538_p1),
    .dout(mul_ln54_34_fu_538_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul_ln54_35_fu_542_p0),
    .din1(mul_ln54_35_fu_542_p1),
    .dout(mul_ln54_35_fu_542_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul_ln54_36_fu_546_p0),
    .din1(mul_ln54_36_fu_546_p1),
    .dout(mul_ln54_36_fu_546_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(mul_ln54_37_fu_550_p0),
    .din1(mul_ln54_37_fu_550_p1),
    .dout(mul_ln54_37_fu_550_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul_ln54_38_fu_554_p0),
    .din1(mul_ln54_38_fu_554_p1),
    .dout(mul_ln54_38_fu_554_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul_ln54_39_fu_558_p0),
    .din1(mul_ln54_39_fu_558_p1),
    .dout(mul_ln54_39_fu_558_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln54_40_fu_562_p0),
    .din1(mul_ln54_40_fu_562_p1),
    .dout(mul_ln54_40_fu_562_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln54_41_fu_566_p0),
    .din1(mul_ln54_41_fu_566_p1),
    .dout(mul_ln54_41_fu_566_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln54_42_fu_570_p0),
    .din1(mul_ln54_42_fu_570_p1),
    .dout(mul_ln54_42_fu_570_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul_ln54_43_fu_574_p0),
    .din1(mul_ln54_43_fu_574_p1),
    .dout(mul_ln54_43_fu_574_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln54_44_fu_578_p0),
    .din1(mul_ln54_44_fu_578_p1),
    .dout(mul_ln54_44_fu_578_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln54_45_fu_582_p0),
    .din1(mul_ln54_45_fu_582_p1),
    .dout(mul_ln54_45_fu_582_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln54_46_fu_586_p0),
    .din1(mul_ln54_46_fu_586_p1),
    .dout(mul_ln54_46_fu_586_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln54_47_fu_590_p0),
    .din1(mul_ln54_47_fu_590_p1),
    .dout(mul_ln54_47_fu_590_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln54_48_fu_594_p0),
    .din1(mul_ln54_48_fu_594_p1),
    .dout(mul_ln54_48_fu_594_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln54_49_fu_598_p0),
    .din1(mul_ln54_49_fu_598_p1),
    .dout(mul_ln54_49_fu_598_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln54_50_fu_602_p0),
    .din1(mul_ln54_50_fu_602_p1),
    .dout(mul_ln54_50_fu_602_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln54_51_fu_606_p0),
    .din1(mul_ln54_51_fu_606_p1),
    .dout(mul_ln54_51_fu_606_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln54_52_fu_610_p0),
    .din1(mul_ln54_52_fu_610_p1),
    .dout(mul_ln54_52_fu_610_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln54_53_fu_614_p0),
    .din1(mul_ln54_53_fu_614_p1),
    .dout(mul_ln54_53_fu_614_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln54_54_fu_618_p0),
    .din1(mul_ln54_54_fu_618_p1),
    .dout(mul_ln54_54_fu_618_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln54_55_fu_622_p0),
    .din1(mul_ln54_55_fu_622_p1),
    .dout(mul_ln54_55_fu_622_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln54_56_fu_626_p0),
    .din1(mul_ln54_56_fu_626_p1),
    .dout(mul_ln54_56_fu_626_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln54_57_fu_630_p0),
    .din1(mul_ln54_57_fu_630_p1),
    .dout(mul_ln54_57_fu_630_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln54_58_fu_634_p0),
    .din1(mul_ln54_58_fu_634_p1),
    .dout(mul_ln54_58_fu_634_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln54_59_fu_638_p0),
    .din1(mul_ln54_59_fu_638_p1),
    .dout(mul_ln54_59_fu_638_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln54_60_fu_642_p0),
    .din1(mul_ln54_60_fu_642_p1),
    .dout(mul_ln54_60_fu_642_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln54_61_fu_646_p0),
    .din1(mul_ln54_61_fu_646_p1),
    .dout(mul_ln54_61_fu_646_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln54_62_fu_650_p0),
    .din1(mul_ln54_62_fu_650_p1),
    .dout(mul_ln54_62_fu_650_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln54_63_fu_654_p0),
    .din1(mul_ln54_63_fu_654_p1),
    .dout(mul_ln54_63_fu_654_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln54_64_fu_658_p0),
    .din1(mul_ln54_64_fu_658_p1),
    .dout(mul_ln54_64_fu_658_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln54_65_fu_662_p0),
    .din1(mul_ln54_65_fu_662_p1),
    .dout(mul_ln54_65_fu_662_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln54_66_fu_666_p0),
    .din1(mul_ln54_66_fu_666_p1),
    .dout(mul_ln54_66_fu_666_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln54_67_fu_670_p0),
    .din1(mul_ln54_67_fu_670_p1),
    .dout(mul_ln54_67_fu_670_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln54_68_fu_674_p0),
    .din1(mul_ln54_68_fu_674_p1),
    .dout(mul_ln54_68_fu_674_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln54_69_fu_678_p0),
    .din1(mul_ln54_69_fu_678_p1),
    .dout(mul_ln54_69_fu_678_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln54_70_fu_682_p0),
    .din1(mul_ln54_70_fu_682_p1),
    .dout(mul_ln54_70_fu_682_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln54_71_fu_686_p0),
    .din1(mul_ln54_71_fu_686_p1),
    .dout(mul_ln54_71_fu_686_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln54_72_fu_690_p0),
    .din1(mul_ln54_72_fu_690_p1),
    .dout(mul_ln54_72_fu_690_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln54_73_fu_694_p0),
    .din1(mul_ln54_73_fu_694_p1),
    .dout(mul_ln54_73_fu_694_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul_ln54_74_fu_698_p0),
    .din1(mul_ln54_74_fu_698_p1),
    .dout(mul_ln54_74_fu_698_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U100(
    .din0(arg2_r_9_reload),
    .din1(mul_ln52_fu_702_p1),
    .dout(mul_ln52_fu_702_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U101(
    .din0(tmp_6_fu_970_p12),
    .din1(mul_ln52_2_fu_707_p1),
    .dout(mul_ln52_2_fu_707_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U102(
    .din0(tmp_s_fu_1089_p12),
    .din1(mul_ln52_4_fu_711_p1),
    .dout(mul_ln52_4_fu_711_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U103(
    .din0(tmp_4_fu_1173_p11),
    .din1(mul_ln52_6_fu_715_p1),
    .dout(mul_ln52_6_fu_715_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U104(
    .din0(tmp_11_fu_1235_p9),
    .din1(mul_ln52_8_fu_719_p1),
    .dout(mul_ln52_8_fu_719_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U105(
    .din0(arg2_r_8_reload),
    .din1(mul_ln52_10_fu_723_p1),
    .dout(mul_ln52_10_fu_723_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U106(
    .din0(tmp_8_fu_1016_p12),
    .din1(mul_ln52_12_fu_728_p1),
    .dout(mul_ln52_12_fu_728_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U107(
    .din0(tmp_2_fu_1129_p12),
    .din1(mul_ln52_14_fu_732_p1),
    .dout(mul_ln52_14_fu_732_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U108(
    .din0(tmp_10_fu_1205_p10),
    .din1(mul_ln52_16_fu_736_p1),
    .dout(mul_ln52_16_fu_736_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U109(
    .din0(arg2_r_8_reload),
    .din1(mul_ln52_1_fu_740_p1),
    .dout(mul_ln52_1_fu_740_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U110(
    .din0(tmp_8_fu_1016_p12),
    .din1(mul_ln52_3_fu_746_p1),
    .dout(mul_ln52_3_fu_746_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U111(
    .din0(tmp_2_fu_1129_p12),
    .din1(mul_ln52_5_fu_751_p1),
    .dout(mul_ln52_5_fu_751_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U112(
    .din0(tmp_10_fu_1205_p10),
    .din1(mul_ln52_7_fu_756_p1),
    .dout(mul_ln52_7_fu_756_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U113(
    .din0(arg2_r_9_reload),
    .din1(mul_ln52_9_fu_761_p1),
    .dout(mul_ln52_9_fu_761_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U114(
    .din0(tmp_6_fu_970_p12),
    .din1(mul_ln52_11_fu_767_p1),
    .dout(mul_ln52_11_fu_767_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U115(
    .din0(tmp_s_fu_1089_p12),
    .din1(mul_ln52_13_fu_772_p1),
    .dout(mul_ln52_13_fu_772_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U116(
    .din0(tmp_4_fu_1173_p11),
    .din1(mul_ln52_15_fu_777_p1),
    .dout(mul_ln52_15_fu_777_p2)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U117(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_6_fu_970_p11),
    .dout(tmp_6_fu_970_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U118(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_8_fu_1016_p11),
    .dout(tmp_8_fu_1016_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U119(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_s_fu_1089_p11),
    .dout(tmp_s_fu_1089_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U120(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_2_fu_1129_p11),
    .dout(tmp_2_fu_1129_p12)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U121(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(tmp_4_fu_1173_p10),
    .dout(tmp_4_fu_1173_p11)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U122(
    .din0(32'd0),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(tmp_10_fu_1205_p9),
    .dout(tmp_10_fu_1205_p10)
);

fiat_25519_carry_mul_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U123(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(tmp_11_fu_1235_p8),
    .dout(tmp_11_fu_1235_p9)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U124(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_4_reload),
    .din5(arg1_r_5_reload),
    .din6(arg1_r_6_reload),
    .din7(arg1_r_7_reload),
    .din8(arg1_r_8_reload),
    .din9(arg1_r_9_reload),
    .din10(trunc_ln39_1_reg_3064),
    .dout(tmp_fu_1333_p12)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U125(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(tmp_1_fu_1376_p7),
    .dout(tmp_1_fu_1376_p8)
);

fiat_25519_carry_mul_mux_5_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_5_3_32_1_1_U126(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(sub_ln54_1_reg_3105),
    .dout(tmp_3_fu_1405_p7)
);

fiat_25519_carry_mul_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U127(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(tmp_5_fu_1447_p5),
    .dout(tmp_5_fu_1447_p6)
);

fiat_25519_carry_mul_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U128(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(tmp_7_fu_1479_p4),
    .dout(tmp_7_fu_1479_p5)
);

fiat_25519_carry_mul_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U129(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(tmp_9_fu_1520_p3),
    .dout(tmp_9_fu_1520_p4)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U130(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_3_reload),
    .din5(arg1_r_4_reload),
    .din6(arg1_r_5_reload),
    .din7(arg1_r_6_reload),
    .din8(arg1_r_7_reload),
    .din9(arg1_r_8_reload),
    .din10(trunc_ln39_1_reg_3064),
    .dout(tmp_12_fu_1582_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U131(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_2_reload),
    .din5(arg1_r_3_reload),
    .din6(arg1_r_4_reload),
    .din7(arg1_r_5_reload),
    .din8(arg1_r_6_reload),
    .din9(arg1_r_7_reload),
    .din10(trunc_ln39_1_reg_3064),
    .dout(tmp_13_fu_1742_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U132(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_1_reload),
    .din5(arg1_r_2_reload),
    .din6(arg1_r_3_reload),
    .din7(arg1_r_4_reload),
    .din8(arg1_r_5_reload),
    .din9(arg1_r_6_reload),
    .din10(trunc_ln39_1_reg_3064),
    .dout(tmp_14_fu_1802_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U133(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_reload),
    .din5(arg1_r_1_reload),
    .din6(arg1_r_2_reload),
    .din7(arg1_r_3_reload),
    .din8(arg1_r_4_reload),
    .din9(arg1_r_5_reload),
    .din10(trunc_ln39_1_reg_3064),
    .dout(tmp_15_fu_1860_p12)
);

fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65295_fu_162 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65295_fu_162 <= add_ln54_4_fu_1926_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65_129296_fu_166 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65_129296_fu_166 <= add_ln54_10_fu_2004_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_271297_fu_170 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_271297_fu_170 <= add_ln54_17_fu_2682_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_3113298_fu_174 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_3113298_fu_174 <= add_ln54_25_fu_2692_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_4155299_fu_178 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_4155299_fu_178 <= add_ln54_34_fu_2702_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_5300_fu_182 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_5300_fu_182 <= add_ln54_44_fu_2722_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_6301_fu_186 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_6301_fu_186 <= add_ln54_53_fu_2732_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_7302_fu_190 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_7302_fu_190 <= add_ln54_61_fu_2742_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_8303_fu_194 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_8303_fu_194 <= add_ln54_68_fu_2752_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65_9304_fu_198 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65_9304_fu_198 <= add_ln54_74_fu_2636_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_16_fu_849_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_2_fu_158 <= i1_4_fu_1308_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_2_fu_158 <= 4'd9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_16_fu_849_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_fu_202 <= add_ln39_fu_1302_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_202 <= 5'd9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln54_12_reg_3266 <= add_ln54_12_fu_2054_p2;
        add_ln54_15_reg_3271 <= add_ln54_15_fu_2072_p2;
        add_ln54_20_reg_3276 <= add_ln54_20_fu_2140_p2;
        add_ln54_23_reg_3281 <= add_ln54_23_fu_2158_p2;
        add_ln54_28_reg_3286 <= add_ln54_28_fu_2238_p2;
        add_ln54_32_reg_3291 <= add_ln54_32_fu_2262_p2;
        add_ln54_38_reg_3311 <= add_ln54_38_fu_2372_p2;
        add_ln54_39_reg_3301 <= add_ln54_39_fu_2342_p2;
        add_ln54_40_reg_3306 <= add_ln54_40_fu_2348_p2;
        add_ln54_47_reg_3316 <= add_ln54_47_fu_2438_p2;
        add_ln54_51_reg_3321 <= add_ln54_51_fu_2462_p2;
        add_ln54_56_reg_3326 <= add_ln54_56_fu_2516_p2;
        add_ln54_59_reg_3331 <= add_ln54_59_fu_2534_p2;
        add_ln54_63_reg_3336 <= add_ln54_63_fu_2570_p2;
        add_ln54_66_reg_3341 <= add_ln54_66_fu_2588_p2;
        and_ln54_22_reg_3296 <= and_ln54_22_fu_2280_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_16_reg_3049 <= ap_sig_allocacmp_i1_3[32'd4];
        zext_ln54_12_cast_reg_3043[31 : 0] <= zext_ln54_12_cast_fu_782_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_849_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp32_1_reg_3220 <= cmp32_1_fu_1256_p2;
        icmp_ln51_1_reg_3126 <= icmp_ln51_1_fu_943_p2;
        icmp_ln51_2_reg_3158 <= icmp_ln51_2_fu_1062_p2;
        icmp_ln51_reg_3089 <= icmp_ln51_fu_886_p2;
        icmp_ln52_1_reg_3147 <= icmp_ln52_1_fu_1044_p2;
        icmp_ln52_reg_3115 <= icmp_ln52_fu_925_p2;
        icmp_ln53_1_reg_3136 <= icmp_ln53_1_fu_998_p2;
        icmp_ln53_2_reg_3168 <= icmp_ln53_2_fu_1117_p2;
        icmp_ln53_reg_3099 <= icmp_ln53_fu_907_p2;
        icmp_ln54_1_reg_3152 <= icmp_ln54_1_fu_1050_p2;
        icmp_ln54_reg_3120 <= icmp_ln54_fu_931_p2;
        mul_ln52_10_reg_3231 <= mul_ln52_10_fu_723_p2;
        mul_ln52_11_reg_3236 <= mul_ln52_11_fu_767_p2;
        mul_ln52_12_reg_3241 <= mul_ln52_12_fu_728_p2;
        mul_ln52_13_reg_3246 <= mul_ln52_13_fu_772_p2;
        mul_ln52_14_reg_3251 <= mul_ln52_14_fu_732_p2;
        mul_ln52_15_reg_3256 <= mul_ln52_15_fu_777_p2;
        mul_ln52_16_reg_3261 <= mul_ln52_16_fu_736_p2;
        mul_ln52_1_reg_3110 <= mul_ln52_1_fu_740_p2;
        mul_ln52_2_reg_3131 <= mul_ln52_2_fu_707_p2;
        mul_ln52_3_reg_3142 <= mul_ln52_3_fu_746_p2;
        mul_ln52_4_reg_3163 <= mul_ln52_4_fu_711_p2;
        mul_ln52_5_reg_3179 <= mul_ln52_5_fu_751_p2;
        mul_ln52_6_reg_3191 <= mul_ln52_6_fu_715_p2;
        mul_ln52_7_reg_3203 <= mul_ln52_7_fu_756_p2;
        mul_ln52_8_reg_3215 <= mul_ln52_8_fu_719_p2;
        mul_ln52_9_reg_3226 <= mul_ln52_9_fu_761_p2;
        mul_ln52_reg_3094 <= mul_ln52_fu_702_p2;
        sub_ln54_1_reg_3105 <= sub_ln54_1_fu_913_p2;
        tmp_10_reg_3196 <= tmp_10_fu_1205_p10;
        tmp_11_reg_3208 <= tmp_11_fu_1235_p9;
        tmp_2_reg_3174 <= tmp_2_fu_1129_p12;
        tmp_4_reg_3184 <= tmp_4_fu_1173_p11;
        trunc_ln39_1_reg_3064 <= trunc_ln39_1_fu_864_p1;
        trunc_ln39_2_reg_3073 <= trunc_ln39_2_fu_868_p1;
        trunc_ln39_3_reg_3078 <= trunc_ln39_3_fu_872_p1;
        trunc_ln39_4_reg_3084 <= trunc_ln39_4_fu_876_p1;
        trunc_ln39_reg_3053 <= trunc_ln39_fu_860_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65295_out_ap_vld = 1'b1;
    end else begin
        add65295_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_129296_out_ap_vld = 1'b1;
    end else begin
        add65_129296_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_271297_out_ap_vld = 1'b1;
    end else begin
        add65_271297_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_3113298_out_ap_vld = 1'b1;
    end else begin
        add65_3113298_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_4155299_out_ap_vld = 1'b1;
    end else begin
        add65_4155299_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_5300_out_ap_vld = 1'b1;
    end else begin
        add65_5300_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_6301_out_ap_vld = 1'b1;
    end else begin
        add65_6301_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_7302_out_ap_vld = 1'b1;
    end else begin
        add65_7302_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_8303_out_ap_vld = 1'b1;
    end else begin
        add65_8303_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3049 == 1'd1))) begin
        add65_9304_out_ap_vld = 1'b1;
    end else begin
        add65_9304_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_16_fu_849_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i1_2_load = 4'd9;
    end else begin
        ap_sig_allocacmp_i1_2_load = i1_2_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i1_3 = 5'd9;
    end else begin
        ap_sig_allocacmp_i1_3 = i1_fu_202;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add65295_out = add65295_fu_162;

assign add65_129296_out = add65_129296_fu_166;

assign add65_271297_out = add65_271297_fu_170;

assign add65_3113298_out = add65_3113298_fu_174;

assign add65_4155299_out = add65_4155299_fu_178;

assign add65_5300_out = add65_5300_fu_182;

assign add65_6301_out = add65_6301_fu_186;

assign add65_7302_out = add65_7302_fu_190;

assign add65_8303_out = add65_8303_fu_194;

assign add65_9304_out = add65_9304_fu_198;

assign add_ln39_fu_1302_p2 = ($signed(ap_sig_allocacmp_i1_3) + $signed(5'd27));

assign add_ln51_1_fu_937_p2 = (ap_sig_allocacmp_i1_3 + 5'd3);

assign add_ln51_2_fu_1056_p2 = (ap_sig_allocacmp_i1_3 + 5'd5);

assign add_ln51_fu_880_p2 = (ap_sig_allocacmp_i1_3 + 5'd1);

assign add_ln52_1_fu_1004_p2 = (ap_sig_allocacmp_i1_3 + 5'd4);

assign add_ln52_fu_919_p2 = (ap_sig_allocacmp_i1_3 + 5'd2);

assign add_ln54_10_fu_2004_p2 = (add65_129296_fu_166 + add_ln54_9_fu_1998_p2);

assign add_ln54_11_fu_2048_p2 = (and_ln54_3_fu_2030_p2 + mul_ln54_17_fu_470_p2);

assign add_ln54_12_fu_2054_p2 = (add_ln54_11_fu_2048_p2 + and_ln54_2_fu_2017_p2);

assign add_ln54_13_fu_2060_p2 = (and_ln54_5_fu_2042_p2 + and_ln54_4_fu_2036_p2);

assign add_ln54_14_fu_2066_p2 = (mul_ln54_16_fu_466_p2 + mul_ln54_15_fu_462_p2);

assign add_ln54_15_fu_2072_p2 = (add_ln54_14_fu_2066_p2 + add_ln54_13_fu_2060_p2);

assign add_ln54_16_fu_2678_p2 = (add_ln54_15_reg_3271 + add_ln54_12_reg_3266);

assign add_ln54_17_fu_2682_p2 = (add65_271297_fu_170 + add_ln54_16_fu_2678_p2);

assign add_ln54_18_fu_2128_p2 = (and_ln54_6_fu_2085_p2 + and_ln54_8_fu_2104_p2);

assign add_ln54_19_fu_2134_p2 = (and_ln54_10_fu_2116_p2 + and_ln54_9_fu_2110_p2);

assign add_ln54_1_fu_1908_p2 = (mul_ln54_2_fu_410_p2 + mul_ln54_3_fu_414_p2);

assign add_ln54_20_fu_2140_p2 = (add_ln54_19_fu_2134_p2 + add_ln54_18_fu_2128_p2);

assign add_ln54_21_fu_2146_p2 = (mul_ln54_18_fu_474_p2 + and_ln54_7_fu_2091_p2);

assign add_ln54_22_fu_2152_p2 = (and_ln54_11_fu_2122_p2 + mul_ln54_25_fu_502_p2);

assign add_ln54_23_fu_2158_p2 = (add_ln54_22_fu_2152_p2 + add_ln54_21_fu_2146_p2);

assign add_ln54_24_fu_2688_p2 = (add_ln54_23_reg_3281 + add_ln54_20_reg_3276);

assign add_ln54_25_fu_2692_p2 = (add65_3113298_fu_174 + add_ln54_24_fu_2688_p2);

assign add_ln54_26_fu_2226_p2 = (and_ln54_13_fu_2177_p2 + and_ln54_17_fu_2208_p2);

assign add_ln54_27_fu_2232_p2 = (and_ln54_14_fu_2183_p2 + and_ln54_18_fu_2214_p2);

assign add_ln54_28_fu_2238_p2 = (add_ln54_27_fu_2232_p2 + add_ln54_26_fu_2226_p2);

assign add_ln54_29_fu_2244_p2 = (and_ln54_19_fu_2220_p2 + and_ln54_16_fu_2195_p2);

assign add_ln54_2_fu_1914_p2 = (add_ln54_1_fu_1908_p2 + mul_ln54_4_fu_418_p2);

assign add_ln54_30_fu_2250_p2 = (and_ln54_12_fu_2164_p2 + and_ln54_15_fu_2189_p2);

assign add_ln54_31_fu_2256_p2 = (add_ln54_30_fu_2250_p2 + mul_ln54_28_fu_514_p2);

assign add_ln54_32_fu_2262_p2 = (add_ln54_31_fu_2256_p2 + add_ln54_29_fu_2244_p2);

assign add_ln54_33_fu_2698_p2 = (add_ln54_32_reg_3291 + add_ln54_28_reg_3286);

assign add_ln54_34_fu_2702_p2 = (add65_4155299_fu_178 + add_ln54_33_fu_2698_p2);

assign add_ln54_35_fu_2360_p2 = (and_ln54_27_fu_2324_p2 + add_ln54_36_fu_2354_p2);

assign add_ln54_36_fu_2354_p2 = (and_ln54_24_fu_2299_p2 + and_ln54_26_fu_2318_p2);

assign add_ln54_37_fu_2366_p2 = (and_ln54_20_fu_2268_p2 + add_ln54_35_fu_2360_p2);

assign add_ln54_38_fu_2372_p2 = (add_ln54_37_fu_2366_p2 + and_ln54_25_fu_2305_p2);

assign add_ln54_39_fu_2342_p2 = (and_ln54_28_fu_2330_p2 + and_ln54_21_fu_2274_p2);

assign add_ln54_3_fu_1920_p2 = (add_ln54_2_fu_1914_p2 + add_ln54_fu_1902_p2);

assign add_ln54_40_fu_2348_p2 = (and_ln54_23_fu_2286_p2 + and_ln54_29_fu_2336_p2);

assign add_ln54_41_fu_2708_p2 = (add_ln54_39_reg_3301 + add_ln54_40_reg_3306);

assign add_ln54_42_fu_2712_p2 = (add_ln54_38_reg_3311 + add_ln54_41_fu_2708_p2);

assign add_ln54_43_fu_2717_p2 = (add_ln54_42_fu_2712_p2 + and_ln54_22_reg_3296);

assign add_ln54_44_fu_2722_p2 = (add_ln54_43_fu_2717_p2 + add65_5300_fu_182);

assign add_ln54_45_fu_2426_p2 = (mul_ln54_47_fu_590_p2 + and_ln54_36_fu_2414_p2);

assign add_ln54_46_fu_2432_p2 = (and_ln54_34_fu_2402_p2 + and_ln54_32_fu_2390_p2);

assign add_ln54_47_fu_2438_p2 = (add_ln54_46_fu_2432_p2 + add_ln54_45_fu_2426_p2);

assign add_ln54_48_fu_2444_p2 = (and_ln54_37_fu_2420_p2 + and_ln54_31_fu_2384_p2);

assign add_ln54_49_fu_2450_p2 = (and_ln54_30_fu_2378_p2 + and_ln54_33_fu_2396_p2);

assign add_ln54_4_fu_1926_p2 = (add65295_fu_162 + add_ln54_3_fu_1920_p2);

assign add_ln54_50_fu_2456_p2 = (add_ln54_49_fu_2450_p2 + and_ln54_35_fu_2408_p2);

assign add_ln54_51_fu_2462_p2 = (add_ln54_50_fu_2456_p2 + add_ln54_48_fu_2444_p2);

assign add_ln54_52_fu_2728_p2 = (add_ln54_51_reg_3321 + add_ln54_47_reg_3316);

assign add_ln54_53_fu_2732_p2 = (add65_6301_fu_186 + add_ln54_52_fu_2728_p2);

assign add_ln54_54_fu_2504_p2 = (mul_ln54_54_fu_618_p2 + mul_ln54_61_fu_646_p2);

assign add_ln54_55_fu_2510_p2 = (and_ln54_43_fu_2498_p2 + and_ln54_41_fu_2486_p2);

assign add_ln54_56_fu_2516_p2 = (add_ln54_55_fu_2510_p2 + add_ln54_54_fu_2504_p2);

assign add_ln54_57_fu_2522_p2 = (and_ln54_42_fu_2492_p2 + and_ln54_40_fu_2480_p2);

assign add_ln54_58_fu_2528_p2 = (and_ln54_38_fu_2468_p2 + and_ln54_39_fu_2474_p2);

assign add_ln54_59_fu_2534_p2 = (add_ln54_58_fu_2528_p2 + add_ln54_57_fu_2522_p2);

assign add_ln54_5_fu_1974_p2 = (and_ln54_1_fu_1968_p2 + mul_ln54_7_fu_430_p2);

assign add_ln54_60_fu_2738_p2 = (add_ln54_59_reg_3331 + add_ln54_56_reg_3326);

assign add_ln54_61_fu_2742_p2 = (add65_7302_fu_190 + add_ln54_60_fu_2738_p2);

assign add_ln54_62_fu_2564_p2 = (mul_ln54_67_fu_670_p2 + mul_ln54_68_fu_674_p2);

assign add_ln54_63_fu_2570_p2 = (add_ln54_62_fu_2564_p2 + mul_ln54_66_fu_666_p2);

assign add_ln54_64_fu_2576_p2 = (and_ln54_45_fu_2546_p2 + and_ln54_47_fu_2558_p2);

assign add_ln54_65_fu_2582_p2 = (and_ln54_44_fu_2540_p2 + and_ln54_46_fu_2552_p2);

assign add_ln54_66_fu_2588_p2 = (add_ln54_65_fu_2582_p2 + add_ln54_64_fu_2576_p2);

assign add_ln54_67_fu_2748_p2 = (add_ln54_66_reg_3341 + add_ln54_63_reg_3336);

assign add_ln54_68_fu_2752_p2 = (add65_8303_fu_194 + add_ln54_67_fu_2748_p2);

assign add_ln54_69_fu_2606_p2 = (mul_ln54_70_fu_682_p2 + mul_ln54_73_fu_694_p2);

assign add_ln54_6_fu_1980_p2 = (add_ln54_5_fu_1974_p2 + and_ln54_fu_1955_p2);

assign add_ln54_70_fu_2612_p2 = (add_ln54_69_fu_2606_p2 + mul_ln54_71_fu_686_p2);

assign add_ln54_71_fu_2618_p2 = (and_ln54_48_fu_2594_p2 + and_ln54_49_fu_2600_p2);

assign add_ln54_72_fu_2624_p2 = (add_ln54_71_fu_2618_p2 + mul_ln54_72_fu_690_p2);

assign add_ln54_73_fu_2630_p2 = (add_ln54_72_fu_2624_p2 + add_ln54_70_fu_2612_p2);

assign add_ln54_74_fu_2636_p2 = (add65_9304_fu_198 + add_ln54_73_fu_2630_p2);

assign add_ln54_7_fu_1986_p2 = (mul_ln54_6_fu_426_p2 + mul_ln54_9_fu_438_p2);

assign add_ln54_8_fu_1992_p2 = (add_ln54_7_fu_1986_p2 + mul_ln54_8_fu_434_p2);

assign add_ln54_9_fu_1998_p2 = (add_ln54_8_fu_1992_p2 + add_ln54_6_fu_1980_p2);

assign add_ln54_fu_1902_p2 = (mul_ln54_fu_402_p2 + mul_ln54_1_fu_406_p2);

assign and_ln51_1_fu_949_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_1_fu_943_p2);

assign and_ln51_2_fu_1068_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_2_fu_1062_p2);

assign and_ln51_3_fu_1262_p2 = (icmp_ln52_fu_925_p2 & cmp32_1_fu_1256_p2);

assign and_ln51_4_fu_1277_p2 = (icmp_ln52_1_fu_1044_p2 & cmp32_1_fu_1256_p2);

assign and_ln51_fu_892_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_fu_886_p2);

assign and_ln53_1_fu_1470_p2 = (trunc_ln39_reg_3053 & icmp_ln53_1_reg_3136);

assign and_ln53_2_fu_1541_p2 = (trunc_ln39_reg_3053 & icmp_ln53_2_reg_3168);

assign and_ln53_3_fu_1660_p2 = (icmp_ln54_reg_3120 & cmp32_1_reg_3220);

assign and_ln53_4_fu_1700_p2 = (icmp_ln54_1_reg_3152 & cmp32_1_reg_3220);

assign and_ln53_fu_1401_p2 = (trunc_ln39_reg_3053 & icmp_ln53_reg_3099);

assign and_ln54_10_fu_2116_p2 = (select_ln54_12_fu_2023_p3 & mul_ln54_23_fu_494_p2);

assign and_ln54_11_fu_2122_p2 = (select_ln54_9_fu_1948_p3 & mul_ln54_24_fu_498_p2);

assign and_ln54_12_fu_2164_p2 = (select_ln54_9_fu_1948_p3 & mul_ln54_26_fu_506_p2);

assign and_ln54_13_fu_2177_p2 = (select_ln54_15_fu_2170_p3 & mul_ln54_27_fu_510_p2);

assign and_ln54_14_fu_2183_p2 = (select_ln54_13_fu_2078_p3 & mul_ln54_29_fu_518_p2);

assign and_ln54_15_fu_2189_p2 = (select_ln54_10_fu_1961_p3 & mul_ln54_30_fu_522_p2);

assign and_ln54_16_fu_2195_p2 = (select_ln54_12_fu_2023_p3 & mul_ln54_31_fu_526_p2);

assign and_ln54_17_fu_2208_p2 = (select_ln54_16_fu_2201_p3 & mul_ln54_32_fu_530_p2);

assign and_ln54_18_fu_2214_p2 = (select_ln54_14_fu_2097_p3 & mul_ln54_33_fu_534_p2);

assign and_ln54_19_fu_2220_p2 = (select_ln54_11_fu_2010_p3 & mul_ln54_34_fu_538_p2);

assign and_ln54_1_fu_1968_p2 = (select_ln54_10_fu_1961_p3 & mul_ln54_10_fu_442_p2);

assign and_ln54_20_fu_2268_p2 = (select_ln54_15_fu_2170_p3 & mul_ln54_35_fu_542_p2);

assign and_ln54_21_fu_2274_p2 = (select_ln54_12_fu_2023_p3 & mul_ln54_36_fu_546_p2);

assign and_ln54_22_fu_2280_p2 = (select_ln54_9_fu_1948_p3 & mul_ln54_37_fu_550_p2);

assign and_ln54_23_fu_2286_p2 = (select_ln54_11_fu_2010_p3 & mul_ln54_38_fu_554_p2);

assign and_ln54_24_fu_2299_p2 = (select_ln54_17_fu_2292_p3 & mul_ln54_39_fu_558_p2);

assign and_ln54_25_fu_2305_p2 = (select_ln54_14_fu_2097_p3 & mul_ln54_40_fu_562_p2);

assign and_ln54_26_fu_2318_p2 = (select_ln54_18_fu_2311_p3 & mul_ln54_41_fu_566_p2);

assign and_ln54_27_fu_2324_p2 = (select_ln54_16_fu_2201_p3 & mul_ln54_42_fu_570_p2);

assign and_ln54_28_fu_2330_p2 = (select_ln54_13_fu_2078_p3 & mul_ln54_43_fu_574_p2);

assign and_ln54_29_fu_2336_p2 = (select_ln54_10_fu_1961_p3 & mul_ln54_44_fu_578_p2);

assign and_ln54_2_fu_2017_p2 = (select_ln54_11_fu_2010_p3 & mul_ln54_11_fu_446_p2);

assign and_ln54_30_fu_2378_p2 = (select_ln54_12_fu_2023_p3 & mul_ln54_45_fu_582_p2);

assign and_ln54_31_fu_2384_p2 = (select_ln54_14_fu_2097_p3 & mul_ln54_46_fu_586_p2);

assign and_ln54_32_fu_2390_p2 = (select_ln54_16_fu_2201_p3 & mul_ln54_48_fu_594_p2);

assign and_ln54_33_fu_2396_p2 = (select_ln54_11_fu_2010_p3 & mul_ln54_49_fu_598_p2);

assign and_ln54_34_fu_2402_p2 = (select_ln54_18_fu_2311_p3 & mul_ln54_50_fu_602_p2);

assign and_ln54_35_fu_2408_p2 = (select_ln54_13_fu_2078_p3 & mul_ln54_51_fu_606_p2);

assign and_ln54_36_fu_2414_p2 = (select_ln54_17_fu_2292_p3 & mul_ln54_52_fu_610_p2);

assign and_ln54_37_fu_2420_p2 = (select_ln54_15_fu_2170_p3 & mul_ln54_53_fu_614_p2);

assign and_ln54_38_fu_2468_p2 = (select_ln54_14_fu_2097_p3 & mul_ln54_55_fu_622_p2);

assign and_ln54_39_fu_2474_p2 = (select_ln54_13_fu_2078_p3 & mul_ln54_56_fu_626_p2);

assign and_ln54_3_fu_2030_p2 = (select_ln54_12_fu_2023_p3 & mul_ln54_12_fu_450_p2);

assign and_ln54_40_fu_2480_p2 = (select_ln54_15_fu_2170_p3 & mul_ln54_57_fu_630_p2);

assign and_ln54_41_fu_2486_p2 = (select_ln54_17_fu_2292_p3 & mul_ln54_58_fu_634_p2);

assign and_ln54_42_fu_2492_p2 = (select_ln54_16_fu_2201_p3 & mul_ln54_59_fu_638_p2);

assign and_ln54_43_fu_2498_p2 = (select_ln54_18_fu_2311_p3 & mul_ln54_60_fu_642_p2);

assign and_ln54_44_fu_2540_p2 = (select_ln54_16_fu_2201_p3 & mul_ln54_62_fu_650_p2);

assign and_ln54_45_fu_2546_p2 = (select_ln54_18_fu_2311_p3 & mul_ln54_63_fu_654_p2);

assign and_ln54_46_fu_2552_p2 = (select_ln54_15_fu_2170_p3 & mul_ln54_64_fu_658_p2);

assign and_ln54_47_fu_2558_p2 = (select_ln54_17_fu_2292_p3 & mul_ln54_65_fu_662_p2);

assign and_ln54_48_fu_2594_p2 = (select_ln54_18_fu_2311_p3 & mul_ln54_69_fu_678_p2);

assign and_ln54_49_fu_2600_p2 = (select_ln54_17_fu_2292_p3 & mul_ln54_74_fu_698_p2);

assign and_ln54_4_fu_2036_p2 = (select_ln54_10_fu_1961_p3 & mul_ln54_13_fu_454_p2);

assign and_ln54_5_fu_2042_p2 = (select_ln54_9_fu_1948_p3 & mul_ln54_14_fu_458_p2);

assign and_ln54_6_fu_2085_p2 = (select_ln54_13_fu_2078_p3 & mul_ln54_19_fu_478_p2);

assign and_ln54_7_fu_2091_p2 = (select_ln54_10_fu_1961_p3 & mul_ln54_20_fu_482_p2);

assign and_ln54_8_fu_2104_p2 = (select_ln54_14_fu_2097_p3 & mul_ln54_21_fu_486_p2);

assign and_ln54_9_fu_2110_p2 = (select_ln54_11_fu_2010_p3 & mul_ln54_22_fu_490_p2);

assign and_ln54_fu_1955_p2 = (select_ln54_9_fu_1948_p3 & mul_ln54_5_fu_422_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign cmp32_1_fu_1256_p2 = (trunc_ln39_fu_860_p1 ^ 1'd1);

assign i1_4_fu_1308_p2 = ($signed(ap_sig_allocacmp_i1_2_load) + $signed(4'd11));

assign icmp_ln51_1_fu_943_p2 = (($signed(add_ln51_1_fu_937_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1062_p2 = (($signed(add_ln51_2_fu_1056_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_886_p2 = (($signed(add_ln51_fu_880_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_1044_p2 = (($signed(add_ln52_1_fu_1004_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_925_p2 = (($signed(add_ln52_fu_919_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_998_p2 = (($signed(add_ln51_1_fu_937_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln53_2_fu_1117_p2 = (($signed(add_ln51_2_fu_1056_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_907_p2 = (($signed(add_ln51_fu_880_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1050_p2 = (($signed(add_ln52_1_fu_1004_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_931_p2 = (($signed(add_ln52_fu_919_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign mul_ln52_10_fu_723_p1 = mul_ln52_10_fu_723_p10;

assign mul_ln52_10_fu_723_p10 = ((and_ln51_3_fu_1262_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_11_fu_767_p1 = 32'd19;

assign mul_ln52_12_fu_728_p1 = mul_ln52_12_fu_728_p10;

assign mul_ln52_12_fu_728_p10 = ((and_ln51_4_fu_1277_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_13_fu_772_p1 = 32'd19;

assign mul_ln52_14_fu_732_p1 = select_ln52_6_fu_1292_p3;

assign mul_ln52_15_fu_777_p1 = 32'd19;

assign mul_ln52_16_fu_736_p1 = select_ln52_6_fu_1292_p3;

assign mul_ln52_1_fu_740_p1 = 32'd19;

assign mul_ln52_2_fu_707_p1 = mul_ln52_2_fu_707_p10;

assign mul_ln52_2_fu_707_p10 = ((and_ln51_1_fu_949_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_3_fu_746_p1 = 32'd19;

assign mul_ln52_4_fu_711_p1 = mul_ln52_4_fu_711_p10;

assign mul_ln52_4_fu_711_p10 = ((and_ln51_2_fu_1068_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_5_fu_751_p1 = 32'd19;

assign mul_ln52_6_fu_715_p1 = select_ln52_3_fu_1157_p3;

assign mul_ln52_7_fu_756_p1 = 32'd19;

assign mul_ln52_8_fu_719_p1 = select_ln52_3_fu_1157_p3;

assign mul_ln52_9_fu_761_p1 = 32'd19;

assign mul_ln52_fu_702_p1 = mul_ln52_fu_702_p10;

assign mul_ln52_fu_702_p10 = ((and_ln51_fu_892_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln54_10_fu_442_p0 = zext_ln54_1_fu_1429_p1;

assign mul_ln54_10_fu_442_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_11_fu_446_p0 = zext_ln52_2_fu_1436_p1;

assign mul_ln54_11_fu_446_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_12_fu_450_p0 = zext_ln54_2_fu_1457_p1;

assign mul_ln54_12_fu_450_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_13_fu_454_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_13_fu_454_p1 = zext_ln54_8_fu_1649_p1;

assign mul_ln54_14_fu_458_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_14_fu_458_p1 = zext_ln52_11_fu_1644_p1;

assign mul_ln54_15_fu_462_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_15_fu_462_p1 = zext_ln54_13_fu_1780_p1;

assign mul_ln54_16_fu_466_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_16_fu_466_p1 = zext_ln54_6_fu_1620_p1;

assign mul_ln54_17_fu_470_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_17_fu_470_p1 = zext_ln54_fu_1388_p1;

assign mul_ln54_18_fu_474_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_18_fu_474_p1 = zext_ln54_7_fu_1638_p1;

assign mul_ln54_19_fu_478_p0 = zext_ln52_3_fu_1464_p1;

assign mul_ln54_19_fu_478_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_1_fu_406_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_1_fu_406_p1 = zext_ln54_6_fu_1620_p1;

assign mul_ln54_20_fu_482_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_20_fu_482_p1 = zext_ln54_1_fu_1429_p1;

assign mul_ln54_21_fu_486_p0 = zext_ln54_3_fu_1502_p1;

assign mul_ln54_21_fu_486_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_22_fu_490_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_22_fu_490_p1 = zext_ln52_12_fu_1655_p1;

assign mul_ln54_23_fu_494_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_23_fu_494_p1 = zext_ln54_9_fu_1678_p1;

assign mul_ln54_24_fu_498_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_24_fu_498_p1 = zext_ln52_1_fu_1395_p1;

assign mul_ln54_25_fu_502_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_25_fu_502_p1 = zext_ln54_14_fu_1796_p1;

assign mul_ln54_26_fu_506_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_26_fu_506_p1 = zext_ln52_11_fu_1644_p1;

assign mul_ln54_27_fu_510_p0 = zext_ln52_4_fu_1509_p1;

assign mul_ln54_27_fu_510_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_28_fu_514_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_28_fu_514_p1 = zext_ln54_fu_1388_p1;

assign mul_ln54_29_fu_518_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_29_fu_518_p1 = zext_ln52_13_fu_1684_p1;

assign mul_ln54_2_fu_410_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_2_fu_410_p1 = mul_ln54_2_fu_410_p10;

assign mul_ln54_2_fu_410_p10 = $unsigned(tmp_4_reg_3184);

assign mul_ln54_30_fu_522_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_30_fu_522_p1 = zext_ln54_8_fu_1649_p1;

assign mul_ln54_31_fu_526_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_31_fu_526_p1 = zext_ln54_2_fu_1457_p1;

assign mul_ln54_32_fu_530_p0 = zext_ln54_4_fu_1528_p1;

assign mul_ln54_32_fu_530_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_33_fu_534_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_33_fu_534_p1 = zext_ln54_10_fu_1689_p1;

assign mul_ln54_34_fu_538_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_34_fu_538_p1 = zext_ln52_2_fu_1436_p1;

assign mul_ln54_35_fu_542_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_35_fu_542_p1 = zext_ln52_14_fu_1695_p1;

assign mul_ln54_36_fu_546_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_36_fu_546_p1 = zext_ln54_9_fu_1678_p1;

assign mul_ln54_37_fu_550_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_37_fu_550_p1 = zext_ln52_1_fu_1395_p1;

assign mul_ln54_38_fu_554_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_38_fu_554_p1 = zext_ln52_12_fu_1655_p1;

assign mul_ln54_39_fu_558_p0 = zext_ln52_5_fu_1535_p1;

assign mul_ln54_39_fu_558_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_3_fu_414_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_3_fu_414_p1 = mul_ln54_3_fu_414_p10;

assign mul_ln54_3_fu_414_p10 = $unsigned(tmp_2_reg_3174);

assign mul_ln54_40_fu_562_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_40_fu_562_p1 = zext_ln54_3_fu_1502_p1;

assign mul_ln54_41_fu_566_p0 = zext_ln54_5_fu_1557_p1;

assign mul_ln54_41_fu_566_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_42_fu_570_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_42_fu_570_p1 = zext_ln54_11_fu_1718_p1;

assign mul_ln54_43_fu_574_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_43_fu_574_p1 = zext_ln52_3_fu_1464_p1;

assign mul_ln54_44_fu_578_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_44_fu_578_p1 = zext_ln54_1_fu_1429_p1;

assign mul_ln54_45_fu_582_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_45_fu_582_p1 = zext_ln54_2_fu_1457_p1;

assign mul_ln54_46_fu_586_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_46_fu_586_p1 = zext_ln54_10_fu_1689_p1;

assign mul_ln54_47_fu_590_p0 = zext_ln52_6_fu_1564_p1;

assign mul_ln54_47_fu_590_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_48_fu_594_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_48_fu_594_p1 = zext_ln54_4_fu_1528_p1;

assign mul_ln54_49_fu_598_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_49_fu_598_p1 = zext_ln52_2_fu_1436_p1;

assign mul_ln54_4_fu_418_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_4_fu_418_p1 = zext_ln54_13_fu_1780_p1;

assign mul_ln54_50_fu_602_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_50_fu_602_p1 = zext_ln54_12_cast_reg_3043;

assign mul_ln54_51_fu_606_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_51_fu_606_p1 = zext_ln52_13_fu_1684_p1;

assign mul_ln54_52_fu_610_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_52_fu_610_p1 = zext_ln52_15_fu_1724_p1;

assign mul_ln54_53_fu_614_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_53_fu_614_p1 = zext_ln52_4_fu_1509_p1;

assign mul_ln54_54_fu_618_p0 = zext_ln52_7_fu_1569_p1;

assign mul_ln54_54_fu_618_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_55_fu_622_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_55_fu_622_p1 = zext_ln54_3_fu_1502_p1;

assign mul_ln54_56_fu_626_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_56_fu_626_p1 = zext_ln52_3_fu_1464_p1;

assign mul_ln54_57_fu_630_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_57_fu_630_p1 = zext_ln52_14_fu_1695_p1;

assign mul_ln54_58_fu_634_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_58_fu_634_p1 = zext_ln52_5_fu_1535_p1;

assign mul_ln54_59_fu_638_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_59_fu_638_p1 = zext_ln54_11_fu_1718_p1;

assign mul_ln54_5_fu_422_p0 = zext_ln52_1_fu_1395_p1;

assign mul_ln54_5_fu_422_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_60_fu_642_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_60_fu_642_p1 = zext_ln54_5_fu_1557_p1;

assign mul_ln54_61_fu_646_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_61_fu_646_p1 = zext_ln52_16_fu_1729_p1;

assign mul_ln54_62_fu_650_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_62_fu_650_p1 = zext_ln54_4_fu_1528_p1;

assign mul_ln54_63_fu_654_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_63_fu_654_p1 = zext_ln54_12_cast_reg_3043;

assign mul_ln54_64_fu_658_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_64_fu_658_p1 = zext_ln52_4_fu_1509_p1;

assign mul_ln54_65_fu_662_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_65_fu_662_p1 = zext_ln52_15_fu_1724_p1;

assign mul_ln54_66_fu_666_p0 = mul_ln54_66_fu_666_p00;

assign mul_ln54_66_fu_666_p00 = mul_ln52_7_reg_3203;

assign mul_ln54_66_fu_666_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_67_fu_670_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_67_fu_670_p1 = mul_ln54_67_fu_670_p10;

assign mul_ln54_67_fu_670_p10 = mul_ln52_15_reg_3256;

assign mul_ln54_68_fu_674_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_68_fu_674_p1 = zext_ln52_6_fu_1564_p1;

assign mul_ln54_69_fu_678_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_69_fu_678_p1 = zext_ln54_5_fu_1557_p1;

assign mul_ln54_6_fu_426_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_6_fu_426_p1 = mul_ln54_6_fu_426_p10;

assign mul_ln54_6_fu_426_p10 = select_ln54_7_fu_1849_p3;

assign mul_ln54_70_fu_682_p0 = mul_ln54_70_fu_682_p00;

assign mul_ln54_70_fu_682_p00 = mul_ln52_8_reg_3215;

assign mul_ln54_70_fu_682_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_71_fu_686_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_71_fu_686_p1 = mul_ln54_71_fu_686_p10;

assign mul_ln54_71_fu_686_p10 = mul_ln52_16_reg_3261;

assign mul_ln54_72_fu_690_p0 = zext_ln52_20_fu_1821_p1;

assign mul_ln54_72_fu_690_p1 = zext_ln52_16_fu_1729_p1;

assign mul_ln54_73_fu_694_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_73_fu_694_p1 = zext_ln52_7_fu_1569_p1;

assign mul_ln54_74_fu_698_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_74_fu_698_p1 = zext_ln52_5_fu_1535_p1;

assign mul_ln54_7_fu_430_p0 = zext_ln52_10_fu_1601_p1;

assign mul_ln54_7_fu_430_p1 = zext_ln54_7_fu_1638_p1;

assign mul_ln54_8_fu_434_p0 = zext_ln52_19_fu_1761_p1;

assign mul_ln54_8_fu_434_p1 = zext_ln54_14_fu_1796_p1;

assign mul_ln54_9_fu_438_p0 = zext_ln52_21_fu_1879_p1;

assign mul_ln54_9_fu_438_p1 = mul_ln54_9_fu_438_p10;

assign mul_ln54_9_fu_438_p10 = select_ln54_8_fu_1937_p3;

assign mul_ln54_fu_402_p0 = zext_ln54_fu_1388_p1;

assign mul_ln54_fu_402_p1 = zext_ln52_fu_1352_p1;

assign select_ln52_3_fu_1157_p3 = ((trunc_ln39_fu_860_p1[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign select_ln52_6_fu_1292_p3 = ((trunc_ln39_fu_860_p1[0:0] == 1'b1) ? 32'd19 : 32'd38);

assign select_ln54_10_fu_1961_p3 = ((icmp_ln53_reg_3099[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_11_fu_2010_p3 = ((icmp_ln52_reg_3115[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_12_fu_2023_p3 = ((icmp_ln54_reg_3120[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_13_fu_2078_p3 = ((icmp_ln51_1_reg_3126[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_14_fu_2097_p3 = ((icmp_ln53_1_reg_3136[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_15_fu_2170_p3 = ((icmp_ln52_1_reg_3147[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_16_fu_2201_p3 = ((icmp_ln54_1_reg_3152[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_17_fu_2292_p3 = ((icmp_ln51_2_reg_3158[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_18_fu_2311_p3 = ((icmp_ln53_2_reg_3168[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_1_fu_1494_p3 = ((and_ln53_1_fu_1470_p2[0:0] == 1'b1) ? shl_ln54_1_fu_1488_p2 : tmp_7_fu_1479_p5);

assign select_ln54_2_fu_1550_p3 = ((and_ln53_2_fu_1541_p2[0:0] == 1'b1) ? shl_ln54_2_fu_1545_p2 : arg2_r_reload);

assign select_ln54_3_fu_1631_p3 = ((trunc_ln39_reg_3053[0:0] == 1'b1) ? tmp_1_fu_1376_p8 : shl_ln54_3_fu_1625_p2);

assign select_ln54_4_fu_1670_p3 = ((and_ln53_3_fu_1660_p2[0:0] == 1'b1) ? shl_ln54_4_fu_1664_p2 : tmp_5_fu_1447_p6);

assign select_ln54_5_fu_1710_p3 = ((and_ln53_4_fu_1700_p2[0:0] == 1'b1) ? shl_ln54_5_fu_1704_p2 : tmp_9_fu_1520_p4);

assign select_ln54_6_fu_1790_p3 = ((trunc_ln39_reg_3053[0:0] == 1'b1) ? shl_ln54_6_fu_1785_p2 : tmp_11_reg_3208);

assign select_ln54_7_fu_1849_p3 = ((trunc_ln39_reg_3053[0:0] == 1'b1) ? tmp_10_reg_3196 : shl_ln54_7_fu_1844_p2);

assign select_ln54_8_fu_1937_p3 = ((trunc_ln39_reg_3053[0:0] == 1'b1) ? shl_ln54_8_fu_1932_p2 : tmp_4_reg_3184);

assign select_ln54_9_fu_1948_p3 = ((icmp_ln51_reg_3089[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_fu_1421_p3 = ((and_ln53_fu_1401_p2[0:0] == 1'b1) ? shl_ln54_fu_1415_p2 : tmp_3_fu_1405_p7);

assign shl_ln54_1_fu_1488_p2 = tmp_7_fu_1479_p5 << 32'd1;

assign shl_ln54_2_fu_1545_p2 = arg2_r_reload << 32'd1;

assign shl_ln54_3_fu_1625_p2 = tmp_1_fu_1376_p8 << 32'd1;

assign shl_ln54_4_fu_1664_p2 = tmp_5_fu_1447_p6 << 32'd1;

assign shl_ln54_5_fu_1704_p2 = tmp_9_fu_1520_p4 << 32'd1;

assign shl_ln54_6_fu_1785_p2 = tmp_11_reg_3208 << 32'd1;

assign shl_ln54_7_fu_1844_p2 = tmp_10_reg_3196 << 32'd1;

assign shl_ln54_8_fu_1932_p2 = tmp_4_reg_3184 << 32'd1;

assign shl_ln54_fu_1415_p2 = tmp_3_fu_1405_p7 << 32'd1;

assign sub_ln54_1_fu_913_p2 = (3'd0 - trunc_ln39_4_fu_876_p1);

assign tmp_10_fu_1205_p9 = (3'd3 - trunc_ln39_4_fu_876_p1);

assign tmp_11_fu_1235_p8 = (3'd2 - trunc_ln39_4_fu_876_p1);

assign tmp_16_fu_849_p3 = ap_sig_allocacmp_i1_3[32'd4];

assign tmp_1_fu_1376_p7 = (3'd1 - trunc_ln39_4_reg_3084);

assign tmp_2_fu_1129_p11 = ($signed(4'd13) - $signed(trunc_ln39_1_fu_864_p1));

assign tmp_4_fu_1173_p10 = ($signed(4'd12) - $signed(trunc_ln39_1_fu_864_p1));

assign tmp_5_fu_1447_p5 = (trunc_ln39_3_reg_3078 ^ 2'd3);

assign tmp_6_fu_970_p11 = (4'd0 - trunc_ln39_1_fu_864_p1);

assign tmp_7_fu_1479_p4 = ($signed(2'd2) - $signed(trunc_ln39_3_reg_3078));

assign tmp_8_fu_1016_p11 = (trunc_ln39_1_fu_864_p1 ^ 4'd15);

assign tmp_9_fu_1520_p3 = (trunc_ln39_2_reg_3073 ^ 1'd1);

assign tmp_s_fu_1089_p11 = ($signed(4'd14) - $signed(trunc_ln39_1_fu_864_p1));

assign trunc_ln39_1_fu_864_p1 = ap_sig_allocacmp_i1_3[3:0];

assign trunc_ln39_2_fu_868_p1 = ap_sig_allocacmp_i1_3[0:0];

assign trunc_ln39_3_fu_872_p1 = ap_sig_allocacmp_i1_3[1:0];

assign trunc_ln39_4_fu_876_p1 = ap_sig_allocacmp_i1_3[2:0];

assign trunc_ln39_fu_860_p1 = ap_sig_allocacmp_i1_2_load[0:0];

assign zext_ln52_10_fu_1601_p1 = tmp_12_fu_1582_p12;

assign zext_ln52_11_fu_1644_p1 = mul_ln52_9_reg_3226;

assign zext_ln52_12_fu_1655_p1 = mul_ln52_10_reg_3231;

assign zext_ln52_13_fu_1684_p1 = mul_ln52_11_reg_3236;

assign zext_ln52_14_fu_1695_p1 = mul_ln52_12_reg_3241;

assign zext_ln52_15_fu_1724_p1 = mul_ln52_13_reg_3246;

assign zext_ln52_16_fu_1729_p1 = mul_ln52_14_reg_3251;

assign zext_ln52_19_fu_1761_p1 = tmp_13_fu_1742_p12;

assign zext_ln52_1_fu_1395_p1 = mul_ln52_reg_3094;

assign zext_ln52_20_fu_1821_p1 = tmp_14_fu_1802_p12;

assign zext_ln52_21_fu_1879_p1 = tmp_15_fu_1860_p12;

assign zext_ln52_2_fu_1436_p1 = mul_ln52_1_reg_3110;

assign zext_ln52_3_fu_1464_p1 = mul_ln52_2_reg_3131;

assign zext_ln52_4_fu_1509_p1 = mul_ln52_3_reg_3142;

assign zext_ln52_5_fu_1535_p1 = mul_ln52_4_reg_3163;

assign zext_ln52_6_fu_1564_p1 = mul_ln52_5_reg_3179;

assign zext_ln52_7_fu_1569_p1 = mul_ln52_6_reg_3191;

assign zext_ln52_fu_1352_p1 = tmp_fu_1333_p12;

assign zext_ln54_10_fu_1689_p1 = tmp_7_fu_1479_p5;

assign zext_ln54_11_fu_1718_p1 = select_ln54_5_fu_1710_p3;

assign zext_ln54_12_cast_fu_782_p1 = zext_ln54_12;

assign zext_ln54_13_fu_1780_p1 = $unsigned(tmp_10_reg_3196);

assign zext_ln54_14_fu_1796_p1 = select_ln54_6_fu_1790_p3;

assign zext_ln54_1_fu_1429_p1 = select_ln54_fu_1421_p3;

assign zext_ln54_2_fu_1457_p1 = tmp_5_fu_1447_p6;

assign zext_ln54_3_fu_1502_p1 = select_ln54_1_fu_1494_p3;

assign zext_ln54_4_fu_1528_p1 = tmp_9_fu_1520_p4;

assign zext_ln54_5_fu_1557_p1 = select_ln54_2_fu_1550_p3;

assign zext_ln54_6_fu_1620_p1 = $unsigned(tmp_11_reg_3208);

assign zext_ln54_7_fu_1638_p1 = select_ln54_3_fu_1631_p3;

assign zext_ln54_8_fu_1649_p1 = tmp_3_fu_1405_p7;

assign zext_ln54_9_fu_1678_p1 = select_ln54_4_fu_1670_p3;

assign zext_ln54_fu_1388_p1 = tmp_1_fu_1376_p8;

always @ (posedge ap_clk) begin
    zext_ln54_12_cast_reg_3043[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1
