read_verilog ../../common/counter.v
proc
write_edif result.out
