.power Vdd=1
.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1

.group inputs A[31:0]
.group outputs S[31:0]

.mode gate

.cycle assert inputs tran 99n sample outputs tran 99n

00000000000000000000000000000000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLL // 1
11111111111111111111111111111111 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHH // 2
10000000000000000000000000000000 HLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLL // 3
00000000000000000000000000000001 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLH // 4
00000000000000000000000000000010 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHL // 5
00000000000000000000000000000100 LLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLL // 6
00000000000000000000000000001000 LLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLL // 7
00000000000000000000000000000011 LLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHH // 8
00000000000000000000000000000111 LLLLLLLLLLLLLLLLLLLLLLLLLLLLHLHH // 9
00000000000000000000000000001111 LLLLLLLLLLLLLLLLLLLLLLLLLLLHLLHH // 10
11111111111111111111111111111000 HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLL // 11

.plot X(A[31:0])
.plot X(S[31:0])
