Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Aug 19 16:12:22 2017
| Host         : DESKTOP-A8FCU3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -rpx soc_lite_top_timing_summary_routed.rpx
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: ahblite_to_axi/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: hresetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__1/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__2/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__3/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hresetn_reg_rep__4/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/LLbit0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/ben_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/data_ahb_bus_if/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: mips_top0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/addr_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/ben_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/inst_ahb_bus_if/state_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: mips_top0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mips_top0/pc_reg0/ce_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/if_wait_i_sram_data_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_3bytes_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_ahb_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_d_sram_data_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sramlike_to_ahb/mem_wait_i_sram_data_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 779 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.218        0.000                      0                13473        0.086        0.000                      0                13473        3.000        0.000                       0                  2935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        4.218        0.000                      0                13473        0.086        0.000                      0                13473        8.870        0.000                       0                  2931  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 mips_top0/data_ahb_bus_if/addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 0.814ns (5.365%)  route 14.359ns (94.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 18.892 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.408    -1.780    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X54Y139        FDRE                                         r  mips_top0/data_ahb_bus_if/addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.348    -1.432 r  mips_top0/data_ahb_bus_if/addr_reg[27]/Q
                         net (fo=3, routed)           0.714    -0.718    mips_top0/data_ahb_bus_if/Q[26]
    SLICE_X53Y138        LUT6 (Prop_lut6_I5_O)        0.242    -0.476 f  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3/O
                         net (fo=2, routed)           0.478     0.002    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3_n_11
    SLICE_X54Y138        LUT6 (Prop_lut6_I1_O)        0.105     0.107 r  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_1/O
                         net (fo=26, routed)          1.740     1.847    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_reg
    SLICE_X53Y119        LUT3 (Prop_lut3_I1_O)        0.119     1.966 r  mips_top0/data_ahb_bus_if/inst_ram_i_14/O
                         net (fo=244, routed)        11.427    13.393    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/addra[9]
    RAMB36_X8Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.559    18.892    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/clka
    RAMB36_X8Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.371    
                         clock uncertainty           -0.108    18.263    
    RAMB36_X8Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.652    17.611    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 7.799ns (50.906%)  route 7.521ns (49.094%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.707 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[3]
                         net (fo=4, routed)           0.396    10.102    mips_top0/ex0/hilo_temp__3[7]
    SLICE_X68Y133        LUT1 (Prop_lut1_I0_O)        0.250    10.352 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_10/O
                         net (fo=1, routed)           0.000    10.352    mips_top0/ex0/hilo_temp_o_reg[24]_i_10_n_11
    SLICE_X68Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.668 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X68Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.930 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[3]
                         net (fo=3, routed)           0.385    11.316    mips_top0/id_ex0/mulres0[27]
    SLICE_X72Y134        LUT6 (Prop_lut6_I3_O)        0.250    11.566 r  mips_top0/id_ex0/hilo_temp_o_reg[28]_i_2/O
                         net (fo=2, routed)           0.730    12.296    mips_top0/id_ex0/hilo_temp_o_reg[28]_i_2_n_11
    SLICE_X56Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.401 r  mips_top0/id_ex0/mem_wdata[28]_i_2/O
                         net (fo=1, routed)           0.347    12.747    mips_top0/id_ex0/mem_wdata[28]_i_2_n_11
    SLICE_X53Y134        LUT5 (Prop_lut5_I0_O)        0.105    12.852 r  mips_top0/id_ex0/mem_wdata[28]_i_1/O
                         net (fo=3, routed)           0.675    13.528    mips_top0/ex_mem0/ex_alusel_reg[1][28]
    SLICE_X43Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X43Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[28]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)       -0.047    18.022    mips_top0/ex_mem0/mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         18.022    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 mips_top0/data_ahb_bus_if/addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        14.880ns  (logic 0.814ns (5.470%)  route 14.066ns (94.530%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 18.898 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.408    -1.780    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X54Y139        FDRE                                         r  mips_top0/data_ahb_bus_if/addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.348    -1.432 r  mips_top0/data_ahb_bus_if/addr_reg[27]/Q
                         net (fo=3, routed)           0.714    -0.718    mips_top0/data_ahb_bus_if/Q[26]
    SLICE_X53Y138        LUT6 (Prop_lut6_I5_O)        0.242    -0.476 f  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3/O
                         net (fo=2, routed)           0.478     0.002    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3_n_11
    SLICE_X54Y138        LUT6 (Prop_lut6_I1_O)        0.105     0.107 r  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_1/O
                         net (fo=26, routed)          1.740     1.847    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_reg
    SLICE_X53Y119        LUT3 (Prop_lut3_I1_O)        0.119     1.966 r  mips_top0/data_ahb_bus_if/inst_ram_i_14/O
                         net (fo=244, routed)        11.134    13.100    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[9]
    RAMB36_X8Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.565    18.898    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X8Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.377    
                         clock uncertainty           -0.108    18.269    
    RAMB36_X8Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.652    17.617    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.617    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.318ns  (logic 8.603ns (56.163%)  route 6.715ns (43.837%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.545 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.545    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.645 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X66Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.907 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.402    10.309    mips_top0/ex0/hilo_temp__3[15]
    SLICE_X68Y135        LUT1 (Prop_lut1_I0_O)        0.250    10.559 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_10/O
                         net (fo=1, routed)           0.000    10.559    mips_top0/ex0/hilo_temp_o_reg[32]_i_10_n_11
    SLICE_X68Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.875 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.875    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X68Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.975    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X68Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.075    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X68Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.175    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X68Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.275    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X68Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.375    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X68Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.475    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X68Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.575 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.575    mips_top0/ex0/hilo_temp_o_reg[60]_i_4_n_11
    SLICE_X68Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.753 r  mips_top0/ex0/hilo_temp_o_reg[63]_i_8/O[0]
                         net (fo=2, routed)           0.394    12.147    mips_top0/id_ex0/mulres0[60]
    SLICE_X72Y143        LUT6 (Prop_lut6_I4_O)        0.238    12.385 r  mips_top0/id_ex0/hilo_temp_o_reg[61]_i_2/O
                         net (fo=2, routed)           0.498    12.884    mips_top0/id_ex0/ex0/mulres[61]
    SLICE_X77Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.989 r  mips_top0/id_ex0/mem_hi[29]_i_2/O
                         net (fo=1, routed)           0.431    13.420    mips_top0/id_ex0/mem_hi[29]_i_2_n_11
    SLICE_X79Y144        LUT6 (Prop_lut6_I4_O)        0.105    13.525 r  mips_top0/id_ex0/mem_hi[29]_i_1/O
                         net (fo=1, routed)           0.000    13.525    mips_top0/ex_mem0/result_o_reg[63][29]
    SLICE_X79Y144        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.276    18.609    mips_top0/ex_mem0/clk_out1
    SLICE_X79Y144        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[29]/C
                         clock pessimism             -0.455    18.154    
                         clock uncertainty           -0.108    18.046    
    SLICE_X79Y144        FDRE (Setup_fdre_C_D)        0.032    18.078    mips_top0/ex_mem0/mem_hi_reg[29]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 mips_top0/data_ahb_bus_if/addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        14.978ns  (logic 0.813ns (5.428%)  route 14.165ns (94.572%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 19.027 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.408    -1.780    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X54Y139        FDRE                                         r  mips_top0/data_ahb_bus_if/addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.348    -1.432 r  mips_top0/data_ahb_bus_if/addr_reg[27]/Q
                         net (fo=3, routed)           0.714    -0.718    mips_top0/data_ahb_bus_if/Q[26]
    SLICE_X53Y138        LUT6 (Prop_lut6_I5_O)        0.242    -0.476 f  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3/O
                         net (fo=2, routed)           0.478     0.002    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_3_n_11
    SLICE_X54Y138        LUT6 (Prop_lut6_I1_O)        0.105     0.107 r  mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_i_1/O
                         net (fo=26, routed)          1.740     1.847    mips_top0/data_ahb_bus_if/mem_wait_i_sram_data_reg
    SLICE_X52Y118        LUT3 (Prop_lut3_I1_O)        0.118     1.965 r  mips_top0/data_ahb_bus_if/inst_ram_i_12/O
                         net (fo=243, routed)        11.233    13.198    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/addra[11]
    RAMB36_X8Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.694    19.027    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/clka
    RAMB36_X8Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.512    
                         clock uncertainty           -0.108    18.405    
    RAMB36_X8Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.649    17.756    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.756    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 7.605ns (49.727%)  route 7.689ns (50.273%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 18.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.623 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[0]
                         net (fo=4, routed)           0.376     9.998    mips_top0/ex0/hilo_temp__3[4]
    SLICE_X68Y132        LUT1 (Prop_lut1_I0_O)        0.238    10.236 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.236    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X68Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.550 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.550    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X68Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.728 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[0]
                         net (fo=3, routed)           0.400    11.128    mips_top0/id_ex0/mulres0[20]
    SLICE_X70Y133        LUT6 (Prop_lut6_I3_O)        0.238    11.366 r  mips_top0/id_ex0/hilo_temp_o_reg[21]_i_2/O
                         net (fo=2, routed)           0.777    12.143    mips_top0/id_ex0/hilo_temp_o_reg[21]_i_2_n_11
    SLICE_X56Y132        LUT6 (Prop_lut6_I2_O)        0.105    12.248 r  mips_top0/id_ex0/mem_wdata[21]_i_2/O
                         net (fo=1, routed)           0.375    12.623    mips_top0/id_ex0/mem_wdata[21]_i_2_n_11
    SLICE_X56Y133        LUT5 (Prop_lut5_I0_O)        0.105    12.728 r  mips_top0/id_ex0/mem_wdata[21]_i_1/O
                         net (fo=3, routed)           0.773    13.501    mips_top0/ex_mem0/ex_alusel_reg[1][21]
    SLICE_X41Y135        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.370    18.703    mips_top0/ex_mem0/clk_out1
    SLICE_X41Y135        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[21]/C
                         clock pessimism             -0.455    18.248    
                         clock uncertainty           -0.108    18.140    
    SLICE_X41Y135        FDRE (Setup_fdre_C_D)       -0.042    18.098    mips_top0/ex_mem0/mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         18.098    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.240ns  (logic 7.703ns (50.543%)  route 7.537ns (49.457%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.707 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[3]
                         net (fo=4, routed)           0.396    10.102    mips_top0/ex0/hilo_temp__3[7]
    SLICE_X68Y133        LUT1 (Prop_lut1_I0_O)        0.250    10.352 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_10/O
                         net (fo=1, routed)           0.000    10.352    mips_top0/ex0/hilo_temp_o_reg[24]_i_10_n_11
    SLICE_X68Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.668 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.668    mips_top0/ex0/hilo_temp_o_reg[24]_i_4_n_11
    SLICE_X68Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.846 r  mips_top0/ex0/hilo_temp_o_reg[28]_i_4/O[0]
                         net (fo=3, routed)           0.399    11.246    mips_top0/id_ex0/mulres0[24]
    SLICE_X70Y134        LUT6 (Prop_lut6_I3_O)        0.238    11.484 r  mips_top0/id_ex0/hilo_temp_o_reg[25]_i_2/O
                         net (fo=2, routed)           0.604    12.088    mips_top0/id_ex0/hilo_temp_o_reg[25]_i_2_n_11
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.193 r  mips_top0/id_ex0/mem_wdata[25]_i_2/O
                         net (fo=1, routed)           0.352    12.544    mips_top0/id_ex0/mem_wdata[25]_i_2_n_11
    SLICE_X58Y136        LUT5 (Prop_lut5_I0_O)        0.105    12.649 r  mips_top0/id_ex0/mem_wdata[25]_i_1/O
                         net (fo=3, routed)           0.798    13.448    mips_top0/ex_mem0/ex_alusel_reg[1][25]
    SLICE_X42Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X42Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[25]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X42Y137        FDRE (Setup_fdre_C_D)       -0.015    18.054    mips_top0/ex_mem0/mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         18.054    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.217ns  (logic 7.701ns (50.609%)  route 7.516ns (49.391%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.623 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[0]
                         net (fo=4, routed)           0.376     9.998    mips_top0/ex0/hilo_temp__3[4]
    SLICE_X68Y132        LUT1 (Prop_lut1_I0_O)        0.238    10.236 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.236    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X68Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.550 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.550    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X68Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.812 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[3]
                         net (fo=3, routed)           0.487    11.299    mips_top0/id_ex0/mulres0[23]
    SLICE_X73Y133        LUT6 (Prop_lut6_I3_O)        0.250    11.549 r  mips_top0/id_ex0/hilo_temp_o_reg[24]_i_2/O
                         net (fo=2, routed)           0.716    12.265    mips_top0/id_ex0/hilo_temp_o_reg[24]_i_2_n_11
    SLICE_X58Y132        LUT6 (Prop_lut6_I2_O)        0.105    12.370 r  mips_top0/id_ex0/mem_wdata[24]_i_2/O
                         net (fo=1, routed)           0.334    12.704    mips_top0/id_ex0/mem_wdata[24]_i_2_n_11
    SLICE_X57Y132        LUT5 (Prop_lut5_I0_O)        0.105    12.809 r  mips_top0/id_ex0/mem_wdata[24]_i_1/O
                         net (fo=3, routed)           0.615    13.424    mips_top0/ex_mem0/ex_alusel_reg[1][24]
    SLICE_X46Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X46Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[24]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X46Y137        FDRE (Setup_fdre_C_D)       -0.027    18.042    mips_top0/ex_mem0/mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         18.042    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_hi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.257ns  (logic 8.530ns (55.909%)  route 6.727ns (44.091%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.545 r  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.545    mips_top0/ex0/hilo_temp_o_reg[23]_i_3_n_11
    SLICE_X66Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.645 r  mips_top0/ex0/hilo_temp_o_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.645    mips_top0/ex0/hilo_temp_o_reg[27]_i_3_n_11
    SLICE_X66Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.907 f  mips_top0/ex0/hilo_temp_o_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.402    10.309    mips_top0/ex0/hilo_temp__3[15]
    SLICE_X68Y135        LUT1 (Prop_lut1_I0_O)        0.250    10.559 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_10/O
                         net (fo=1, routed)           0.000    10.559    mips_top0/ex0/hilo_temp_o_reg[32]_i_10_n_11
    SLICE_X68Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.875 r  mips_top0/ex0/hilo_temp_o_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.875    mips_top0/ex0/hilo_temp_o_reg[32]_i_4_n_11
    SLICE_X68Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.975 r  mips_top0/ex0/hilo_temp_o_reg[36]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.975    mips_top0/ex0/hilo_temp_o_reg[36]_i_4_n_11
    SLICE_X68Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.075 r  mips_top0/ex0/hilo_temp_o_reg[40]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.075    mips_top0/ex0/hilo_temp_o_reg[40]_i_4_n_11
    SLICE_X68Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.175 r  mips_top0/ex0/hilo_temp_o_reg[44]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.175    mips_top0/ex0/hilo_temp_o_reg[44]_i_4_n_11
    SLICE_X68Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.275 r  mips_top0/ex0/hilo_temp_o_reg[48]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.275    mips_top0/ex0/hilo_temp_o_reg[48]_i_4_n_11
    SLICE_X68Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.375 r  mips_top0/ex0/hilo_temp_o_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.375    mips_top0/ex0/hilo_temp_o_reg[52]_i_4_n_11
    SLICE_X68Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.475 r  mips_top0/ex0/hilo_temp_o_reg[56]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.475    mips_top0/ex0/hilo_temp_o_reg[56]_i_4_n_11
    SLICE_X68Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.674 r  mips_top0/ex0/hilo_temp_o_reg[60]_i_4/O[2]
                         net (fo=2, routed)           0.593    12.266    mips_top0/id_ex0/mulres0[58]
    SLICE_X71Y145        LUT6 (Prop_lut6_I4_O)        0.244    12.510 r  mips_top0/id_ex0/hilo_temp_o_reg[59]_i_2/O
                         net (fo=2, routed)           0.494    13.005    mips_top0/id_ex0/ex0/mulres[59]
    SLICE_X74Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.110 r  mips_top0/id_ex0/mem_hi[27]_i_2/O
                         net (fo=1, routed)           0.249    13.359    mips_top0/id_ex0/mem_hi[27]_i_2_n_11
    SLICE_X77Y146        LUT6 (Prop_lut6_I4_O)        0.105    13.464 r  mips_top0/id_ex0/mem_hi[27]_i_1/O
                         net (fo=1, routed)           0.000    13.464    mips_top0/ex_mem0/result_o_reg[63][27]
    SLICE_X77Y146        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.284    18.617    mips_top0/ex_mem0/clk_out1
    SLICE_X77Y146        FDRE                                         r  mips_top0/ex_mem0/mem_hi_reg[27]/C
                         clock pessimism             -0.455    18.162    
                         clock uncertainty           -0.108    18.054    
    SLICE_X77Y146        FDRE (Setup_fdre_C_D)        0.032    18.086    mips_top0/ex_mem0/mem_hi_reg[27]
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 mips_top0/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/ex_mem0/mem_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.206ns  (logic 7.632ns (50.192%)  route 7.574ns (49.808%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.395    -1.793    mips_top0/id_ex0/clk_out1
    SLICE_X44Y126        FDRE                                         r  mips_top0/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDRE (Prop_fdre_C_Q)         0.433    -1.360 f  mips_top0/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=31, routed)          1.342    -0.018    mips_top0/id_ex0/Q[2]
    SLICE_X60Y143        LUT2 (Prop_lut2_I0_O)        0.125     0.107 r  mips_top0/id_ex0/mem_excepttype[11]_i_5/O
                         net (fo=3, routed)           0.385     0.492    mips_top0/id_ex0/mem_excepttype[11]_i_5_n_11
    SLICE_X60Y143        LUT6 (Prop_lut6_I5_O)        0.264     0.756 r  mips_top0/id_ex0/hilo_temp_i_41/O
                         net (fo=3, routed)           0.698     1.454    mips_top0/id_ex0/hilo_temp_i_41_n_11
    SLICE_X62Y142        LUT5 (Prop_lut5_I0_O)        0.105     1.559 r  mips_top0/id_ex0/hilo_temp_i_32/O
                         net (fo=108, routed)         0.966     2.525    mips_top0/id_ex0/ex0/mulres1
    SLICE_X70Y133        LUT4 (Prop_lut4_I1_O)        0.105     2.630 r  mips_top0/id_ex0/hilo_temp__1_i_5/O
                         net (fo=2, routed)           0.786     3.416    mips_top0/ex0/opdata1_mult[11]
    DSP48_X3Y54          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397     6.813 r  mips_top0/ex0/hilo_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.815    mips_top0/ex0/hilo_temp__1_n_117
    DSP48_X3Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.086 r  mips_top0/ex0/hilo_temp__2/P[0]
                         net (fo=2, routed)           0.810     8.896    mips_top0/ex0/p_1_in[17]
    SLICE_X66Y132        LUT2 (Prop_lut2_I0_O)        0.105     9.001 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_6/O
                         net (fo=1, routed)           0.000     9.001    mips_top0/ex0/hilo_temp_o_reg[19]_i_6_n_11
    SLICE_X66Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.445 r  mips_top0/ex0/hilo_temp_o_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.445    mips_top0/ex0/hilo_temp_o_reg[19]_i_3_n_11
    SLICE_X66Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.623 f  mips_top0/ex0/hilo_temp_o_reg[23]_i_3/O[0]
                         net (fo=4, routed)           0.376     9.998    mips_top0/ex0/hilo_temp__3[4]
    SLICE_X68Y132        LUT1 (Prop_lut1_I0_O)        0.238    10.236 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_9/O
                         net (fo=1, routed)           0.000    10.236    mips_top0/ex0/hilo_temp_o_reg[20]_i_9_n_11
    SLICE_X68Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.550 r  mips_top0/ex0/hilo_temp_o_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.550    mips_top0/ex0/hilo_temp_o_reg[20]_i_4_n_11
    SLICE_X68Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.749 r  mips_top0/ex0/hilo_temp_o_reg[24]_i_4/O[2]
                         net (fo=3, routed)           0.358    11.107    mips_top0/id_ex0/mulres0[22]
    SLICE_X72Y133        LUT6 (Prop_lut6_I3_O)        0.244    11.351 r  mips_top0/id_ex0/hilo_temp_o_reg[23]_i_2/O
                         net (fo=2, routed)           0.891    12.242    mips_top0/id_ex0/hilo_temp_o_reg[23]_i_2_n_11
    SLICE_X57Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.347 r  mips_top0/id_ex0/mem_wdata[23]_i_2/O
                         net (fo=1, routed)           0.331    12.678    mips_top0/id_ex0/mem_wdata[23]_i_2_n_11
    SLICE_X57Y135        LUT5 (Prop_lut5_I0_O)        0.105    12.783 r  mips_top0/id_ex0/mem_wdata[23]_i_1/O
                         net (fo=3, routed)           0.630    13.413    mips_top0/ex_mem0/ex_alusel_reg[1][23]
    SLICE_X46Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        1.299    18.632    mips_top0/ex_mem0/clk_out1
    SLICE_X46Y137        FDRE                                         r  mips_top0/ex_mem0/mem_wdata_reg[23]/C
                         clock pessimism             -0.455    18.177    
                         clock uncertainty           -0.108    18.069    
    SLICE_X46Y137        FDRE (Setup_fdre_C_D)       -0.015    18.054    mips_top0/ex_mem0/mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         18.054    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  4.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.706%)  route 0.127ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.578    -0.542    mips_top0/mem_wb0/clk_out1
    SLICE_X43Y130        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mips_top0/mem_wb0/wb_wdata_reg[6]/Q
                         net (fo=4, routed)           0.127    -0.274    mips_top0/regfile1/regs_reg_r2_0_31_6_11/DIA0
    SLICE_X44Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.847    -0.304    mips_top0/regfile1/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X44Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.203    -0.507    
    SLICE_X44Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.360    mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mips_top0/data_ahb_bus_if/din_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.828%)  route 0.243ns (62.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.586    -0.534    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X42Y145        FDRE                                         r  mips_top0/data_ahb_bus_if/din_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  mips_top0/data_ahb_bus_if/din_reg[31]/Q
                         net (fo=79, routed)          0.243    -0.143    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y29         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.896    -0.254    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.224    -0.478    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.235    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mips_top0/data_ahb_bus_if/din_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.840%)  route 0.254ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.586    -0.534    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X42Y143        FDRE                                         r  mips_top0/data_ahb_bus_if/din_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  mips_top0/data_ahb_bus_if/din_reg[25]/Q
                         net (fo=79, routed)          0.254    -0.132    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y29         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.896    -0.254    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.224    -0.478    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.235    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.954%)  route 0.136ns (49.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.610    -0.510    mips_top0/mem_wb0/clk_out1
    SLICE_X41Y132        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mips_top0/mem_wb0/wb_wdata_reg[18]/Q
                         net (fo=4, routed)           0.136    -0.233    mips_top0/regfile1/regs_reg_r1_0_31_18_23/DIA0
    SLICE_X40Y133        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.881    -0.270    mips_top0/regfile1/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X40Y133        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.225    -0.495    
    SLICE_X40Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.348    mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.608    -0.512    mips_top0/mem_wb0/clk_out1
    SLICE_X37Y130        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mips_top0/mem_wb0/wb_wdata_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.237    mips_top0/regfile1/regs_reg_r1_0_31_6_11/DIB1
    SLICE_X40Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.878    -0.273    mips_top0/regfile1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X40Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.203    -0.476    
    SLICE_X40Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.352    mips_top0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mips_top0/data_ahb_bus_if/din_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.111%)  route 0.546ns (76.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.585    -0.535    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X44Y140        FDRE                                         r  mips_top0/data_ahb_bus_if/din_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mips_top0/data_ahb_bus_if/din_reg[12]/Q
                         net (fo=79, routed)          0.546     0.175    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y35         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.881    -0.270    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.031    -0.238    
    RAMB36_X2Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.058    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.608    -0.512    mips_top0/mem_wb0/clk_out1
    SLICE_X41Y130        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  mips_top0/mem_wb0/wb_wdata_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.251    mips_top0/regfile1/regs_reg_r1_0_31_0_5/DIB1
    SLICE_X40Y131        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.879    -0.272    mips_top0/regfile1/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X40Y131        RAMD32                                       r  mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.225    -0.497    
    SLICE_X40Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.373    mips_top0/regfile1/regs_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mips_top0/data_ahb_bus_if/din_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.605%)  route 0.578ns (80.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.586    -0.534    mips_top0/data_ahb_bus_if/clk_out1
    SLICE_X47Y146        FDRE                                         r  mips_top0/data_ahb_bus_if/din_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mips_top0/data_ahb_bus_if/din_reg[14]/Q
                         net (fo=79, routed)          0.578     0.185    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y36         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.886    -0.265    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.031    -0.233    
    RAMB36_X2Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.063    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.725%)  route 0.137ns (49.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.578    -0.542    mips_top0/mem_wb0/clk_out1
    SLICE_X43Y130        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mips_top0/mem_wb0/wb_wdata_reg[7]/Q
                         net (fo=4, routed)           0.137    -0.264    mips_top0/regfile1/regs_reg_r2_0_31_6_11/DIA1
    SLICE_X44Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.847    -0.304    mips_top0/regfile1/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X44Y130        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.203    -0.507    
    SLICE_X44Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.387    mips_top0/regfile1/regs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mips_top0/mem_wb0/wb_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_top0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.952%)  route 0.141ns (50.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.581    -0.539    mips_top0/mem_wb0/clk_out1
    SLICE_X43Y133        FDRE                                         r  mips_top0/mem_wb0/wb_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mips_top0/mem_wb0/wb_wdata_reg[21]/Q
                         net (fo=4, routed)           0.141    -0.257    mips_top0/regfile1/regs_reg_r2_0_31_18_23/DIB1
    SLICE_X44Y133        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2929, routed)        0.850    -0.301    mips_top0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X44Y133        RAMD32                                       r  mips_top0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.203    -0.504    
    SLICE_X44Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.380    mips_top0/regfile1/regs_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y48    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y48    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y30    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y30    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y8     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y8     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y6     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y6     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X44Y135   mips_top0/regfile1/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y129   mips_top0/regfile1/regs_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y129   mips_top0/regfile1/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y135   mips_top0/regfile1/regs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y133   mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y133   mips_top0/regfile1/regs_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y12  clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



