#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Jun 29 15:05:28 2017
# Process ID: 10708
# Current directory: C:/College/Thesis/VivadoProjects/SHA1_BRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4880 C:\College\Thesis\VivadoProjects\SHA1_BRAM\SHA1_BRAM.xpr
# Log file: C:/College/Thesis/VivadoProjects/SHA1_BRAM/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/SHA1_BRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.xpr
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
set_msg_config -suppress -id {Project 1-19} -string {{CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/College/Thesis/VivadoProjects/SHA1_BRAM/tb_behav.wcfg'.} } 
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
launch_simulation
source tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
close_sim
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/College/Thesis/VivadoProjects/SHA1_BRAM/Init.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files -ipstatic_source_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/modelsim} {questa=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/questa} {riviera=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/riviera} {activehdl=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
remove_files  C:/College/Thesis/VivadoProjects/SHA1_BRAM/56Msg.coe
remove_files  C:/College/Thesis/VivadoProjects/SHA1_BRAM/hashin.coe
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
remove_files  -fileset blk_mem_gen_1 C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
file delete -force C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_1
file delete -force C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/ip/blk_mem_gen_1 C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/sim_scripts/blk_mem_gen_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
close_project
open_project C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.xpr
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
close_sim
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/College/Thesis/VivadoProjects/SHA1_BRAM/Init.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files -ipstatic_source_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/modelsim} {questa=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/questa} {riviera=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/riviera} {activehdl=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
close_sim
close_design
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/College/Thesis/VivadoProjects/SHA1_BRAM/Init.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files -ipstatic_source_dir C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/modelsim} {questa=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/questa} {riviera=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/riviera} {activehdl=C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation
source tb.tcl
close_sim
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation
source tb.tcl
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
close_sim
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
refresh_design
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
launch_simulation
source tb.tcl
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
launch_simulation
source tb.tcl
close_sim
close_sim
