{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667358239355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667358239356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 21:03:59 2022 " "Processing started: Tue Nov 01 21:03:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667358239356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358239356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358239356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667358239816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667358239816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiongetter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiongetter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionGetter " "Found entity 1: instructionGetter" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/subtracter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_magnitud_to_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_magnitud_to_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_magnitud_to_complement " "Found entity 1: sign_magnitud_to_complement" {  } { { "sign_magnitud_to_complement.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/sign_magnitud_to_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifR " "Found entity 1: shifR" {  } { { "shiftR.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifL " "Found entity 1: shifL" {  } { { "shiftL.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operations.sv 1 1 " "Found 1 design units, including 1 entities, in source file operations.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Operations " "Found entity 1: Operations" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9_1 " "Found entity 1: mux_9_1" {  } { { "mux_9_1.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux_9_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsM " "Found entity 1: FlagsM" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2_to_sign_magnitud " "Found entity 1: complement_2_to_sign_magnitud" {  } { { "complement_2.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/complement_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor " "Found entity 1: bitwise_xor" {  } { { "bitwise_xor.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667358248677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "instructionDecoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemoryprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemoryprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryProgramCounter " "Found entity 1: instructionMemoryProgramCounter" {  } { { "instructionMemoryProgramCounter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemoryProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genericCounter " "Found entity 1: genericCounter" {  } { { "genericCounter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/genericCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmanager.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmanager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionManager " "Found entity 1: instructionManager" {  } { { "instructionManager.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemoryRetrieve " "Found entity 1: testMemoryRetrieve" {  } { { "testMemory.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/testMemory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygettertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygettertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryGetterTest " "Found entity 1: memoryGetterTest" {  } { { "memoryGetterTest.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/memoryGetterTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romTest " "Found entity 1: romTest" {  } { { "romTest.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/romTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionGetter " "Elaborating entity \"instructionGetter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667358248754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemoryProgramCounter instructionMemoryProgramCounter:PC " "Elaborating entity \"instructionMemoryProgramCounter\" for hierarchy \"instructionMemoryProgramCounter:PC\"" {  } { { "instructionGetter.sv" "PC" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericCounter instructionMemoryProgramCounter:PC\|genericCounter:pcCounter " "Elaborating entity \"genericCounter\" for hierarchy \"instructionMemoryProgramCounter:PC\|genericCounter:pcCounter\"" {  } { { "instructionMemoryProgramCounter.sv" "pcCounter" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemoryProgramCounter.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 genericCounter.sv(13) " "Verilog HDL assignment warning at genericCounter.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "genericCounter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/genericCounter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667358248788 "|instructionMemoryProgramCounter|genericCounter:pcCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:memory\"" {  } { { "instructionGetter.sv" "memory" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:memory\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Processor.mif " "Parameter \"init_file\" = \"Processor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667358248840 ""}  } { { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667358248840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpf1 " "Found entity 1: altsyncram_gpf1" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667358248893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358248893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpf1 instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated " "Elaborating entity \"altsyncram_gpf1\" for hierarchy \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358248893 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMemory:memory\|altsyncram:altsyncram_component\|altsyncram_gpf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gpf1.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_gpf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 82 0 0 } } { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358248963 "|instructionGetter|instructionMemory:memory|altsyncram:altsyncram_component|altsyncram_gpf1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1667358248963 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1667358248963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667358249271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667358249305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg " "Generated suppressed messages file C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358249355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667358249474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667358249474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelFlag " "No output dependent on input pin \"parallelFlag\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelFlag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[0\] " "No output dependent on input pin \"parallelAddress\[0\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[1\] " "No output dependent on input pin \"parallelAddress\[1\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[2\] " "No output dependent on input pin \"parallelAddress\[2\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[3\] " "No output dependent on input pin \"parallelAddress\[3\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[4\] " "No output dependent on input pin \"parallelAddress\[4\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[5\] " "No output dependent on input pin \"parallelAddress\[5\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[6\] " "No output dependent on input pin \"parallelAddress\[6\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallelAddress\[7\] " "No output dependent on input pin \"parallelAddress\[7\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|parallelAddress[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667358249515 "|instructionGetter|instruction[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667358249515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667358249516 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667358249516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667358249516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667358249547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 21:04:09 2022 " "Processing ended: Tue Nov 01 21:04:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667358249547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667358249547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667358249547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667358249547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667358328668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667358328668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 21:05:28 2022 " "Processing started: Tue Nov 01 21:05:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667358328668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667358328668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processor -c Processor --netlist_type=sgate " "Command: quartus_npp Processor -c Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667358328668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1667358328867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667358328916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 21:05:28 2022 " "Processing ended: Tue Nov 01 21:05:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667358328916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667358328916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667358328916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1667358328916 ""}
