<html>
<head>
<title>sse2neon.h</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
.s0 { color: #cc7832;}
.s1 { color: #a9b7c6;}
.s2 { color: #808080;}
.s3 { color: #6a8759;}
.s4 { color: #ab51ba;}
.s5 { color: #6897bb;}
.s6 { color: #0f9795;}
.s7 { color: #4646f1;}
.ln { color: #606366; font-weight: normal; font-style: normal; }
</style>
</head>
<body bgcolor="#2b2b2b">
<table CELLSPACING=0 CELLPADDING=5 COLS=1 WIDTH="100%" BGCOLOR="#606060" >
<tr><td><center>
<font face="Arial, Helvetica" color="#000000">
sse2neon.h</font>
</center></td></tr></table>
<pre><a name="l1"><span class="ln">1    </span></a><span class="s0">#ifndef </span><span class="s1">SSE2NEON_H</span>
<a name="l2"><span class="ln">2    </span></a><span class="s0">#define </span><span class="s1">SSE2NEON_H</span>
<a name="l3"><span class="ln">3    </span></a>
<a name="l4"><span class="ln">4    </span></a><span class="s2">// This header file provides a simple API translation layer</span>
<a name="l5"><span class="ln">5    </span></a><span class="s2">// between SSE intrinsics to their corresponding Arm/Aarch64 NEON versions</span>
<a name="l6"><span class="ln">6    </span></a><span class="s2">//</span>
<a name="l7"><span class="ln">7    </span></a><span class="s2">// This header file does not yet translate all of the SSE intrinsics.</span>
<a name="l8"><span class="ln">8    </span></a><span class="s2">//</span>
<a name="l9"><span class="ln">9    </span></a><span class="s2">// Contributors to this work are:</span>
<a name="l10"><span class="ln">10   </span></a><span class="s2">//   John W. Ratcliff &lt;jratcliffscarab@gmail.com&gt;</span>
<a name="l11"><span class="ln">11   </span></a><span class="s2">//   Brandon Rowlett &lt;browlett@nvidia.com&gt;</span>
<a name="l12"><span class="ln">12   </span></a><span class="s2">//   Ken Fast &lt;kfast@gdeb.com&gt;</span>
<a name="l13"><span class="ln">13   </span></a><span class="s2">//   Eric van Beurden &lt;evanbeurden@nvidia.com&gt;</span>
<a name="l14"><span class="ln">14   </span></a><span class="s2">//   Alexander Potylitsin &lt;apotylitsin@nvidia.com&gt;</span>
<a name="l15"><span class="ln">15   </span></a><span class="s2">//   Hasindu Gamaarachchi &lt;hasindu2008@gmail.com&gt;</span>
<a name="l16"><span class="ln">16   </span></a><span class="s2">//   Jim Huang &lt;jserv@biilabs.io&gt;</span>
<a name="l17"><span class="ln">17   </span></a><span class="s2">//   Mark Cheng &lt;marktwtn@biilabs.io&gt;</span>
<a name="l18"><span class="ln">18   </span></a><span class="s2">//   Malcolm James MacLeod &lt;malcolm@gulden.com&gt;</span>
<a name="l19"><span class="ln">19   </span></a><span class="s2">//   Devin Hussey (easyaspi314) &lt;husseydevin@gmail.com&gt;</span>
<a name="l20"><span class="ln">20   </span></a><span class="s2">//   Sebastian Pop &lt;spop@amazon.com&gt;</span>
<a name="l21"><span class="ln">21   </span></a>
<a name="l22"><span class="ln">22   </span></a><span class="s2">/* 
<a name="l23"><span class="ln">23   </span></a> * The MIT license: 
<a name="l24"><span class="ln">24   </span></a> * 
<a name="l25"><span class="ln">25   </span></a> * Permission is hereby granted, free of charge, to any person obtaining a copy 
<a name="l26"><span class="ln">26   </span></a> * of this software and associated documentation files (the &quot;Software&quot;), to deal 
<a name="l27"><span class="ln">27   </span></a> * in the Software without restriction, including without limitation the rights 
<a name="l28"><span class="ln">28   </span></a> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 
<a name="l29"><span class="ln">29   </span></a> * copies of the Software, and to permit persons to whom the Software is 
<a name="l30"><span class="ln">30   </span></a> * furnished to do so, subject to the following conditions: 
<a name="l31"><span class="ln">31   </span></a> * 
<a name="l32"><span class="ln">32   </span></a> * The above copyright notice and this permission notice shall be included in 
<a name="l33"><span class="ln">33   </span></a> * all copies or substantial portions of the Software. 
<a name="l34"><span class="ln">34   </span></a> * 
<a name="l35"><span class="ln">35   </span></a> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
<a name="l36"><span class="ln">36   </span></a> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 
<a name="l37"><span class="ln">37   </span></a> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE 
<a name="l38"><span class="ln">38   </span></a> * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 
<a name="l39"><span class="ln">39   </span></a> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 
<a name="l40"><span class="ln">40   </span></a> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE 
<a name="l41"><span class="ln">41   </span></a> * SOFTWARE. 
<a name="l42"><span class="ln">42   </span></a> */</span>
<a name="l43"><span class="ln">43   </span></a>
<a name="l44"><span class="ln">44   </span></a><span class="s0">#if </span><span class="s1">defined(__GNUC__) || defined(__clang__)</span>
<a name="l45"><span class="ln">45   </span></a>
<a name="l46"><span class="ln">46   </span></a><span class="s1">#pragma push_macro(</span><span class="s3">&quot;FORCE_INLINE&quot;</span><span class="s1">)</span>
<a name="l47"><span class="ln">47   </span></a><span class="s1">#pragma push_macro(</span><span class="s3">&quot;ALIGN_STRUCT&quot;</span><span class="s1">)</span>
<a name="l48"><span class="ln">48   </span></a><span class="s0">#define </span><span class="s1">FORCE_INLINE </span><span class="s0">static </span><span class="s4">inline </span><span class="s1">__attribute__((always_inline))</span>
<a name="l49"><span class="ln">49   </span></a><span class="s0">#define </span><span class="s1">ALIGN_STRUCT(x) __attribute__((aligned(x)))</span>
<a name="l50"><span class="ln">50   </span></a>
<a name="l51"><span class="ln">51   </span></a><span class="s0">#else</span>
<a name="l52"><span class="ln">52   </span></a>
<a name="l53"><span class="ln">53   </span></a><span class="s0">#error </span><span class="s3">&quot;Macro name collisions may happens with unknown compiler&quot;</span>
<a name="l54"><span class="ln">54   </span></a><span class="s0">#ifdef </span><span class="s1">FORCE_INLINE</span>
<a name="l55"><span class="ln">55   </span></a><span class="s0">#undef </span><span class="s1">FORCE_INLINE</span>
<a name="l56"><span class="ln">56   </span></a><span class="s0">#endif</span>
<a name="l57"><span class="ln">57   </span></a><span class="s0">#define </span><span class="s1">FORCE_INLINE </span><span class="s0">static </span><span class="s4">inline</span>
<a name="l58"><span class="ln">58   </span></a><span class="s0">#ifndef </span><span class="s1">ALIGN_STRUCT</span>
<a name="l59"><span class="ln">59   </span></a><span class="s0">#define </span><span class="s1">ALIGN_STRUCT(x) __declspec(align(x))</span>
<a name="l60"><span class="ln">60   </span></a><span class="s0">#endif</span>
<a name="l61"><span class="ln">61   </span></a>
<a name="l62"><span class="ln">62   </span></a><span class="s0">#endif</span>
<a name="l63"><span class="ln">63   </span></a>
<a name="l64"><span class="ln">64   </span></a><span class="s0">#include </span><span class="s1">&lt;stdint.h&gt;</span>
<a name="l65"><span class="ln">65   </span></a><span class="s0">#include </span><span class="s1">&lt;stdlib.h&gt;</span>
<a name="l66"><span class="ln">66   </span></a>
<a name="l67"><span class="ln">67   </span></a><span class="s0">#include </span><span class="s1">&lt;arm_neon.h&gt;</span>
<a name="l68"><span class="ln">68   </span></a>
<a name="l69"><span class="ln">69   </span></a><span class="s2">/** 
<a name="l70"><span class="ln">70   </span></a> * MACRO for shuffle parameter for _mm_shuffle_ps(). 
<a name="l71"><span class="ln">71   </span></a> * Argument fp3 is a digit[0123] that represents the fp from argument &quot;b&quot; 
<a name="l72"><span class="ln">72   </span></a> * of mm_shuffle_ps that will be placed in fp3 of result. fp2 is the same 
<a name="l73"><span class="ln">73   </span></a> * for fp2 in result. fp1 is a digit[0123] that represents the fp from 
<a name="l74"><span class="ln">74   </span></a> * argument &quot;a&quot; of mm_shuffle_ps that will be places in fp1 of result. 
<a name="l75"><span class="ln">75   </span></a> * fp0 is the same for fp0 of result. 
<a name="l76"><span class="ln">76   </span></a> */</span>
<a name="l77"><span class="ln">77   </span></a><span class="s0">#define </span><span class="s1">_MM_SHUFFLE(fp3, fp2, fp1, fp0) \</span>
<a name="l78"><span class="ln">78   </span></a>    <span class="s1">(((fp3) &lt;&lt; </span><span class="s5">6</span><span class="s1">) | ((fp2) &lt;&lt; </span><span class="s5">4</span><span class="s1">) | ((fp1) &lt;&lt; </span><span class="s5">2</span><span class="s1">) | ((fp0)))</span>
<a name="l79"><span class="ln">79   </span></a>
<a name="l80"><span class="ln">80   </span></a><span class="s2">/* indicate immediate constant argument in a given range */</span>
<a name="l81"><span class="ln">81   </span></a><span class="s0">#define </span><span class="s1">__constrange(a, b) </span><span class="s0">const</span>
<a name="l82"><span class="ln">82   </span></a>
<a name="l83"><span class="ln">83   </span></a><span class="s0">typedef </span><span class="s1">float32x2_t __m64;</span>
<a name="l84"><span class="ln">84   </span></a><span class="s0">typedef </span><span class="s1">float32x4_t __m128;</span>
<a name="l85"><span class="ln">85   </span></a><span class="s0">typedef </span><span class="s1">int64x2_t __m128i;</span>
<a name="l86"><span class="ln">86   </span></a>
<a name="l87"><span class="ln">87   </span></a><span class="s2">// ******************************************</span>
<a name="l88"><span class="ln">88   </span></a><span class="s2">// type-safe casting between types</span>
<a name="l89"><span class="ln">89   </span></a><span class="s2">// ******************************************</span>
<a name="l90"><span class="ln">90   </span></a>
<a name="l91"><span class="ln">91   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_f16(x) vreinterpretq_f32_f16(x)</span>
<a name="l92"><span class="ln">92   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_f32(x) (x)</span>
<a name="l93"><span class="ln">93   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_f64(x) vreinterpretq_f32_f64(x)</span>
<a name="l94"><span class="ln">94   </span></a>
<a name="l95"><span class="ln">95   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_u8(x) vreinterpretq_f32_u8(x)</span>
<a name="l96"><span class="ln">96   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_u16(x) vreinterpretq_f32_u16(x)</span>
<a name="l97"><span class="ln">97   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_u32(x) vreinterpretq_f32_u32(x)</span>
<a name="l98"><span class="ln">98   </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_u64(x) vreinterpretq_f32_u64(x)</span>
<a name="l99"><span class="ln">99   </span></a>
<a name="l100"><span class="ln">100  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_s8(x) vreinterpretq_f32_s8(x)</span>
<a name="l101"><span class="ln">101  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_s16(x) vreinterpretq_f32_s16(x)</span>
<a name="l102"><span class="ln">102  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_s32(x) vreinterpretq_f32_s32(x)</span>
<a name="l103"><span class="ln">103  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128_s64(x) vreinterpretq_f32_s64(x)</span>
<a name="l104"><span class="ln">104  </span></a>
<a name="l105"><span class="ln">105  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_f16_m128(x) vreinterpretq_f16_f32(x)</span>
<a name="l106"><span class="ln">106  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_f32_m128(x) (x)</span>
<a name="l107"><span class="ln">107  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_f64_m128(x) vreinterpretq_f64_f32(x)</span>
<a name="l108"><span class="ln">108  </span></a>
<a name="l109"><span class="ln">109  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u8_m128(x) vreinterpretq_u8_f32(x)</span>
<a name="l110"><span class="ln">110  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u16_m128(x) vreinterpretq_u16_f32(x)</span>
<a name="l111"><span class="ln">111  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u32_m128(x) vreinterpretq_u32_f32(x)</span>
<a name="l112"><span class="ln">112  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u64_m128(x) vreinterpretq_u64_f32(x)</span>
<a name="l113"><span class="ln">113  </span></a>
<a name="l114"><span class="ln">114  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s8_m128(x) vreinterpretq_s8_f32(x)</span>
<a name="l115"><span class="ln">115  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s16_m128(x) vreinterpretq_s16_f32(x)</span>
<a name="l116"><span class="ln">116  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s32_m128(x) vreinterpretq_s32_f32(x)</span>
<a name="l117"><span class="ln">117  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s64_m128(x) vreinterpretq_s64_f32(x)</span>
<a name="l118"><span class="ln">118  </span></a>
<a name="l119"><span class="ln">119  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_s8(x) vreinterpretq_s64_s8(x)</span>
<a name="l120"><span class="ln">120  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_s16(x) vreinterpretq_s64_s16(x)</span>
<a name="l121"><span class="ln">121  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_s32(x) vreinterpretq_s64_s32(x)</span>
<a name="l122"><span class="ln">122  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_s64(x) (x)</span>
<a name="l123"><span class="ln">123  </span></a>
<a name="l124"><span class="ln">124  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_u8(x) vreinterpretq_s64_u8(x)</span>
<a name="l125"><span class="ln">125  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_u16(x) vreinterpretq_s64_u16(x)</span>
<a name="l126"><span class="ln">126  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_u32(x) vreinterpretq_s64_u32(x)</span>
<a name="l127"><span class="ln">127  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_m128i_u64(x) vreinterpretq_s64_u64(x)</span>
<a name="l128"><span class="ln">128  </span></a>
<a name="l129"><span class="ln">129  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s8_m128i(x) vreinterpretq_s8_s64(x)</span>
<a name="l130"><span class="ln">130  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s16_m128i(x) vreinterpretq_s16_s64(x)</span>
<a name="l131"><span class="ln">131  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s32_m128i(x) vreinterpretq_s32_s64(x)</span>
<a name="l132"><span class="ln">132  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_s64_m128i(x) (x)</span>
<a name="l133"><span class="ln">133  </span></a>
<a name="l134"><span class="ln">134  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u8_m128i(x) vreinterpretq_u8_s64(x)</span>
<a name="l135"><span class="ln">135  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u16_m128i(x) vreinterpretq_u16_s64(x)</span>
<a name="l136"><span class="ln">136  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u32_m128i(x) vreinterpretq_u32_s64(x)</span>
<a name="l137"><span class="ln">137  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_u64_m128i(x) vreinterpretq_u64_s64(x)</span>
<a name="l138"><span class="ln">138  </span></a>
<a name="l139"><span class="ln">139  </span></a><span class="s2">// A struct is defined in this header file called 'SIMDVec' which can be used</span>
<a name="l140"><span class="ln">140  </span></a><span class="s2">// by applications which attempt to access the contents of an _m128 struct</span>
<a name="l141"><span class="ln">141  </span></a><span class="s2">// directly.  It is important to note that accessing the __m128 struct directly</span>
<a name="l142"><span class="ln">142  </span></a><span class="s2">// is bad coding practice by Microsoft: @see:</span>
<a name="l143"><span class="ln">143  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ayeb3ayc.aspx</span>
<a name="l144"><span class="ln">144  </span></a><span class="s2">//</span>
<a name="l145"><span class="ln">145  </span></a><span class="s2">// However, some legacy source code may try to access the contents of an __m128</span>
<a name="l146"><span class="ln">146  </span></a><span class="s2">// struct directly so the developer can use the SIMDVec as an alias for it.  Any</span>
<a name="l147"><span class="ln">147  </span></a><span class="s2">// casting must be done manually by the developer, as you cannot cast or</span>
<a name="l148"><span class="ln">148  </span></a><span class="s2">// otherwise alias the base NEON data type for intrinsic operations.</span>
<a name="l149"><span class="ln">149  </span></a><span class="s2">//</span>
<a name="l150"><span class="ln">150  </span></a><span class="s2">// union intended to allow direct access to an __m128 variable using the names</span>
<a name="l151"><span class="ln">151  </span></a><span class="s2">// that the MSVC compiler provides.  This union should really only be used when</span>
<a name="l152"><span class="ln">152  </span></a><span class="s2">// trying to access the members of the vector as integer values.  GCC/clang</span>
<a name="l153"><span class="ln">153  </span></a><span class="s2">// allow native access to the float members through a simple array access</span>
<a name="l154"><span class="ln">154  </span></a><span class="s2">// operator (in C since 4.6, in C++ since 4.8).</span>
<a name="l155"><span class="ln">155  </span></a><span class="s2">//</span>
<a name="l156"><span class="ln">156  </span></a><span class="s2">// Ideally direct accesses to SIMD vectors should not be used since it can cause</span>
<a name="l157"><span class="ln">157  </span></a><span class="s2">// a performance hit.  If it really is needed however, the original __m128</span>
<a name="l158"><span class="ln">158  </span></a><span class="s2">// variable can be aliased with a pointer to this union and used to access</span>
<a name="l159"><span class="ln">159  </span></a><span class="s2">// individual components.  The use of this union should be hidden behind a macro</span>
<a name="l160"><span class="ln">160  </span></a><span class="s2">// that is used throughout the codebase to access the members instead of always</span>
<a name="l161"><span class="ln">161  </span></a><span class="s2">// declaring this type of variable.</span>
<a name="l162"><span class="ln">162  </span></a><span class="s0">typedef union </span><span class="s1">ALIGN_STRUCT(</span><span class="s5">16</span><span class="s1">) SIMDVec {</span>
<a name="l163"><span class="ln">163  </span></a>    <span class="s0">float </span><span class="s1">m128_f32[</span><span class="s5">4</span><span class="s1">];     </span><span class="s2">// as floats - do not to use this.  Added for convenience.</span>
<a name="l164"><span class="ln">164  </span></a>    <span class="s1">int8_t m128_i8[</span><span class="s5">16</span><span class="s1">];    </span><span class="s2">// as signed 8-bit integers.</span>
<a name="l165"><span class="ln">165  </span></a>    <span class="s1">int16_t m128_i16[</span><span class="s5">8</span><span class="s1">];   </span><span class="s2">// as signed 16-bit integers.</span>
<a name="l166"><span class="ln">166  </span></a>    <span class="s1">int32_t m128_i32[</span><span class="s5">4</span><span class="s1">];   </span><span class="s2">// as signed 32-bit integers.</span>
<a name="l167"><span class="ln">167  </span></a>    <span class="s1">int64_t m128_i64[</span><span class="s5">2</span><span class="s1">];   </span><span class="s2">// as signed 64-bit integers.</span>
<a name="l168"><span class="ln">168  </span></a>    <span class="s1">uint8_t m128_u8[</span><span class="s5">16</span><span class="s1">];   </span><span class="s2">// as unsigned 8-bit integers.</span>
<a name="l169"><span class="ln">169  </span></a>    <span class="s1">uint16_t m128_u16[</span><span class="s5">8</span><span class="s1">];  </span><span class="s2">// as unsigned 16-bit integers.</span>
<a name="l170"><span class="ln">170  </span></a>    <span class="s1">uint32_t m128_u32[</span><span class="s5">4</span><span class="s1">];  </span><span class="s2">// as unsigned 32-bit integers.</span>
<a name="l171"><span class="ln">171  </span></a>    <span class="s1">uint64_t m128_u64[</span><span class="s5">2</span><span class="s1">];  </span><span class="s2">// as unsigned 64-bit integers.</span>
<a name="l172"><span class="ln">172  </span></a><span class="s1">} SIMDVec;</span>
<a name="l173"><span class="ln">173  </span></a>
<a name="l174"><span class="ln">174  </span></a><span class="s2">// casting using SIMDVec</span>
<a name="l175"><span class="ln">175  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_nth_u64_m128i(x, n) (((SIMDVec *) &amp;x)</span><span class="s6">-&gt;</span><span class="s1">m128_u64[n])</span>
<a name="l176"><span class="ln">176  </span></a><span class="s0">#define </span><span class="s1">vreinterpretq_nth_u32_m128i(x, n) (((SIMDVec *) &amp;x)</span><span class="s6">-&gt;</span><span class="s1">m128_u32[n])</span>
<a name="l177"><span class="ln">177  </span></a>
<a name="l178"><span class="ln">178  </span></a>
<a name="l179"><span class="ln">179  </span></a><span class="s2">// ******************************************</span>
<a name="l180"><span class="ln">180  </span></a><span class="s2">// Backwards compatibility for compilers with lack of specific type support</span>
<a name="l181"><span class="ln">181  </span></a><span class="s2">// ******************************************</span>
<a name="l182"><span class="ln">182  </span></a>
<a name="l183"><span class="ln">183  </span></a><span class="s2">// Older gcc does not define vld1q_u8_x4 type</span>
<a name="l184"><span class="ln">184  </span></a><span class="s0">#if </span><span class="s1">defined(__GNUC__) &amp;&amp; !defined(__clang__)</span>
<a name="l185"><span class="ln">185  </span></a><span class="s0">#if </span><span class="s1">__GNUC__ &lt;= </span><span class="s5">9</span>
<a name="l186"><span class="ln">186  </span></a><span class="s1">FORCE_INLINE uint8x16x4_t vld1q_u8_x4(</span><span class="s0">const </span><span class="s1">uint8_t *p)</span>
<a name="l187"><span class="ln">187  </span></a><span class="s1">{</span>
<a name="l188"><span class="ln">188  </span></a>    <span class="s1">uint8x16x4_t ret;</span>
<a name="l189"><span class="ln">189  </span></a>    <span class="s1">ret.val[</span><span class="s5">0</span><span class="s1">] = vld1q_u8(p + </span><span class="s5">0</span><span class="s1">);</span>
<a name="l190"><span class="ln">190  </span></a>    <span class="s1">ret.val[</span><span class="s5">1</span><span class="s1">] = vld1q_u8(p + </span><span class="s5">16</span><span class="s1">);</span>
<a name="l191"><span class="ln">191  </span></a>    <span class="s1">ret.val[</span><span class="s5">2</span><span class="s1">] = vld1q_u8(p + </span><span class="s5">32</span><span class="s1">);</span>
<a name="l192"><span class="ln">192  </span></a>    <span class="s1">ret.val[</span><span class="s5">3</span><span class="s1">] = vld1q_u8(p + </span><span class="s5">48</span><span class="s1">);</span>
<a name="l193"><span class="ln">193  </span></a>    <span class="s0">return </span><span class="s1">ret;</span>
<a name="l194"><span class="ln">194  </span></a><span class="s1">}</span>
<a name="l195"><span class="ln">195  </span></a><span class="s0">#endif</span>
<a name="l196"><span class="ln">196  </span></a><span class="s0">#endif</span>
<a name="l197"><span class="ln">197  </span></a>
<a name="l198"><span class="ln">198  </span></a>
<a name="l199"><span class="ln">199  </span></a><span class="s2">// ******************************************</span>
<a name="l200"><span class="ln">200  </span></a><span class="s2">// Set/get methods</span>
<a name="l201"><span class="ln">201  </span></a><span class="s2">// ******************************************</span>
<a name="l202"><span class="ln">202  </span></a>
<a name="l203"><span class="ln">203  </span></a><span class="s2">// Loads one cache line of data from address p to a location closer to the</span>
<a name="l204"><span class="ln">204  </span></a><span class="s2">// processor. https://msdn.microsoft.com/en-us/library/84szxsww(v=vs.100).aspx</span>
<a name="l205"><span class="ln">205  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_prefetch(</span><span class="s0">const void </span><span class="s1">*p, </span><span class="s0">int </span><span class="s1">i)</span>
<a name="l206"><span class="ln">206  </span></a><span class="s1">{</span>
<a name="l207"><span class="ln">207  </span></a>    <span class="s1">(</span><span class="s0">void</span><span class="s1">)i;</span>
<a name="l208"><span class="ln">208  </span></a>    <span class="s1">__builtin_prefetch(p);</span>
<a name="l209"><span class="ln">209  </span></a><span class="s1">}</span>
<a name="l210"><span class="ln">210  </span></a>
<a name="l211"><span class="ln">211  </span></a><span class="s2">// extracts the lower order floating point value from the parameter :</span>
<a name="l212"><span class="ln">212  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb514059%28v=vs.120%29.aspx?f=255&amp;MSPPError=-2147217396</span>
<a name="l213"><span class="ln">213  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">float </span><span class="s1">_mm_cvtss_f32(__m128 a)</span>
<a name="l214"><span class="ln">214  </span></a><span class="s1">{</span>
<a name="l215"><span class="ln">215  </span></a>    <span class="s0">return </span><span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l216"><span class="ln">216  </span></a><span class="s1">}</span>
<a name="l217"><span class="ln">217  </span></a>
<a name="l218"><span class="ln">218  </span></a><span class="s2">// Sets the 128-bit value to zero</span>
<a name="l219"><span class="ln">219  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/ys7dw0kh(v=vs.100).aspx</span>
<a name="l220"><span class="ln">220  </span></a><span class="s1">FORCE_INLINE __m128i _mm_setzero_si128(</span><span class="s0">void</span><span class="s1">)</span>
<a name="l221"><span class="ln">221  </span></a><span class="s1">{</span>
<a name="l222"><span class="ln">222  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vdupq_n_s32(</span><span class="s5">0</span><span class="s1">));</span>
<a name="l223"><span class="ln">223  </span></a><span class="s1">}</span>
<a name="l224"><span class="ln">224  </span></a>
<a name="l225"><span class="ln">225  </span></a><span class="s2">// Clears the four single-precision, floating-point values.</span>
<a name="l226"><span class="ln">226  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/tk1t2tbz(v=vs.100).aspx</span>
<a name="l227"><span class="ln">227  </span></a><span class="s1">FORCE_INLINE __m128 _mm_setzero_ps(</span><span class="s0">void</span><span class="s1">)</span>
<a name="l228"><span class="ln">228  </span></a><span class="s1">{</span>
<a name="l229"><span class="ln">229  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vdupq_n_f32(</span><span class="s5">0</span><span class="s1">));</span>
<a name="l230"><span class="ln">230  </span></a><span class="s1">}</span>
<a name="l231"><span class="ln">231  </span></a>
<a name="l232"><span class="ln">232  </span></a><span class="s2">// Sets the four single-precision, floating-point values to w.</span>
<a name="l233"><span class="ln">233  </span></a><span class="s2">//</span>
<a name="l234"><span class="ln">234  </span></a><span class="s2">//   r0 := r1 := r2 := r3 := w</span>
<a name="l235"><span class="ln">235  </span></a><span class="s2">//</span>
<a name="l236"><span class="ln">236  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/2x1se8ha(v=vs.100).aspx</span>
<a name="l237"><span class="ln">237  </span></a><span class="s1">FORCE_INLINE __m128 _mm_set1_ps(</span><span class="s0">float </span><span class="s1">_w)</span>
<a name="l238"><span class="ln">238  </span></a><span class="s1">{</span>
<a name="l239"><span class="ln">239  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vdupq_n_f32(_w));</span>
<a name="l240"><span class="ln">240  </span></a><span class="s1">}</span>
<a name="l241"><span class="ln">241  </span></a>
<a name="l242"><span class="ln">242  </span></a><span class="s2">// Sets the four single-precision, floating-point values to w.</span>
<a name="l243"><span class="ln">243  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/2x1se8ha(v=vs.100).aspx</span>
<a name="l244"><span class="ln">244  </span></a><span class="s1">FORCE_INLINE __m128 _mm_set_ps1(</span><span class="s0">float </span><span class="s1">_w)</span>
<a name="l245"><span class="ln">245  </span></a><span class="s1">{</span>
<a name="l246"><span class="ln">246  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vdupq_n_f32(_w));</span>
<a name="l247"><span class="ln">247  </span></a><span class="s1">}</span>
<a name="l248"><span class="ln">248  </span></a>
<a name="l249"><span class="ln">249  </span></a><span class="s2">// Sets the four single-precision, floating-point values to the four inputs.</span>
<a name="l250"><span class="ln">250  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/afh0zf75(v=vs.100).aspx</span>
<a name="l251"><span class="ln">251  </span></a><span class="s1">FORCE_INLINE __m128 _mm_set_ps(</span><span class="s0">float </span><span class="s1">w, </span><span class="s0">float </span><span class="s1">z, </span><span class="s0">float </span><span class="s1">y, </span><span class="s0">float </span><span class="s1">x)</span>
<a name="l252"><span class="ln">252  </span></a><span class="s1">{</span>
<a name="l253"><span class="ln">253  </span></a>    <span class="s0">float </span><span class="s1">__attribute__((aligned(</span><span class="s5">16</span><span class="s1">))) data[</span><span class="s5">4</span><span class="s1">] = {x, y, z, w};</span>
<a name="l254"><span class="ln">254  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vld1q_f32(data));</span>
<a name="l255"><span class="ln">255  </span></a><span class="s1">}</span>
<a name="l256"><span class="ln">256  </span></a>
<a name="l257"><span class="ln">257  </span></a><span class="s2">// Sets the four single-precision, floating-point values to the four inputs in</span>
<a name="l258"><span class="ln">258  </span></a><span class="s2">// reverse order.</span>
<a name="l259"><span class="ln">259  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/d2172ct3(v=vs.100).aspx</span>
<a name="l260"><span class="ln">260  </span></a><span class="s1">FORCE_INLINE __m128 _mm_setr_ps(</span><span class="s0">float </span><span class="s1">w, </span><span class="s0">float </span><span class="s1">z, </span><span class="s0">float </span><span class="s1">y, </span><span class="s0">float </span><span class="s1">x)</span>
<a name="l261"><span class="ln">261  </span></a><span class="s1">{</span>
<a name="l262"><span class="ln">262  </span></a>    <span class="s0">float </span><span class="s1">__attribute__((aligned(</span><span class="s5">16</span><span class="s1">))) data[</span><span class="s5">4</span><span class="s1">] = {w, z, y, x};</span>
<a name="l263"><span class="ln">263  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vld1q_f32(data));</span>
<a name="l264"><span class="ln">264  </span></a><span class="s1">}</span>
<a name="l265"><span class="ln">265  </span></a>
<a name="l266"><span class="ln">266  </span></a><span class="s2">// Sets the 8 signed 16-bit integer values in reverse order.</span>
<a name="l267"><span class="ln">267  </span></a><span class="s2">//</span>
<a name="l268"><span class="ln">268  </span></a><span class="s2">// Return Value</span>
<a name="l269"><span class="ln">269  </span></a><span class="s2">//   r0 := w0</span>
<a name="l270"><span class="ln">270  </span></a><span class="s2">//   r1 := w1</span>
<a name="l271"><span class="ln">271  </span></a><span class="s2">//   ...</span>
<a name="l272"><span class="ln">272  </span></a><span class="s2">//   r7 := w7</span>
<a name="l273"><span class="ln">273  </span></a><span class="s1">FORCE_INLINE __m128i _mm_setr_epi16(</span><span class="s0">short </span><span class="s1">w0,</span>
<a name="l274"><span class="ln">274  </span></a>                                    <span class="s0">short </span><span class="s1">w1,</span>
<a name="l275"><span class="ln">275  </span></a>                                    <span class="s0">short </span><span class="s1">w2,</span>
<a name="l276"><span class="ln">276  </span></a>                                    <span class="s0">short </span><span class="s1">w3,</span>
<a name="l277"><span class="ln">277  </span></a>                                    <span class="s0">short </span><span class="s1">w4,</span>
<a name="l278"><span class="ln">278  </span></a>                                    <span class="s0">short </span><span class="s1">w5,</span>
<a name="l279"><span class="ln">279  </span></a>                                    <span class="s0">short </span><span class="s1">w6,</span>
<a name="l280"><span class="ln">280  </span></a>                                    <span class="s0">short </span><span class="s1">w7)</span>
<a name="l281"><span class="ln">281  </span></a><span class="s1">{</span>
<a name="l282"><span class="ln">282  </span></a>    <span class="s1">int16_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">)))</span>
<a name="l283"><span class="ln">283  </span></a>    <span class="s1">data[</span><span class="s5">8</span><span class="s1">] = {w0, w1, w2, w3, w4, w5, w6, w7};</span>
<a name="l284"><span class="ln">284  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vld1q_s16((int16_t *) data));</span>
<a name="l285"><span class="ln">285  </span></a><span class="s1">}</span>
<a name="l286"><span class="ln">286  </span></a>
<a name="l287"><span class="ln">287  </span></a><span class="s2">// Sets the 4 signed 32-bit integer values in reverse order</span>
<a name="l288"><span class="ln">288  </span></a><span class="s2">// https://technet.microsoft.com/en-us/library/security/27yb3ee5(v=vs.90).aspx</span>
<a name="l289"><span class="ln">289  </span></a><span class="s1">FORCE_INLINE __m128i _mm_setr_epi32(</span><span class="s0">int </span><span class="s1">i3, </span><span class="s0">int </span><span class="s1">i2, </span><span class="s0">int </span><span class="s1">i1, </span><span class="s0">int </span><span class="s1">i0)</span>
<a name="l290"><span class="ln">290  </span></a><span class="s1">{</span>
<a name="l291"><span class="ln">291  </span></a>    <span class="s1">int32_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">))) data[</span><span class="s5">4</span><span class="s1">] = {i3, i2, i1, i0};</span>
<a name="l292"><span class="ln">292  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vld1q_s32(data));</span>
<a name="l293"><span class="ln">293  </span></a><span class="s1">}</span>
<a name="l294"><span class="ln">294  </span></a>
<a name="l295"><span class="ln">295  </span></a><span class="s2">// Sets the 16 signed 8-bit integer values to b.</span>
<a name="l296"><span class="ln">296  </span></a><span class="s2">//</span>
<a name="l297"><span class="ln">297  </span></a><span class="s2">//   r0 := b</span>
<a name="l298"><span class="ln">298  </span></a><span class="s2">//   r1 := b</span>
<a name="l299"><span class="ln">299  </span></a><span class="s2">//   ...</span>
<a name="l300"><span class="ln">300  </span></a><span class="s2">//   r15 := b</span>
<a name="l301"><span class="ln">301  </span></a><span class="s2">//</span>
<a name="l302"><span class="ln">302  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/6e14xhyf(v=vs.100).aspx</span>
<a name="l303"><span class="ln">303  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set1_epi8(</span><span class="s0">signed char </span><span class="s1">w)</span>
<a name="l304"><span class="ln">304  </span></a><span class="s1">{</span>
<a name="l305"><span class="ln">305  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vdupq_n_s8(w));</span>
<a name="l306"><span class="ln">306  </span></a><span class="s1">}</span>
<a name="l307"><span class="ln">307  </span></a>
<a name="l308"><span class="ln">308  </span></a><span class="s2">// Sets the 8 signed 16-bit integer values to w.</span>
<a name="l309"><span class="ln">309  </span></a><span class="s2">//</span>
<a name="l310"><span class="ln">310  </span></a><span class="s2">//   r0 := w</span>
<a name="l311"><span class="ln">311  </span></a><span class="s2">//   r1 := w</span>
<a name="l312"><span class="ln">312  </span></a><span class="s2">//   ...</span>
<a name="l313"><span class="ln">313  </span></a><span class="s2">//   r7 := w</span>
<a name="l314"><span class="ln">314  </span></a><span class="s2">//</span>
<a name="l315"><span class="ln">315  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/k0ya3x0e(v=vs.90).aspx</span>
<a name="l316"><span class="ln">316  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set1_epi16(</span><span class="s0">short </span><span class="s1">w)</span>
<a name="l317"><span class="ln">317  </span></a><span class="s1">{</span>
<a name="l318"><span class="ln">318  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vdupq_n_s16(w));</span>
<a name="l319"><span class="ln">319  </span></a><span class="s1">}</span>
<a name="l320"><span class="ln">320  </span></a>
<a name="l321"><span class="ln">321  </span></a><span class="s2">// Sets the 16 signed 8-bit integer values.</span>
<a name="l322"><span class="ln">322  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/x0cx8zd3(v=vs.90).aspx</span>
<a name="l323"><span class="ln">323  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set_epi8(</span><span class="s0">signed char </span><span class="s1">b15,</span>
<a name="l324"><span class="ln">324  </span></a>                                  <span class="s0">signed char </span><span class="s1">b14,</span>
<a name="l325"><span class="ln">325  </span></a>                                  <span class="s0">signed char </span><span class="s1">b13,</span>
<a name="l326"><span class="ln">326  </span></a>                                  <span class="s0">signed char </span><span class="s1">b12,</span>
<a name="l327"><span class="ln">327  </span></a>                                  <span class="s0">signed char </span><span class="s1">b11,</span>
<a name="l328"><span class="ln">328  </span></a>                                  <span class="s0">signed char </span><span class="s1">b10,</span>
<a name="l329"><span class="ln">329  </span></a>                                  <span class="s0">signed char </span><span class="s1">b9,</span>
<a name="l330"><span class="ln">330  </span></a>                                  <span class="s0">signed char </span><span class="s1">b8,</span>
<a name="l331"><span class="ln">331  </span></a>                                  <span class="s0">signed char </span><span class="s1">b7,</span>
<a name="l332"><span class="ln">332  </span></a>                                  <span class="s0">signed char </span><span class="s1">b6,</span>
<a name="l333"><span class="ln">333  </span></a>                                  <span class="s0">signed char </span><span class="s1">b5,</span>
<a name="l334"><span class="ln">334  </span></a>                                  <span class="s0">signed char </span><span class="s1">b4,</span>
<a name="l335"><span class="ln">335  </span></a>                                  <span class="s0">signed char </span><span class="s1">b3,</span>
<a name="l336"><span class="ln">336  </span></a>                                  <span class="s0">signed char </span><span class="s1">b2,</span>
<a name="l337"><span class="ln">337  </span></a>                                  <span class="s0">signed char </span><span class="s1">b1,</span>
<a name="l338"><span class="ln">338  </span></a>                                  <span class="s0">signed char </span><span class="s1">b0)</span>
<a name="l339"><span class="ln">339  </span></a><span class="s1">{</span>
<a name="l340"><span class="ln">340  </span></a>    <span class="s1">int8_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">)))</span>
<a name="l341"><span class="ln">341  </span></a>    <span class="s1">data[</span><span class="s5">16</span><span class="s1">] = {(int8_t) b0,  (int8_t) b1,  (int8_t) b2,  (int8_t) b3,</span>
<a name="l342"><span class="ln">342  </span></a>                <span class="s1">(int8_t) b4,  (int8_t) b5,  (int8_t) b6,  (int8_t) b7,</span>
<a name="l343"><span class="ln">343  </span></a>                <span class="s1">(int8_t) b8,  (int8_t) b9,  (int8_t) b10, (int8_t) b11,</span>
<a name="l344"><span class="ln">344  </span></a>                <span class="s1">(int8_t) b12, (int8_t) b13, (int8_t) b14, (int8_t) b15};</span>
<a name="l345"><span class="ln">345  </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vld1q_s8(data);</span>
<a name="l346"><span class="ln">346  </span></a><span class="s1">}</span>
<a name="l347"><span class="ln">347  </span></a>
<a name="l348"><span class="ln">348  </span></a><span class="s2">// Sets the 8 signed 16-bit integer values.</span>
<a name="l349"><span class="ln">349  </span></a><span class="s2">// https://msdn.microsoft.com/en-au/library/3e0fek84(v=vs.90).aspx</span>
<a name="l350"><span class="ln">350  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set_epi16(</span><span class="s0">short </span><span class="s1">i7,</span>
<a name="l351"><span class="ln">351  </span></a>                                   <span class="s0">short </span><span class="s1">i6,</span>
<a name="l352"><span class="ln">352  </span></a>                                   <span class="s0">short </span><span class="s1">i5,</span>
<a name="l353"><span class="ln">353  </span></a>                                   <span class="s0">short </span><span class="s1">i4,</span>
<a name="l354"><span class="ln">354  </span></a>                                   <span class="s0">short </span><span class="s1">i3,</span>
<a name="l355"><span class="ln">355  </span></a>                                   <span class="s0">short </span><span class="s1">i2,</span>
<a name="l356"><span class="ln">356  </span></a>                                   <span class="s0">short </span><span class="s1">i1,</span>
<a name="l357"><span class="ln">357  </span></a>                                   <span class="s0">short </span><span class="s1">i0)</span>
<a name="l358"><span class="ln">358  </span></a><span class="s1">{</span>
<a name="l359"><span class="ln">359  </span></a>    <span class="s1">int16_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">)))</span>
<a name="l360"><span class="ln">360  </span></a>    <span class="s1">data[</span><span class="s5">8</span><span class="s1">] = {i0, i1, i2, i3, i4, i5, i6, i7};</span>
<a name="l361"><span class="ln">361  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vld1q_s16(data));</span>
<a name="l362"><span class="ln">362  </span></a><span class="s1">}</span>
<a name="l363"><span class="ln">363  </span></a>
<a name="l364"><span class="ln">364  </span></a><span class="s2">// Sets the 16 signed 8-bit integer values in reverse order.</span>
<a name="l365"><span class="ln">365  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/2khb9c7k(v=vs.90).aspx</span>
<a name="l366"><span class="ln">366  </span></a><span class="s1">FORCE_INLINE __m128i _mm_setr_epi8(</span><span class="s0">signed char </span><span class="s1">b0,</span>
<a name="l367"><span class="ln">367  </span></a>                                   <span class="s0">signed char </span><span class="s1">b1,</span>
<a name="l368"><span class="ln">368  </span></a>                                   <span class="s0">signed char </span><span class="s1">b2,</span>
<a name="l369"><span class="ln">369  </span></a>                                   <span class="s0">signed char </span><span class="s1">b3,</span>
<a name="l370"><span class="ln">370  </span></a>                                   <span class="s0">signed char </span><span class="s1">b4,</span>
<a name="l371"><span class="ln">371  </span></a>                                   <span class="s0">signed char </span><span class="s1">b5,</span>
<a name="l372"><span class="ln">372  </span></a>                                   <span class="s0">signed char </span><span class="s1">b6,</span>
<a name="l373"><span class="ln">373  </span></a>                                   <span class="s0">signed char </span><span class="s1">b7,</span>
<a name="l374"><span class="ln">374  </span></a>                                   <span class="s0">signed char </span><span class="s1">b8,</span>
<a name="l375"><span class="ln">375  </span></a>                                   <span class="s0">signed char </span><span class="s1">b9,</span>
<a name="l376"><span class="ln">376  </span></a>                                   <span class="s0">signed char </span><span class="s1">b10,</span>
<a name="l377"><span class="ln">377  </span></a>                                   <span class="s0">signed char </span><span class="s1">b11,</span>
<a name="l378"><span class="ln">378  </span></a>                                   <span class="s0">signed char </span><span class="s1">b12,</span>
<a name="l379"><span class="ln">379  </span></a>                                   <span class="s0">signed char </span><span class="s1">b13,</span>
<a name="l380"><span class="ln">380  </span></a>                                   <span class="s0">signed char </span><span class="s1">b14,</span>
<a name="l381"><span class="ln">381  </span></a>                                   <span class="s0">signed char </span><span class="s1">b15)</span>
<a name="l382"><span class="ln">382  </span></a><span class="s1">{</span>
<a name="l383"><span class="ln">383  </span></a>    <span class="s1">int8_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">)))</span>
<a name="l384"><span class="ln">384  </span></a>    <span class="s1">data[</span><span class="s5">16</span><span class="s1">] = {(int8_t) b0,  (int8_t) b1,  (int8_t) b2,  (int8_t) b3,</span>
<a name="l385"><span class="ln">385  </span></a>                <span class="s1">(int8_t) b4,  (int8_t) b5,  (int8_t) b6,  (int8_t) b7,</span>
<a name="l386"><span class="ln">386  </span></a>                <span class="s1">(int8_t) b8,  (int8_t) b9,  (int8_t) b10, (int8_t) b11,</span>
<a name="l387"><span class="ln">387  </span></a>                <span class="s1">(int8_t) b12, (int8_t) b13, (int8_t) b14, (int8_t) b15};</span>
<a name="l388"><span class="ln">388  </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vld1q_s8(data);</span>
<a name="l389"><span class="ln">389  </span></a><span class="s1">}</span>
<a name="l390"><span class="ln">390  </span></a>
<a name="l391"><span class="ln">391  </span></a><span class="s2">// Sets the 4 signed 32-bit integer values to i.</span>
<a name="l392"><span class="ln">392  </span></a><span class="s2">//</span>
<a name="l393"><span class="ln">393  </span></a><span class="s2">//   r0 := i</span>
<a name="l394"><span class="ln">394  </span></a><span class="s2">//   r1 := i</span>
<a name="l395"><span class="ln">395  </span></a><span class="s2">//   r2 := i</span>
<a name="l396"><span class="ln">396  </span></a><span class="s2">//   r3 := I</span>
<a name="l397"><span class="ln">397  </span></a><span class="s2">//</span>
<a name="l398"><span class="ln">398  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/h4xscxat(v=vs.100).aspx</span>
<a name="l399"><span class="ln">399  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set1_epi32(</span><span class="s0">int </span><span class="s1">_i)</span>
<a name="l400"><span class="ln">400  </span></a><span class="s1">{</span>
<a name="l401"><span class="ln">401  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vdupq_n_s32(_i));</span>
<a name="l402"><span class="ln">402  </span></a><span class="s1">}</span>
<a name="l403"><span class="ln">403  </span></a>
<a name="l404"><span class="ln">404  </span></a><span class="s2">// Sets the 2 signed 64-bit integer values to i.</span>
<a name="l405"><span class="ln">405  </span></a><span class="s2">// https://docs.microsoft.com/en-us/previous-versions/visualstudio/visual-studio-2010/whtfzhzk(v=vs.100)</span>
<a name="l406"><span class="ln">406  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set1_epi64(int64_t _i)</span>
<a name="l407"><span class="ln">407  </span></a><span class="s1">{</span>
<a name="l408"><span class="ln">408  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vdupq_n_s64(_i));</span>
<a name="l409"><span class="ln">409  </span></a><span class="s1">}</span>
<a name="l410"><span class="ln">410  </span></a>
<a name="l411"><span class="ln">411  </span></a><span class="s2">// Sets the 2 signed 64-bit integer values to i.</span>
<a name="l412"><span class="ln">412  </span></a><span class="s2">// https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi64x&amp;expand=4961</span>
<a name="l413"><span class="ln">413  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set1_epi64x(int64_t _i)</span>
<a name="l414"><span class="ln">414  </span></a><span class="s1">{</span>
<a name="l415"><span class="ln">415  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vdupq_n_s64(_i));</span>
<a name="l416"><span class="ln">416  </span></a><span class="s1">}</span>
<a name="l417"><span class="ln">417  </span></a>
<a name="l418"><span class="ln">418  </span></a><span class="s2">// Sets the 4 signed 32-bit integer values.</span>
<a name="l419"><span class="ln">419  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/019beekt(v=vs.100).aspx</span>
<a name="l420"><span class="ln">420  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set_epi32(</span><span class="s0">int </span><span class="s1">i3, </span><span class="s0">int </span><span class="s1">i2, </span><span class="s0">int </span><span class="s1">i1, </span><span class="s0">int </span><span class="s1">i0)</span>
<a name="l421"><span class="ln">421  </span></a><span class="s1">{</span>
<a name="l422"><span class="ln">422  </span></a>    <span class="s1">int32_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">))) data[</span><span class="s5">4</span><span class="s1">] = {i0, i1, i2, i3};</span>
<a name="l423"><span class="ln">423  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vld1q_s32(data));</span>
<a name="l424"><span class="ln">424  </span></a><span class="s1">}</span>
<a name="l425"><span class="ln">425  </span></a>
<a name="l426"><span class="ln">426  </span></a><span class="s2">// Returns the __m128i structure with its two 64-bit integer values</span>
<a name="l427"><span class="ln">427  </span></a><span class="s2">// initialized to the values of the two 64-bit integers passed in.</span>
<a name="l428"><span class="ln">428  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/dk2sdw0h(v=vs.120).aspx</span>
<a name="l429"><span class="ln">429  </span></a><span class="s1">FORCE_INLINE __m128i _mm_set_epi64x(int64_t i1, int64_t i2)</span>
<a name="l430"><span class="ln">430  </span></a><span class="s1">{</span>
<a name="l431"><span class="ln">431  </span></a>    <span class="s1">int64_t __attribute__((aligned(</span><span class="s5">16</span><span class="s1">))) data[</span><span class="s5">2</span><span class="s1">] = {i2, i1};</span>
<a name="l432"><span class="ln">432  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vld1q_s64(data));</span>
<a name="l433"><span class="ln">433  </span></a><span class="s1">}</span>
<a name="l434"><span class="ln">434  </span></a>
<a name="l435"><span class="ln">435  </span></a><span class="s2">// Stores four single-precision, floating-point values.</span>
<a name="l436"><span class="ln">436  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/s3h4ay6y(v=vs.100).aspx</span>
<a name="l437"><span class="ln">437  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_store_ps(</span><span class="s0">float </span><span class="s1">*p, __m128 a)</span>
<a name="l438"><span class="ln">438  </span></a><span class="s1">{</span>
<a name="l439"><span class="ln">439  </span></a>    <span class="s1">vst1q_f32(p, vreinterpretq_f32_m128(a));</span>
<a name="l440"><span class="ln">440  </span></a><span class="s1">}</span>
<a name="l441"><span class="ln">441  </span></a>
<a name="l442"><span class="ln">442  </span></a><span class="s2">// Stores four single-precision, floating-point values.</span>
<a name="l443"><span class="ln">443  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/44e30x22(v=vs.100).aspx</span>
<a name="l444"><span class="ln">444  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_storeu_ps(</span><span class="s0">float </span><span class="s1">*p, __m128 a)</span>
<a name="l445"><span class="ln">445  </span></a><span class="s1">{</span>
<a name="l446"><span class="ln">446  </span></a>    <span class="s1">vst1q_f32(p, vreinterpretq_f32_m128(a));</span>
<a name="l447"><span class="ln">447  </span></a><span class="s1">}</span>
<a name="l448"><span class="ln">448  </span></a>
<a name="l449"><span class="ln">449  </span></a><span class="s2">// Stores four 32-bit integer values as (as a __m128i value) at the address p.</span>
<a name="l450"><span class="ln">450  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/edk11s13(v=vs.100).aspx</span>
<a name="l451"><span class="ln">451  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_store_si128(__m128i *p, __m128i a)</span>
<a name="l452"><span class="ln">452  </span></a><span class="s1">{</span>
<a name="l453"><span class="ln">453  </span></a>    <span class="s1">vst1q_s32((int32_t *) p, vreinterpretq_s32_m128i(a));</span>
<a name="l454"><span class="ln">454  </span></a><span class="s1">}</span>
<a name="l455"><span class="ln">455  </span></a>
<a name="l456"><span class="ln">456  </span></a><span class="s2">// Stores four 32-bit integer values as (as a __m128i value) at the address p.</span>
<a name="l457"><span class="ln">457  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/edk11s13(v=vs.100).aspx</span>
<a name="l458"><span class="ln">458  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_storeu_si128(__m128i *p, __m128i a)</span>
<a name="l459"><span class="ln">459  </span></a><span class="s1">{</span>
<a name="l460"><span class="ln">460  </span></a>    <span class="s1">vst1q_s32((int32_t *) p, vreinterpretq_s32_m128i(a));</span>
<a name="l461"><span class="ln">461  </span></a><span class="s1">}</span>
<a name="l462"><span class="ln">462  </span></a>
<a name="l463"><span class="ln">463  </span></a><span class="s2">// Stores the lower single - precision, floating - point value.</span>
<a name="l464"><span class="ln">464  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/tzz10fbx(v=vs.100).aspx</span>
<a name="l465"><span class="ln">465  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_store_ss(</span><span class="s0">float </span><span class="s1">*p, __m128 a)</span>
<a name="l466"><span class="ln">466  </span></a><span class="s1">{</span>
<a name="l467"><span class="ln">467  </span></a>    <span class="s1">vst1q_lane_f32(p, vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l468"><span class="ln">468  </span></a><span class="s1">}</span>
<a name="l469"><span class="ln">469  </span></a>
<a name="l470"><span class="ln">470  </span></a><span class="s2">// Reads the lower 64 bits of b and stores them into the lower 64 bits of a.</span>
<a name="l471"><span class="ln">471  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/hhwf428f%28v=vs.90%29.aspx</span>
<a name="l472"><span class="ln">472  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_storel_epi64(__m128i *a, __m128i b)</span>
<a name="l473"><span class="ln">473  </span></a><span class="s1">{</span>
<a name="l474"><span class="ln">474  </span></a>    <span class="s1">uint64x1_t hi = vget_high_u64(vreinterpretq_u64_m128i(*a));</span>
<a name="l475"><span class="ln">475  </span></a>    <span class="s1">uint64x1_t lo = vget_low_u64(vreinterpretq_u64_m128i(b));</span>
<a name="l476"><span class="ln">476  </span></a>    <span class="s1">*a = vreinterpretq_m128i_u64(vcombine_u64(lo, hi));</span>
<a name="l477"><span class="ln">477  </span></a><span class="s1">}</span>
<a name="l478"><span class="ln">478  </span></a>
<a name="l479"><span class="ln">479  </span></a><span class="s2">// Stores the lower two single-precision floating point values of a to the</span>
<a name="l480"><span class="ln">480  </span></a><span class="s2">// address p.</span>
<a name="l481"><span class="ln">481  </span></a><span class="s2">//</span>
<a name="l482"><span class="ln">482  </span></a><span class="s2">//   *p0 := a0</span>
<a name="l483"><span class="ln">483  </span></a><span class="s2">//   *p1 := a1</span>
<a name="l484"><span class="ln">484  </span></a><span class="s2">//</span>
<a name="l485"><span class="ln">485  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/h54t98ks(v=vs.90).aspx</span>
<a name="l486"><span class="ln">486  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_storel_pi(__m64 *p, __m128 a)</span>
<a name="l487"><span class="ln">487  </span></a><span class="s1">{</span>
<a name="l488"><span class="ln">488  </span></a>    <span class="s1">*p = vget_low_f32(a);</span>
<a name="l489"><span class="ln">489  </span></a><span class="s1">}</span>
<a name="l490"><span class="ln">490  </span></a>
<a name="l491"><span class="ln">491  </span></a><span class="s2">// Stores the upper two single-precision, floating-point values of a to the</span>
<a name="l492"><span class="ln">492  </span></a><span class="s2">// address p.</span>
<a name="l493"><span class="ln">493  </span></a><span class="s2">//</span>
<a name="l494"><span class="ln">494  </span></a><span class="s2">//   *p0 := a2</span>
<a name="l495"><span class="ln">495  </span></a><span class="s2">//   *p1 := a3</span>
<a name="l496"><span class="ln">496  </span></a><span class="s2">//</span>
<a name="l497"><span class="ln">497  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/a7525fs8(v%3dvs.90).aspx</span>
<a name="l498"><span class="ln">498  </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_storeh_pi(__m64 * p, __m128 a)</span>
<a name="l499"><span class="ln">499  </span></a><span class="s1">{</span>
<a name="l500"><span class="ln">500  </span></a>    <span class="s1">*p = vget_high_f32(a);</span>
<a name="l501"><span class="ln">501  </span></a><span class="s1">}</span>
<a name="l502"><span class="ln">502  </span></a>
<a name="l503"><span class="ln">503  </span></a><span class="s2">// Loads a single single-precision, floating-point value, copying it into all</span>
<a name="l504"><span class="ln">504  </span></a><span class="s2">// four words</span>
<a name="l505"><span class="ln">505  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/5cdkf716(v=vs.100).aspx</span>
<a name="l506"><span class="ln">506  </span></a><span class="s1">FORCE_INLINE __m128 _mm_load1_ps(</span><span class="s0">const float </span><span class="s1">*p)</span>
<a name="l507"><span class="ln">507  </span></a><span class="s1">{</span>
<a name="l508"><span class="ln">508  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vld1q_dup_f32(p));</span>
<a name="l509"><span class="ln">509  </span></a><span class="s1">}</span>
<a name="l510"><span class="ln">510  </span></a><span class="s0">#define </span><span class="s1">_mm_load_ps1 _mm_load1_ps</span>
<a name="l511"><span class="ln">511  </span></a>
<a name="l512"><span class="ln">512  </span></a><span class="s2">// Sets the lower two single-precision, floating-point values with 64</span>
<a name="l513"><span class="ln">513  </span></a><span class="s2">// bits of data loaded from the address p; the upper two values are passed</span>
<a name="l514"><span class="ln">514  </span></a><span class="s2">// through from a.</span>
<a name="l515"><span class="ln">515  </span></a><span class="s2">//</span>
<a name="l516"><span class="ln">516  </span></a><span class="s2">// Return Value</span>
<a name="l517"><span class="ln">517  </span></a><span class="s2">//   r0 := *p0</span>
<a name="l518"><span class="ln">518  </span></a><span class="s2">//   r1 := *p1</span>
<a name="l519"><span class="ln">519  </span></a><span class="s2">//   r2 := a2</span>
<a name="l520"><span class="ln">520  </span></a><span class="s2">//   r3 := a3</span>
<a name="l521"><span class="ln">521  </span></a><span class="s2">//</span>
<a name="l522"><span class="ln">522  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/s57cyak2(v=vs.100).aspx</span>
<a name="l523"><span class="ln">523  </span></a><span class="s1">FORCE_INLINE __m128 _mm_loadl_pi(__m128 a, __m64 </span><span class="s0">const </span><span class="s1">*p)</span>
<a name="l524"><span class="ln">524  </span></a><span class="s1">{</span>
<a name="l525"><span class="ln">525  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l526"><span class="ln">526  </span></a>        <span class="s1">vcombine_f32(vld1_f32((</span><span class="s0">const </span><span class="s1">float32_t *) p), vget_high_f32(a)));</span>
<a name="l527"><span class="ln">527  </span></a><span class="s1">}</span>
<a name="l528"><span class="ln">528  </span></a>
<a name="l529"><span class="ln">529  </span></a><span class="s2">// Sets the upper two single-precision, floating-point values with 64</span>
<a name="l530"><span class="ln">530  </span></a><span class="s2">// bits of data loaded from the address p; the lower two values are passed</span>
<a name="l531"><span class="ln">531  </span></a><span class="s2">// through from a.</span>
<a name="l532"><span class="ln">532  </span></a><span class="s2">//</span>
<a name="l533"><span class="ln">533  </span></a><span class="s2">//   r0 := a0</span>
<a name="l534"><span class="ln">534  </span></a><span class="s2">//   r1 := a1</span>
<a name="l535"><span class="ln">535  </span></a><span class="s2">//   r2 := *p0</span>
<a name="l536"><span class="ln">536  </span></a><span class="s2">//   r3 := *p1</span>
<a name="l537"><span class="ln">537  </span></a><span class="s2">//</span>
<a name="l538"><span class="ln">538  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/w92wta0x(v%3dvs.100).aspx</span>
<a name="l539"><span class="ln">539  </span></a><span class="s1">FORCE_INLINE __m128 _mm_loadh_pi(__m128 a, __m64 </span><span class="s0">const </span><span class="s1">*p)</span>
<a name="l540"><span class="ln">540  </span></a><span class="s1">{</span>
<a name="l541"><span class="ln">541  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l542"><span class="ln">542  </span></a>        <span class="s1">vcombine_f32(vget_low_f32(a), vld1_f32((</span><span class="s0">const </span><span class="s1">float32_t *) p)));</span>
<a name="l543"><span class="ln">543  </span></a><span class="s1">}</span>
<a name="l544"><span class="ln">544  </span></a>
<a name="l545"><span class="ln">545  </span></a><span class="s2">// Loads four single-precision, floating-point values.</span>
<a name="l546"><span class="ln">546  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/zzd50xxt(v=vs.100).aspx</span>
<a name="l547"><span class="ln">547  </span></a><span class="s1">FORCE_INLINE __m128 _mm_load_ps(</span><span class="s0">const float </span><span class="s1">*p)</span>
<a name="l548"><span class="ln">548  </span></a><span class="s1">{</span>
<a name="l549"><span class="ln">549  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vld1q_f32(p));</span>
<a name="l550"><span class="ln">550  </span></a><span class="s1">}</span>
<a name="l551"><span class="ln">551  </span></a>
<a name="l552"><span class="ln">552  </span></a><span class="s2">// Loads four single-precision, floating-point values.</span>
<a name="l553"><span class="ln">553  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/x1b16s7z%28v=vs.90%29.aspx</span>
<a name="l554"><span class="ln">554  </span></a><span class="s1">FORCE_INLINE __m128 _mm_loadu_ps(</span><span class="s0">const float </span><span class="s1">*p)</span>
<a name="l555"><span class="ln">555  </span></a><span class="s1">{</span>
<a name="l556"><span class="ln">556  </span></a>    <span class="s2">// for neon, alignment doesn't matter, so _mm_load_ps and _mm_loadu_ps are</span>
<a name="l557"><span class="ln">557  </span></a>    <span class="s2">// equivalent for neon</span>
<a name="l558"><span class="ln">558  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vld1q_f32(p));</span>
<a name="l559"><span class="ln">559  </span></a><span class="s1">}</span>
<a name="l560"><span class="ln">560  </span></a>
<a name="l561"><span class="ln">561  </span></a><span class="s2">// Loads an single - precision, floating - point value into the low word and</span>
<a name="l562"><span class="ln">562  </span></a><span class="s2">// clears the upper three words.</span>
<a name="l563"><span class="ln">563  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/548bb9h4%28v=vs.90%29.aspx</span>
<a name="l564"><span class="ln">564  </span></a><span class="s1">FORCE_INLINE __m128 _mm_load_ss(</span><span class="s0">const float </span><span class="s1">*p)</span>
<a name="l565"><span class="ln">565  </span></a><span class="s1">{</span>
<a name="l566"><span class="ln">566  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vsetq_lane_f32(*p, vdupq_n_f32(</span><span class="s5">0</span><span class="s1">), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l567"><span class="ln">567  </span></a><span class="s1">}</span>
<a name="l568"><span class="ln">568  </span></a>
<a name="l569"><span class="ln">569  </span></a><span class="s1">FORCE_INLINE __m128i _mm_loadl_epi64(__m128i </span><span class="s0">const </span><span class="s1">*p)</span>
<a name="l570"><span class="ln">570  </span></a><span class="s1">{</span>
<a name="l571"><span class="ln">571  </span></a>    <span class="s2">/* Load the lower 64 bits of the value pointed to by p into the 
<a name="l572"><span class="ln">572  </span></a>     * lower 64 bits of the result, zeroing the upper 64 bits of the result. 
<a name="l573"><span class="ln">573  </span></a>     */</span>
<a name="l574"><span class="ln">574  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(vld1_s32((int32_t </span><span class="s0">const </span><span class="s1">*) p), vcreate_s32(</span><span class="s5">0</span><span class="s1">)));</span>
<a name="l575"><span class="ln">575  </span></a><span class="s1">}</span>
<a name="l576"><span class="ln">576  </span></a>
<a name="l577"><span class="ln">577  </span></a><span class="s2">// ******************************************</span>
<a name="l578"><span class="ln">578  </span></a><span class="s2">// Logic/Binary operations</span>
<a name="l579"><span class="ln">579  </span></a><span class="s2">// ******************************************</span>
<a name="l580"><span class="ln">580  </span></a>
<a name="l581"><span class="ln">581  </span></a><span class="s2">// Compares for inequality.</span>
<a name="l582"><span class="ln">582  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/sf44thbx(v=vs.100).aspx</span>
<a name="l583"><span class="ln">583  </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmpneq_ps(__m128 a, __m128 b)</span>
<a name="l584"><span class="ln">584  </span></a><span class="s1">{</span>
<a name="l585"><span class="ln">585  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(vmvnq_u32(</span>
<a name="l586"><span class="ln">586  </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b))));</span>
<a name="l587"><span class="ln">587  </span></a><span class="s1">}</span>
<a name="l588"><span class="ln">588  </span></a>
<a name="l589"><span class="ln">589  </span></a><span class="s2">// Computes the bitwise AND-NOT of the four single-precision, floating-point</span>
<a name="l590"><span class="ln">590  </span></a><span class="s2">// values of a and b.</span>
<a name="l591"><span class="ln">591  </span></a><span class="s2">//</span>
<a name="l592"><span class="ln">592  </span></a><span class="s2">//   r0 := ~a0 &amp; b0</span>
<a name="l593"><span class="ln">593  </span></a><span class="s2">//   r1 := ~a1 &amp; b1</span>
<a name="l594"><span class="ln">594  </span></a><span class="s2">//   r2 := ~a2 &amp; b2</span>
<a name="l595"><span class="ln">595  </span></a><span class="s2">//   r3 := ~a3 &amp; b3</span>
<a name="l596"><span class="ln">596  </span></a><span class="s2">//</span>
<a name="l597"><span class="ln">597  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/68h7wd02(v=vs.100).aspx</span>
<a name="l598"><span class="ln">598  </span></a><span class="s1">FORCE_INLINE __m128 _mm_andnot_ps(__m128 a, __m128 b)</span>
<a name="l599"><span class="ln">599  </span></a><span class="s1">{</span>
<a name="l600"><span class="ln">600  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_s32(</span>
<a name="l601"><span class="ln">601  </span></a>        <span class="s1">vbicq_s32(vreinterpretq_s32_m128(b),</span>
<a name="l602"><span class="ln">602  </span></a>                  <span class="s1">vreinterpretq_s32_m128(a)));  </span><span class="s2">// *NOTE* argument swap</span>
<a name="l603"><span class="ln">603  </span></a><span class="s1">}</span>
<a name="l604"><span class="ln">604  </span></a>
<a name="l605"><span class="ln">605  </span></a><span class="s2">// Computes the bitwise AND of the 128-bit value in b and the bitwise NOT of the</span>
<a name="l606"><span class="ln">606  </span></a><span class="s2">// 128-bit value in a.</span>
<a name="l607"><span class="ln">607  </span></a><span class="s2">//</span>
<a name="l608"><span class="ln">608  </span></a><span class="s2">//   r := (~a) &amp; b</span>
<a name="l609"><span class="ln">609  </span></a><span class="s2">//</span>
<a name="l610"><span class="ln">610  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/1beaceh8(v=vs.100).aspx</span>
<a name="l611"><span class="ln">611  </span></a><span class="s1">FORCE_INLINE __m128i _mm_andnot_si128(__m128i a, __m128i b)</span>
<a name="l612"><span class="ln">612  </span></a><span class="s1">{</span>
<a name="l613"><span class="ln">613  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l614"><span class="ln">614  </span></a>        <span class="s1">vbicq_s32(vreinterpretq_s32_m128i(b),</span>
<a name="l615"><span class="ln">615  </span></a>                  <span class="s1">vreinterpretq_s32_m128i(a)));  </span><span class="s2">// *NOTE* argument swap</span>
<a name="l616"><span class="ln">616  </span></a><span class="s1">}</span>
<a name="l617"><span class="ln">617  </span></a>
<a name="l618"><span class="ln">618  </span></a><span class="s2">// Computes the bitwise AND of the 128-bit value in a and the 128-bit value in</span>
<a name="l619"><span class="ln">619  </span></a><span class="s2">// b.</span>
<a name="l620"><span class="ln">620  </span></a><span class="s2">//</span>
<a name="l621"><span class="ln">621  </span></a><span class="s2">//   r := a &amp; b</span>
<a name="l622"><span class="ln">622  </span></a><span class="s2">//</span>
<a name="l623"><span class="ln">623  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/6d1txsa8(v=vs.100).aspx</span>
<a name="l624"><span class="ln">624  </span></a><span class="s1">FORCE_INLINE __m128i _mm_and_si128(__m128i a, __m128i b)</span>
<a name="l625"><span class="ln">625  </span></a><span class="s1">{</span>
<a name="l626"><span class="ln">626  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l627"><span class="ln">627  </span></a>        <span class="s1">vandq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l628"><span class="ln">628  </span></a><span class="s1">}</span>
<a name="l629"><span class="ln">629  </span></a>
<a name="l630"><span class="ln">630  </span></a><span class="s2">// Computes the bitwise AND of the four single-precision, floating-point values</span>
<a name="l631"><span class="ln">631  </span></a><span class="s2">// of a and b.</span>
<a name="l632"><span class="ln">632  </span></a><span class="s2">//</span>
<a name="l633"><span class="ln">633  </span></a><span class="s2">//   r0 := a0 &amp; b0</span>
<a name="l634"><span class="ln">634  </span></a><span class="s2">//   r1 := a1 &amp; b1</span>
<a name="l635"><span class="ln">635  </span></a><span class="s2">//   r2 := a2 &amp; b2</span>
<a name="l636"><span class="ln">636  </span></a><span class="s2">//   r3 := a3 &amp; b3</span>
<a name="l637"><span class="ln">637  </span></a><span class="s2">//</span>
<a name="l638"><span class="ln">638  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/73ck1xc5(v=vs.100).aspx</span>
<a name="l639"><span class="ln">639  </span></a><span class="s1">FORCE_INLINE __m128 _mm_and_ps(__m128 a, __m128 b)</span>
<a name="l640"><span class="ln">640  </span></a><span class="s1">{</span>
<a name="l641"><span class="ln">641  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_s32(</span>
<a name="l642"><span class="ln">642  </span></a>        <span class="s1">vandq_s32(vreinterpretq_s32_m128(a), vreinterpretq_s32_m128(b)));</span>
<a name="l643"><span class="ln">643  </span></a><span class="s1">}</span>
<a name="l644"><span class="ln">644  </span></a>
<a name="l645"><span class="ln">645  </span></a><span class="s2">// Computes the bitwise OR of the four single-precision, floating-point values</span>
<a name="l646"><span class="ln">646  </span></a><span class="s2">// of a and b.</span>
<a name="l647"><span class="ln">647  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/7ctdsyy0(v=vs.100).aspx</span>
<a name="l648"><span class="ln">648  </span></a><span class="s1">FORCE_INLINE __m128 _mm_or_ps(__m128 a, __m128 b)</span>
<a name="l649"><span class="ln">649  </span></a><span class="s1">{</span>
<a name="l650"><span class="ln">650  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_s32(</span>
<a name="l651"><span class="ln">651  </span></a>        <span class="s1">vorrq_s32(vreinterpretq_s32_m128(a), vreinterpretq_s32_m128(b)));</span>
<a name="l652"><span class="ln">652  </span></a><span class="s1">}</span>
<a name="l653"><span class="ln">653  </span></a>
<a name="l654"><span class="ln">654  </span></a><span class="s2">// Computes bitwise EXOR (exclusive-or) of the four single-precision,</span>
<a name="l655"><span class="ln">655  </span></a><span class="s2">// floating-point values of a and b.</span>
<a name="l656"><span class="ln">656  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ss6k3wk8(v=vs.100).aspx</span>
<a name="l657"><span class="ln">657  </span></a><span class="s1">FORCE_INLINE __m128 _mm_xor_ps(__m128 a, __m128 b)</span>
<a name="l658"><span class="ln">658  </span></a><span class="s1">{</span>
<a name="l659"><span class="ln">659  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_s32(</span>
<a name="l660"><span class="ln">660  </span></a>        <span class="s1">veorq_s32(vreinterpretq_s32_m128(a), vreinterpretq_s32_m128(b)));</span>
<a name="l661"><span class="ln">661  </span></a><span class="s1">}</span>
<a name="l662"><span class="ln">662  </span></a>
<a name="l663"><span class="ln">663  </span></a><span class="s2">// Computes the bitwise OR of the 128-bit value in a and the 128-bit value in b.</span>
<a name="l664"><span class="ln">664  </span></a><span class="s2">//</span>
<a name="l665"><span class="ln">665  </span></a><span class="s2">//   r := a | b</span>
<a name="l666"><span class="ln">666  </span></a><span class="s2">//</span>
<a name="l667"><span class="ln">667  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/ew8ty0db(v=vs.100).aspx</span>
<a name="l668"><span class="ln">668  </span></a><span class="s1">FORCE_INLINE __m128i _mm_or_si128(__m128i a, __m128i b)</span>
<a name="l669"><span class="ln">669  </span></a><span class="s1">{</span>
<a name="l670"><span class="ln">670  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l671"><span class="ln">671  </span></a>        <span class="s1">vorrq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l672"><span class="ln">672  </span></a><span class="s1">}</span>
<a name="l673"><span class="ln">673  </span></a>
<a name="l674"><span class="ln">674  </span></a><span class="s2">// Computes the bitwise XOR of the 128-bit value in a and the 128-bit value in</span>
<a name="l675"><span class="ln">675  </span></a><span class="s2">// b.  https://msdn.microsoft.com/en-us/library/fzt08www(v=vs.100).aspx</span>
<a name="l676"><span class="ln">676  </span></a><span class="s1">FORCE_INLINE __m128i _mm_xor_si128(__m128i a, __m128i b)</span>
<a name="l677"><span class="ln">677  </span></a><span class="s1">{</span>
<a name="l678"><span class="ln">678  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l679"><span class="ln">679  </span></a>        <span class="s1">veorq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l680"><span class="ln">680  </span></a><span class="s1">}</span>
<a name="l681"><span class="ln">681  </span></a>
<a name="l682"><span class="ln">682  </span></a><span class="s2">// Moves the upper two values of B into the lower two values of A.</span>
<a name="l683"><span class="ln">683  </span></a><span class="s2">//</span>
<a name="l684"><span class="ln">684  </span></a><span class="s2">//   r3 := a3</span>
<a name="l685"><span class="ln">685  </span></a><span class="s2">//   r2 := a2</span>
<a name="l686"><span class="ln">686  </span></a><span class="s2">//   r1 := b3</span>
<a name="l687"><span class="ln">687  </span></a><span class="s2">//   r0 := b2</span>
<a name="l688"><span class="ln">688  </span></a><span class="s1">FORCE_INLINE __m128 _mm_movehl_ps(__m128 __A, __m128 __B)</span>
<a name="l689"><span class="ln">689  </span></a><span class="s1">{</span>
<a name="l690"><span class="ln">690  </span></a>    <span class="s1">float32x2_t a32 = vget_high_f32(vreinterpretq_f32_m128(__A));</span>
<a name="l691"><span class="ln">691  </span></a>    <span class="s1">float32x2_t b32 = vget_high_f32(vreinterpretq_f32_m128(__B));</span>
<a name="l692"><span class="ln">692  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(b32, a32));</span>
<a name="l693"><span class="ln">693  </span></a><span class="s1">}</span>
<a name="l694"><span class="ln">694  </span></a>
<a name="l695"><span class="ln">695  </span></a><span class="s2">// Moves the lower two values of B into the upper two values of A.</span>
<a name="l696"><span class="ln">696  </span></a><span class="s2">//</span>
<a name="l697"><span class="ln">697  </span></a><span class="s2">//   r3 := b1</span>
<a name="l698"><span class="ln">698  </span></a><span class="s2">//   r2 := b0</span>
<a name="l699"><span class="ln">699  </span></a><span class="s2">//   r1 := a1</span>
<a name="l700"><span class="ln">700  </span></a><span class="s2">//   r0 := a0</span>
<a name="l701"><span class="ln">701  </span></a><span class="s1">FORCE_INLINE __m128 _mm_movelh_ps(__m128 __A, __m128 __B)</span>
<a name="l702"><span class="ln">702  </span></a><span class="s1">{</span>
<a name="l703"><span class="ln">703  </span></a>    <span class="s1">float32x2_t a10 = vget_low_f32(vreinterpretq_f32_m128(__A));</span>
<a name="l704"><span class="ln">704  </span></a>    <span class="s1">float32x2_t b10 = vget_low_f32(vreinterpretq_f32_m128(__B));</span>
<a name="l705"><span class="ln">705  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a10, b10));</span>
<a name="l706"><span class="ln">706  </span></a><span class="s1">}</span>
<a name="l707"><span class="ln">707  </span></a>
<a name="l708"><span class="ln">708  </span></a><span class="s1">FORCE_INLINE __m128i _mm_abs_epi32(__m128i a)</span>
<a name="l709"><span class="ln">709  </span></a><span class="s1">{</span>
<a name="l710"><span class="ln">710  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vabsq_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l711"><span class="ln">711  </span></a><span class="s1">}</span>
<a name="l712"><span class="ln">712  </span></a>
<a name="l713"><span class="ln">713  </span></a><span class="s1">FORCE_INLINE __m128i _mm_abs_epi16(__m128i a)</span>
<a name="l714"><span class="ln">714  </span></a><span class="s1">{</span>
<a name="l715"><span class="ln">715  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vabsq_s16(vreinterpretq_s16_m128i(a)));</span>
<a name="l716"><span class="ln">716  </span></a><span class="s1">}</span>
<a name="l717"><span class="ln">717  </span></a>
<a name="l718"><span class="ln">718  </span></a><span class="s1">FORCE_INLINE __m128i _mm_abs_epi8(__m128i a)</span>
<a name="l719"><span class="ln">719  </span></a><span class="s1">{</span>
<a name="l720"><span class="ln">720  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vabsq_s8(vreinterpretq_s8_m128i(a)));</span>
<a name="l721"><span class="ln">721  </span></a><span class="s1">}</span>
<a name="l722"><span class="ln">722  </span></a>
<a name="l723"><span class="ln">723  </span></a><span class="s2">// Takes the upper 64 bits of a and places it in the low end of the result</span>
<a name="l724"><span class="ln">724  </span></a><span class="s2">// Takes the lower 64 bits of b and places it into the high end of the result.</span>
<a name="l725"><span class="ln">725  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_1032(__m128 a, __m128 b)</span>
<a name="l726"><span class="ln">726  </span></a><span class="s1">{</span>
<a name="l727"><span class="ln">727  </span></a>    <span class="s1">float32x2_t a32 = vget_high_f32(vreinterpretq_f32_m128(a));</span>
<a name="l728"><span class="ln">728  </span></a>    <span class="s1">float32x2_t b10 = vget_low_f32(vreinterpretq_f32_m128(b));</span>
<a name="l729"><span class="ln">729  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a32, b10));</span>
<a name="l730"><span class="ln">730  </span></a><span class="s1">}</span>
<a name="l731"><span class="ln">731  </span></a>
<a name="l732"><span class="ln">732  </span></a><span class="s2">// takes the lower two 32-bit values from a and swaps them and places in high</span>
<a name="l733"><span class="ln">733  </span></a><span class="s2">// end of result takes the higher two 32 bit values from b and swaps them and</span>
<a name="l734"><span class="ln">734  </span></a><span class="s2">// places in low end of result.</span>
<a name="l735"><span class="ln">735  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2301(__m128 a, __m128 b)</span>
<a name="l736"><span class="ln">736  </span></a><span class="s1">{</span>
<a name="l737"><span class="ln">737  </span></a>    <span class="s1">float32x2_t a01 = vrev64_f32(vget_low_f32(vreinterpretq_f32_m128(a)));</span>
<a name="l738"><span class="ln">738  </span></a>    <span class="s1">float32x2_t b23 = vrev64_f32(vget_high_f32(vreinterpretq_f32_m128(b)));</span>
<a name="l739"><span class="ln">739  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a01, b23));</span>
<a name="l740"><span class="ln">740  </span></a><span class="s1">}</span>
<a name="l741"><span class="ln">741  </span></a>
<a name="l742"><span class="ln">742  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_0321(__m128 a, __m128 b)</span>
<a name="l743"><span class="ln">743  </span></a><span class="s1">{</span>
<a name="l744"><span class="ln">744  </span></a>    <span class="s1">float32x2_t a21 = vget_high_f32(</span>
<a name="l745"><span class="ln">745  </span></a>        <span class="s1">vextq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a), </span><span class="s5">3</span><span class="s1">));</span>
<a name="l746"><span class="ln">746  </span></a>    <span class="s1">float32x2_t b03 = vget_low_f32(</span>
<a name="l747"><span class="ln">747  </span></a>        <span class="s1">vextq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b), </span><span class="s5">3</span><span class="s1">));</span>
<a name="l748"><span class="ln">748  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a21, b03));</span>
<a name="l749"><span class="ln">749  </span></a><span class="s1">}</span>
<a name="l750"><span class="ln">750  </span></a>
<a name="l751"><span class="ln">751  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2103(__m128 a, __m128 b)</span>
<a name="l752"><span class="ln">752  </span></a><span class="s1">{</span>
<a name="l753"><span class="ln">753  </span></a>    <span class="s1">float32x2_t a03 = vget_low_f32(</span>
<a name="l754"><span class="ln">754  </span></a>        <span class="s1">vextq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a), </span><span class="s5">3</span><span class="s1">));</span>
<a name="l755"><span class="ln">755  </span></a>    <span class="s1">float32x2_t b21 = vget_high_f32(</span>
<a name="l756"><span class="ln">756  </span></a>        <span class="s1">vextq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b), </span><span class="s5">3</span><span class="s1">));</span>
<a name="l757"><span class="ln">757  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a03, b21));</span>
<a name="l758"><span class="ln">758  </span></a><span class="s1">}</span>
<a name="l759"><span class="ln">759  </span></a>
<a name="l760"><span class="ln">760  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_1010(__m128 a, __m128 b)</span>
<a name="l761"><span class="ln">761  </span></a><span class="s1">{</span>
<a name="l762"><span class="ln">762  </span></a>    <span class="s1">float32x2_t a10 = vget_low_f32(vreinterpretq_f32_m128(a));</span>
<a name="l763"><span class="ln">763  </span></a>    <span class="s1">float32x2_t b10 = vget_low_f32(vreinterpretq_f32_m128(b));</span>
<a name="l764"><span class="ln">764  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a10, b10));</span>
<a name="l765"><span class="ln">765  </span></a><span class="s1">}</span>
<a name="l766"><span class="ln">766  </span></a>
<a name="l767"><span class="ln">767  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_1001(__m128 a, __m128 b)</span>
<a name="l768"><span class="ln">768  </span></a><span class="s1">{</span>
<a name="l769"><span class="ln">769  </span></a>    <span class="s1">float32x2_t a01 = vrev64_f32(vget_low_f32(vreinterpretq_f32_m128(a)));</span>
<a name="l770"><span class="ln">770  </span></a>    <span class="s1">float32x2_t b10 = vget_low_f32(vreinterpretq_f32_m128(b));</span>
<a name="l771"><span class="ln">771  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a01, b10));</span>
<a name="l772"><span class="ln">772  </span></a><span class="s1">}</span>
<a name="l773"><span class="ln">773  </span></a>
<a name="l774"><span class="ln">774  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_0101(__m128 a, __m128 b)</span>
<a name="l775"><span class="ln">775  </span></a><span class="s1">{</span>
<a name="l776"><span class="ln">776  </span></a>    <span class="s1">float32x2_t a01 = vrev64_f32(vget_low_f32(vreinterpretq_f32_m128(a)));</span>
<a name="l777"><span class="ln">777  </span></a>    <span class="s1">float32x2_t b01 = vrev64_f32(vget_low_f32(vreinterpretq_f32_m128(b)));</span>
<a name="l778"><span class="ln">778  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a01, b01));</span>
<a name="l779"><span class="ln">779  </span></a><span class="s1">}</span>
<a name="l780"><span class="ln">780  </span></a>
<a name="l781"><span class="ln">781  </span></a><span class="s2">// keeps the low 64 bits of b in the low and puts the high 64 bits of a in the</span>
<a name="l782"><span class="ln">782  </span></a><span class="s2">// high</span>
<a name="l783"><span class="ln">783  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_3210(__m128 a, __m128 b)</span>
<a name="l784"><span class="ln">784  </span></a><span class="s1">{</span>
<a name="l785"><span class="ln">785  </span></a>    <span class="s1">float32x2_t a10 = vget_low_f32(vreinterpretq_f32_m128(a));</span>
<a name="l786"><span class="ln">786  </span></a>    <span class="s1">float32x2_t b32 = vget_high_f32(vreinterpretq_f32_m128(b));</span>
<a name="l787"><span class="ln">787  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a10, b32));</span>
<a name="l788"><span class="ln">788  </span></a><span class="s1">}</span>
<a name="l789"><span class="ln">789  </span></a>
<a name="l790"><span class="ln">790  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_0011(__m128 a, __m128 b)</span>
<a name="l791"><span class="ln">791  </span></a><span class="s1">{</span>
<a name="l792"><span class="ln">792  </span></a>    <span class="s1">float32x2_t a11 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(a)), </span><span class="s5">1</span><span class="s1">);</span>
<a name="l793"><span class="ln">793  </span></a>    <span class="s1">float32x2_t b00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l794"><span class="ln">794  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a11, b00));</span>
<a name="l795"><span class="ln">795  </span></a><span class="s1">}</span>
<a name="l796"><span class="ln">796  </span></a>
<a name="l797"><span class="ln">797  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_0022(__m128 a, __m128 b)</span>
<a name="l798"><span class="ln">798  </span></a><span class="s1">{</span>
<a name="l799"><span class="ln">799  </span></a>    <span class="s1">float32x2_t a22 =</span>
<a name="l800"><span class="ln">800  </span></a>        <span class="s1">vdup_lane_f32(vget_high_f32(vreinterpretq_f32_m128(a)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l801"><span class="ln">801  </span></a>    <span class="s1">float32x2_t b00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l802"><span class="ln">802  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a22, b00));</span>
<a name="l803"><span class="ln">803  </span></a><span class="s1">}</span>
<a name="l804"><span class="ln">804  </span></a>
<a name="l805"><span class="ln">805  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2200(__m128 a, __m128 b)</span>
<a name="l806"><span class="ln">806  </span></a><span class="s1">{</span>
<a name="l807"><span class="ln">807  </span></a>    <span class="s1">float32x2_t a00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(a)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l808"><span class="ln">808  </span></a>    <span class="s1">float32x2_t b22 =</span>
<a name="l809"><span class="ln">809  </span></a>        <span class="s1">vdup_lane_f32(vget_high_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l810"><span class="ln">810  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a00, b22));</span>
<a name="l811"><span class="ln">811  </span></a><span class="s1">}</span>
<a name="l812"><span class="ln">812  </span></a>
<a name="l813"><span class="ln">813  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_3202(__m128 a, __m128 b)</span>
<a name="l814"><span class="ln">814  </span></a><span class="s1">{</span>
<a name="l815"><span class="ln">815  </span></a>    <span class="s1">float32_t a0 = vgetq_lane_f32(vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l816"><span class="ln">816  </span></a>    <span class="s1">float32x2_t a22 =</span>
<a name="l817"><span class="ln">817  </span></a>        <span class="s1">vdup_lane_f32(vget_high_f32(vreinterpretq_f32_m128(a)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l818"><span class="ln">818  </span></a>    <span class="s1">float32x2_t a02 = vset_lane_f32(a0, a22, </span><span class="s5">1</span><span class="s1">); </span><span class="s2">/* TODO: use vzip ?*/</span>
<a name="l819"><span class="ln">819  </span></a>    <span class="s1">float32x2_t b32 = vget_high_f32(vreinterpretq_f32_m128(b));</span>
<a name="l820"><span class="ln">820  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a02, b32));</span>
<a name="l821"><span class="ln">821  </span></a><span class="s1">}</span>
<a name="l822"><span class="ln">822  </span></a>
<a name="l823"><span class="ln">823  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_1133(__m128 a, __m128 b)</span>
<a name="l824"><span class="ln">824  </span></a><span class="s1">{</span>
<a name="l825"><span class="ln">825  </span></a>    <span class="s1">float32x2_t a33 =</span>
<a name="l826"><span class="ln">826  </span></a>        <span class="s1">vdup_lane_f32(vget_high_f32(vreinterpretq_f32_m128(a)), </span><span class="s5">1</span><span class="s1">);</span>
<a name="l827"><span class="ln">827  </span></a>    <span class="s1">float32x2_t b11 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">1</span><span class="s1">);</span>
<a name="l828"><span class="ln">828  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a33, b11));</span>
<a name="l829"><span class="ln">829  </span></a><span class="s1">}</span>
<a name="l830"><span class="ln">830  </span></a>
<a name="l831"><span class="ln">831  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2010(__m128 a, __m128 b)</span>
<a name="l832"><span class="ln">832  </span></a><span class="s1">{</span>
<a name="l833"><span class="ln">833  </span></a>    <span class="s1">float32x2_t a10 = vget_low_f32(vreinterpretq_f32_m128(a));</span>
<a name="l834"><span class="ln">834  </span></a>    <span class="s1">float32_t b2 = vgetq_lane_f32(vreinterpretq_f32_m128(b), </span><span class="s5">2</span><span class="s1">);</span>
<a name="l835"><span class="ln">835  </span></a>    <span class="s1">float32x2_t b00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l836"><span class="ln">836  </span></a>    <span class="s1">float32x2_t b20 = vset_lane_f32(b2, b00, </span><span class="s5">1</span><span class="s1">);</span>
<a name="l837"><span class="ln">837  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a10, b20));</span>
<a name="l838"><span class="ln">838  </span></a><span class="s1">}</span>
<a name="l839"><span class="ln">839  </span></a>
<a name="l840"><span class="ln">840  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2001(__m128 a, __m128 b)</span>
<a name="l841"><span class="ln">841  </span></a><span class="s1">{</span>
<a name="l842"><span class="ln">842  </span></a>    <span class="s1">float32x2_t a01 = vrev64_f32(vget_low_f32(vreinterpretq_f32_m128(a)));</span>
<a name="l843"><span class="ln">843  </span></a>    <span class="s1">float32_t b2 = vgetq_lane_f32(b, </span><span class="s5">2</span><span class="s1">);</span>
<a name="l844"><span class="ln">844  </span></a>    <span class="s1">float32x2_t b00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l845"><span class="ln">845  </span></a>    <span class="s1">float32x2_t b20 = vset_lane_f32(b2, b00, </span><span class="s5">1</span><span class="s1">);</span>
<a name="l846"><span class="ln">846  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a01, b20));</span>
<a name="l847"><span class="ln">847  </span></a><span class="s1">}</span>
<a name="l848"><span class="ln">848  </span></a>
<a name="l849"><span class="ln">849  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_2032(__m128 a, __m128 b)</span>
<a name="l850"><span class="ln">850  </span></a><span class="s1">{</span>
<a name="l851"><span class="ln">851  </span></a>    <span class="s1">float32x2_t a32 = vget_high_f32(vreinterpretq_f32_m128(a));</span>
<a name="l852"><span class="ln">852  </span></a>    <span class="s1">float32_t b2 = vgetq_lane_f32(b, </span><span class="s5">2</span><span class="s1">);</span>
<a name="l853"><span class="ln">853  </span></a>    <span class="s1">float32x2_t b00 = vdup_lane_f32(vget_low_f32(vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l854"><span class="ln">854  </span></a>    <span class="s1">float32x2_t b20 = vset_lane_f32(b2, b00, </span><span class="s5">1</span><span class="s1">);</span>
<a name="l855"><span class="ln">855  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(a32, b20));</span>
<a name="l856"><span class="ln">856  </span></a><span class="s1">}</span>
<a name="l857"><span class="ln">857  </span></a>
<a name="l858"><span class="ln">858  </span></a><span class="s2">// NEON does not support a general purpose permute intrinsic</span>
<a name="l859"><span class="ln">859  </span></a><span class="s2">// Selects four specific single-precision, floating-point values from a and b,</span>
<a name="l860"><span class="ln">860  </span></a><span class="s2">// based on the mask i.</span>
<a name="l861"><span class="ln">861  </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/5f0858x0(v=vs.100).aspx</span>
<a name="l862"><span class="ln">862  </span></a><span class="s0">#if </span><span class="s5">0 </span><span class="s2">/* C version */</span>
<a name="l863"><span class="ln">863  </span></a><span class="s1">FORCE_INLINE __m128 _mm_shuffle_ps_default(__m128 a,</span>
<a name="l864"><span class="ln">864  </span></a>                                           <span class="s1">__m128 b,</span>
<a name="l865"><span class="ln">865  </span></a>                                           <span class="s1">__constrange(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">255</span><span class="s1">) </span><span class="s0">int </span><span class="s1">imm)</span>
<a name="l866"><span class="ln">866  </span></a><span class="s1">{</span>
<a name="l867"><span class="ln">867  </span></a>    <span class="s1">__m128 ret;</span>
<a name="l868"><span class="ln">868  </span></a>    <span class="s1">ret[</span><span class="s5">0</span><span class="s1">] = a[imm &amp; </span><span class="s5">0x3</span><span class="s1">];</span>
<a name="l869"><span class="ln">869  </span></a>    <span class="s1">ret[</span><span class="s5">1</span><span class="s1">] = a[(imm &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">];</span>
<a name="l870"><span class="ln">870  </span></a>    <span class="s1">ret[</span><span class="s5">2</span><span class="s1">] = b[(imm &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x03</span><span class="s1">];</span>
<a name="l871"><span class="ln">871  </span></a>    <span class="s1">ret[</span><span class="s5">3</span><span class="s1">] = b[(imm &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x03</span><span class="s1">];</span>
<a name="l872"><span class="ln">872  </span></a>    <span class="s0">return </span><span class="s1">ret;</span>
<a name="l873"><span class="ln">873  </span></a><span class="s1">}</span>
<a name="l874"><span class="ln">874  </span></a><span class="s0">#endif</span>
<a name="l875"><span class="ln">875  </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_ps_default(a, b, imm)                                  \</span>
<a name="l876"><span class="ln">876  </span></a>    <span class="s1">__extension__({                                                        \</span>
<a name="l877"><span class="ln">877  </span></a>        <span class="s1">float32x4_t ret;                                                   \</span>
<a name="l878"><span class="ln">878  </span></a>        <span class="s1">ret = vmovq_n_f32(                                                 \</span>
<a name="l879"><span class="ln">879  </span></a>            <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(a), (imm) &amp;</span><span class="s5">0x3</span><span class="s1">));        \</span>
<a name="l880"><span class="ln">880  </span></a>        <span class="s1">ret = vsetq_lane_f32(                                              \</span>
<a name="l881"><span class="ln">881  </span></a>            <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(a), ((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l882"><span class="ln">882  </span></a>            <span class="s1">ret, </span><span class="s5">1</span><span class="s1">);                                                       \</span>
<a name="l883"><span class="ln">883  </span></a>        <span class="s1">ret = vsetq_lane_f32(                                              \</span>
<a name="l884"><span class="ln">884  </span></a>            <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(b), ((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l885"><span class="ln">885  </span></a>            <span class="s1">ret, </span><span class="s5">2</span><span class="s1">);                                                       \</span>
<a name="l886"><span class="ln">886  </span></a>        <span class="s1">ret = vsetq_lane_f32(                                              \</span>
<a name="l887"><span class="ln">887  </span></a>            <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(b), ((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l888"><span class="ln">888  </span></a>            <span class="s1">ret, </span><span class="s5">3</span><span class="s1">);                                                       \</span>
<a name="l889"><span class="ln">889  </span></a>        <span class="s1">vreinterpretq_m128_f32(ret);                                       \</span>
<a name="l890"><span class="ln">890  </span></a>    <span class="s1">})</span>
<a name="l891"><span class="ln">891  </span></a>
<a name="l892"><span class="ln">892  </span></a><span class="s2">// FORCE_INLINE __m128 _mm_shuffle_ps(__m128 a, __m128 b, __constrange(0,255)</span>
<a name="l893"><span class="ln">893  </span></a><span class="s2">// int imm)</span>
<a name="l894"><span class="ln">894  </span></a><span class="s0">#if </span><span class="s1">defined(__clang__)</span>
<a name="l895"><span class="ln">895  </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_ps(a, b, imm)                          \</span>
<a name="l896"><span class="ln">896  </span></a>    <span class="s1">__extension__({                                        \</span>
<a name="l897"><span class="ln">897  </span></a>         <span class="s1">float32x4_t _input1 = vreinterpretq_f32_m128(a);  \</span>
<a name="l898"><span class="ln">898  </span></a>         <span class="s1">float32x4_t _input2 = vreinterpretq_f32_m128(b);  \</span>
<a name="l899"><span class="ln">899  </span></a>         <span class="s1">float32x4_t _shuf =                               \</span>
<a name="l900"><span class="ln">900  </span></a>              <span class="s1">__builtin_shufflevector(_input1, _input2,    \</span>
<a name="l901"><span class="ln">901  </span></a>                <span class="s1">(imm) &amp; </span><span class="s5">0x3</span><span class="s1">,                               \</span>
<a name="l902"><span class="ln">902  </span></a>                <span class="s1">((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">,                        \</span>
<a name="l903"><span class="ln">903  </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">,                  \</span>
<a name="l904"><span class="ln">904  </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">);                 \</span>
<a name="l905"><span class="ln">905  </span></a>         <span class="s1">vreinterpretq_m128_f32(_shuf);                    \</span>
<a name="l906"><span class="ln">906  </span></a>    <span class="s1">})</span>
<a name="l907"><span class="ln">907  </span></a><span class="s0">#else </span><span class="s2">// generic</span>
<a name="l908"><span class="ln">908  </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_ps(a, b, imm)                          \</span>
<a name="l909"><span class="ln">909  </span></a>    <span class="s1">__extension__({                                        \</span>
<a name="l910"><span class="ln">910  </span></a>        <span class="s1">__m128 ret;                                        \</span>
<a name="l911"><span class="ln">911  </span></a>        <span class="s0">switch </span><span class="s1">(imm) {                                     \</span>
<a name="l912"><span class="ln">912  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                      \</span>
<a name="l913"><span class="ln">913  </span></a>            <span class="s1">ret = _mm_shuffle_ps_1032((a), (b));           \</span>
<a name="l914"><span class="ln">914  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l915"><span class="ln">915  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l916"><span class="ln">916  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2301((a), (b));           \</span>
<a name="l917"><span class="ln">917  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l918"><span class="ln">918  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l919"><span class="ln">919  </span></a>            <span class="s1">ret = _mm_shuffle_ps_0321((a), (b));           \</span>
<a name="l920"><span class="ln">920  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l921"><span class="ln">921  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">):                      \</span>
<a name="l922"><span class="ln">922  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2103((a), (b));           \</span>
<a name="l923"><span class="ln">923  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l924"><span class="ln">924  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                      \</span>
<a name="l925"><span class="ln">925  </span></a>            <span class="s1">ret = _mm_movelh_ps((a), (b));                 \</span>
<a name="l926"><span class="ln">926  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l927"><span class="ln">927  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l928"><span class="ln">928  </span></a>            <span class="s1">ret = _mm_shuffle_ps_1001((a), (b));           \</span>
<a name="l929"><span class="ln">929  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l930"><span class="ln">930  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l931"><span class="ln">931  </span></a>            <span class="s1">ret = _mm_shuffle_ps_0101((a), (b));           \</span>
<a name="l932"><span class="ln">932  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l933"><span class="ln">933  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                      \</span>
<a name="l934"><span class="ln">934  </span></a>            <span class="s1">ret = _mm_shuffle_ps_3210((a), (b));           \</span>
<a name="l935"><span class="ln">935  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l936"><span class="ln">936  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l937"><span class="ln">937  </span></a>            <span class="s1">ret = _mm_shuffle_ps_0011((a), (b));           \</span>
<a name="l938"><span class="ln">938  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l939"><span class="ln">939  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                      \</span>
<a name="l940"><span class="ln">940  </span></a>            <span class="s1">ret = _mm_shuffle_ps_0022((a), (b));           \</span>
<a name="l941"><span class="ln">941  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l942"><span class="ln">942  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                      \</span>
<a name="l943"><span class="ln">943  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2200((a), (b));           \</span>
<a name="l944"><span class="ln">944  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l945"><span class="ln">945  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                      \</span>
<a name="l946"><span class="ln">946  </span></a>            <span class="s1">ret = _mm_shuffle_ps_3202((a), (b));           \</span>
<a name="l947"><span class="ln">947  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l948"><span class="ln">948  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                      \</span>
<a name="l949"><span class="ln">949  </span></a>            <span class="s1">ret = _mm_movehl_ps((b), (a));                 \</span>
<a name="l950"><span class="ln">950  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l951"><span class="ln">951  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">):                      \</span>
<a name="l952"><span class="ln">952  </span></a>            <span class="s1">ret = _mm_shuffle_ps_1133((a), (b));           \</span>
<a name="l953"><span class="ln">953  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l954"><span class="ln">954  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                      \</span>
<a name="l955"><span class="ln">955  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2010((a), (b));           \</span>
<a name="l956"><span class="ln">956  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l957"><span class="ln">957  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                      \</span>
<a name="l958"><span class="ln">958  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2001((a), (b));           \</span>
<a name="l959"><span class="ln">959  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l960"><span class="ln">960  </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                      \</span>
<a name="l961"><span class="ln">961  </span></a>            <span class="s1">ret = _mm_shuffle_ps_2032((a), (b));           \</span>
<a name="l962"><span class="ln">962  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l963"><span class="ln">963  </span></a>        <span class="s0">default</span><span class="s1">:                                           \</span>
<a name="l964"><span class="ln">964  </span></a>            <span class="s1">ret = _mm_shuffle_ps_default((a), (b), (imm)); \</span>
<a name="l965"><span class="ln">965  </span></a>            <span class="s0">break</span><span class="s1">;                                         \</span>
<a name="l966"><span class="ln">966  </span></a>        <span class="s1">}                                                  \</span>
<a name="l967"><span class="ln">967  </span></a>        <span class="s1">ret;                                               \</span>
<a name="l968"><span class="ln">968  </span></a>    <span class="s1">})</span>
<a name="l969"><span class="ln">969  </span></a><span class="s0">#endif </span><span class="s2">// not clang</span>
<a name="l970"><span class="ln">970  </span></a>
<a name="l971"><span class="ln">971  </span></a><span class="s2">// Takes the upper 64 bits of a and places it in the low end of the result</span>
<a name="l972"><span class="ln">972  </span></a><span class="s2">// Takes the lower 64 bits of a and places it into the high end of the result.</span>
<a name="l973"><span class="ln">973  </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_1032(__m128i a)</span>
<a name="l974"><span class="ln">974  </span></a><span class="s1">{</span>
<a name="l975"><span class="ln">975  </span></a>    <span class="s1">int32x2_t a32 = vget_high_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l976"><span class="ln">976  </span></a>    <span class="s1">int32x2_t a10 = vget_low_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l977"><span class="ln">977  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a32, a10));</span>
<a name="l978"><span class="ln">978  </span></a><span class="s1">}</span>
<a name="l979"><span class="ln">979  </span></a>
<a name="l980"><span class="ln">980  </span></a><span class="s2">// takes the lower two 32-bit values from a and swaps them and places in low end</span>
<a name="l981"><span class="ln">981  </span></a><span class="s2">// of result takes the higher two 32 bit values from a and swaps them and places</span>
<a name="l982"><span class="ln">982  </span></a><span class="s2">// in high end of result.</span>
<a name="l983"><span class="ln">983  </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_2301(__m128i a)</span>
<a name="l984"><span class="ln">984  </span></a><span class="s1">{</span>
<a name="l985"><span class="ln">985  </span></a>    <span class="s1">int32x2_t a01 = vrev64_s32(vget_low_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l986"><span class="ln">986  </span></a>    <span class="s1">int32x2_t a23 = vrev64_s32(vget_high_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l987"><span class="ln">987  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a01, a23));</span>
<a name="l988"><span class="ln">988  </span></a><span class="s1">}</span>
<a name="l989"><span class="ln">989  </span></a>
<a name="l990"><span class="ln">990  </span></a><span class="s2">// rotates the least significant 32 bits into the most signficant 32 bits, and</span>
<a name="l991"><span class="ln">991  </span></a><span class="s2">// shifts the rest down</span>
<a name="l992"><span class="ln">992  </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_0321(__m128i a)</span>
<a name="l993"><span class="ln">993  </span></a><span class="s1">{</span>
<a name="l994"><span class="ln">994  </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l995"><span class="ln">995  </span></a>        <span class="s1">vextq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(a), </span><span class="s5">1</span><span class="s1">));</span>
<a name="l996"><span class="ln">996  </span></a><span class="s1">}</span>
<a name="l997"><span class="ln">997  </span></a>
<a name="l998"><span class="ln">998  </span></a><span class="s2">// rotates the most significant 32 bits into the least signficant 32 bits, and</span>
<a name="l999"><span class="ln">999  </span></a><span class="s2">// shifts the rest up</span>
<a name="l1000"><span class="ln">1000 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_2103(__m128i a)</span>
<a name="l1001"><span class="ln">1001 </span></a><span class="s1">{</span>
<a name="l1002"><span class="ln">1002 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l1003"><span class="ln">1003 </span></a>        <span class="s1">vextq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(a), </span><span class="s5">3</span><span class="s1">));</span>
<a name="l1004"><span class="ln">1004 </span></a><span class="s1">}</span>
<a name="l1005"><span class="ln">1005 </span></a>
<a name="l1006"><span class="ln">1006 </span></a><span class="s2">// gets the lower 64 bits of a, and places it in the upper 64 bits</span>
<a name="l1007"><span class="ln">1007 </span></a><span class="s2">// gets the lower 64 bits of a and places it in the lower 64 bits</span>
<a name="l1008"><span class="ln">1008 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_1010(__m128i a)</span>
<a name="l1009"><span class="ln">1009 </span></a><span class="s1">{</span>
<a name="l1010"><span class="ln">1010 </span></a>    <span class="s1">int32x2_t a10 = vget_low_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l1011"><span class="ln">1011 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a10, a10));</span>
<a name="l1012"><span class="ln">1012 </span></a><span class="s1">}</span>
<a name="l1013"><span class="ln">1013 </span></a>
<a name="l1014"><span class="ln">1014 </span></a><span class="s2">// gets the lower 64 bits of a, swaps the 0 and 1 elements, and places it in the</span>
<a name="l1015"><span class="ln">1015 </span></a><span class="s2">// lower 64 bits gets the lower 64 bits of a, and places it in the upper 64 bits</span>
<a name="l1016"><span class="ln">1016 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_1001(__m128i a)</span>
<a name="l1017"><span class="ln">1017 </span></a><span class="s1">{</span>
<a name="l1018"><span class="ln">1018 </span></a>    <span class="s1">int32x2_t a01 = vrev64_s32(vget_low_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l1019"><span class="ln">1019 </span></a>    <span class="s1">int32x2_t a10 = vget_low_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l1020"><span class="ln">1020 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a01, a10));</span>
<a name="l1021"><span class="ln">1021 </span></a><span class="s1">}</span>
<a name="l1022"><span class="ln">1022 </span></a>
<a name="l1023"><span class="ln">1023 </span></a><span class="s2">// gets the lower 64 bits of a, swaps the 0 and 1 elements and places it in the</span>
<a name="l1024"><span class="ln">1024 </span></a><span class="s2">// upper 64 bits gets the lower 64 bits of a, swaps the 0 and 1 elements, and</span>
<a name="l1025"><span class="ln">1025 </span></a><span class="s2">// places it in the lower 64 bits</span>
<a name="l1026"><span class="ln">1026 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_0101(__m128i a)</span>
<a name="l1027"><span class="ln">1027 </span></a><span class="s1">{</span>
<a name="l1028"><span class="ln">1028 </span></a>    <span class="s1">int32x2_t a01 = vrev64_s32(vget_low_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l1029"><span class="ln">1029 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a01, a01));</span>
<a name="l1030"><span class="ln">1030 </span></a><span class="s1">}</span>
<a name="l1031"><span class="ln">1031 </span></a>
<a name="l1032"><span class="ln">1032 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_2211(__m128i a)</span>
<a name="l1033"><span class="ln">1033 </span></a><span class="s1">{</span>
<a name="l1034"><span class="ln">1034 </span></a>    <span class="s1">int32x2_t a11 = vdup_lane_s32(vget_low_s32(vreinterpretq_s32_m128i(a)), </span><span class="s5">1</span><span class="s1">);</span>
<a name="l1035"><span class="ln">1035 </span></a>    <span class="s1">int32x2_t a22 = vdup_lane_s32(vget_high_s32(vreinterpretq_s32_m128i(a)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l1036"><span class="ln">1036 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a11, a22));</span>
<a name="l1037"><span class="ln">1037 </span></a><span class="s1">}</span>
<a name="l1038"><span class="ln">1038 </span></a>
<a name="l1039"><span class="ln">1039 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_0122(__m128i a)</span>
<a name="l1040"><span class="ln">1040 </span></a><span class="s1">{</span>
<a name="l1041"><span class="ln">1041 </span></a>    <span class="s1">int32x2_t a22 = vdup_lane_s32(vget_high_s32(vreinterpretq_s32_m128i(a)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l1042"><span class="ln">1042 </span></a>    <span class="s1">int32x2_t a01 = vrev64_s32(vget_low_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l1043"><span class="ln">1043 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a22, a01));</span>
<a name="l1044"><span class="ln">1044 </span></a><span class="s1">}</span>
<a name="l1045"><span class="ln">1045 </span></a>
<a name="l1046"><span class="ln">1046 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi_3332(__m128i a)</span>
<a name="l1047"><span class="ln">1047 </span></a><span class="s1">{</span>
<a name="l1048"><span class="ln">1048 </span></a>    <span class="s1">int32x2_t a32 = vget_high_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l1049"><span class="ln">1049 </span></a>    <span class="s1">int32x2_t a33 = vdup_lane_s32(vget_high_s32(vreinterpretq_s32_m128i(a)), </span><span class="s5">1</span><span class="s1">);</span>
<a name="l1050"><span class="ln">1050 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(a32, a33));</span>
<a name="l1051"><span class="ln">1051 </span></a><span class="s1">}</span>
<a name="l1052"><span class="ln">1052 </span></a>
<a name="l1053"><span class="ln">1053 </span></a><span class="s2">// Shuffle packed 8-bit integers in a according to shuffle control mask in the</span>
<a name="l1054"><span class="ln">1054 </span></a><span class="s2">// corresponding 8-bit element of b, and store the results in dst.</span>
<a name="l1055"><span class="ln">1055 </span></a><span class="s2">// https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi8&amp;expand=5146</span>
<a name="l1056"><span class="ln">1056 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi8(__m128i a, __m128i b)</span>
<a name="l1057"><span class="ln">1057 </span></a><span class="s1">{</span>
<a name="l1058"><span class="ln">1058 </span></a>    <span class="s1">int8x16_t tbl = vreinterpretq_s8_m128i(a);   </span><span class="s2">// input a</span>
<a name="l1059"><span class="ln">1059 </span></a>    <span class="s1">uint8x16_t idx = vreinterpretq_u8_m128i(b);  </span><span class="s2">// input b</span>
<a name="l1060"><span class="ln">1060 </span></a>    <span class="s1">uint8x16_t idx_masked =</span>
<a name="l1061"><span class="ln">1061 </span></a>        <span class="s1">vandq_u8(idx, vdupq_n_u8(</span><span class="s5">0x8F</span><span class="s1">));  </span><span class="s2">// avoid using meaningless bits</span>
<a name="l1062"><span class="ln">1062 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l1063"><span class="ln">1063 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vqtbl1q_s8(tbl, idx_masked));</span>
<a name="l1064"><span class="ln">1064 </span></a><span class="s1">#elif defined(__GNUC__)</span>
<a name="l1065"><span class="ln">1065 </span></a>
<a name="l1066"><span class="ln">1066 </span></a>    <span class="s1">int8x16_t ret;</span>
<a name="l1067"><span class="ln">1067 </span></a>    <span class="s2">// %e and %f represent the even and odd D registers</span>
<a name="l1068"><span class="ln">1068 </span></a>    <span class="s2">// respectively.</span>
<a name="l1069"><span class="ln">1069 </span></a>    <span class="s1">__asm__(</span>
<a name="l1070"><span class="ln">1070 </span></a>       <span class="s3">&quot;    vtbl.8  %e[ret], {%e[tbl], %f[tbl]}, %e[idx]</span><span class="s7">\n</span><span class="s3">&quot;</span>
<a name="l1071"><span class="ln">1071 </span></a>       <span class="s3">&quot;    vtbl.8  %f[ret], {%e[tbl], %f[tbl]}, %f[idx]</span><span class="s7">\n</span><span class="s3">&quot;</span>
<a name="l1072"><span class="ln">1072 </span></a>     <span class="s1">: [ret] </span><span class="s3">&quot;=&amp;w&quot; </span><span class="s1">(ret)</span>
<a name="l1073"><span class="ln">1073 </span></a>     <span class="s1">: [tbl] </span><span class="s3">&quot;w&quot; </span><span class="s1">(tbl), [idx] </span><span class="s3">&quot;w&quot; </span><span class="s1">(idx_masked));</span>
<a name="l1074"><span class="ln">1074 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(ret);</span>
<a name="l1075"><span class="ln">1075 </span></a><span class="s0">#else</span>
<a name="l1076"><span class="ln">1076 </span></a>    <span class="s2">// use this line if testing on aarch64</span>
<a name="l1077"><span class="ln">1077 </span></a>    <span class="s1">int8x8x2_t a_split = { vget_low_s8(tbl), vget_high_s8(tbl) };</span>
<a name="l1078"><span class="ln">1078 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(</span>
<a name="l1079"><span class="ln">1079 </span></a>        <span class="s1">vcombine_s8(</span>
<a name="l1080"><span class="ln">1080 </span></a>            <span class="s1">vtbl2_s8(a_split, vget_low_u8(idx_masked)),</span>
<a name="l1081"><span class="ln">1081 </span></a>            <span class="s1">vtbl2_s8(a_split, vget_high_u8(idx_masked))</span>
<a name="l1082"><span class="ln">1082 </span></a>        <span class="s1">)</span>
<a name="l1083"><span class="ln">1083 </span></a>    <span class="s1">);</span>
<a name="l1084"><span class="ln">1084 </span></a><span class="s0">#endif</span>
<a name="l1085"><span class="ln">1085 </span></a><span class="s1">}</span>
<a name="l1086"><span class="ln">1086 </span></a>
<a name="l1087"><span class="ln">1087 </span></a>
<a name="l1088"><span class="ln">1088 </span></a><span class="s0">#if </span><span class="s5">0 </span><span class="s2">/* C version */</span>
<a name="l1089"><span class="ln">1089 </span></a><span class="s1">FORCE_INLINE __m128i _mm_shuffle_epi32_default(__m128i a,</span>
<a name="l1090"><span class="ln">1090 </span></a>                                               <span class="s1">__constrange(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">255</span><span class="s1">) </span><span class="s0">int </span><span class="s1">imm)</span>
<a name="l1091"><span class="ln">1091 </span></a><span class="s1">{</span>
<a name="l1092"><span class="ln">1092 </span></a>    <span class="s1">__m128i ret;</span>
<a name="l1093"><span class="ln">1093 </span></a>    <span class="s1">ret[</span><span class="s5">0</span><span class="s1">] = a[imm &amp; </span><span class="s5">0x3</span><span class="s1">];</span>
<a name="l1094"><span class="ln">1094 </span></a>    <span class="s1">ret[</span><span class="s5">1</span><span class="s1">] = a[(imm &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">];</span>
<a name="l1095"><span class="ln">1095 </span></a>    <span class="s1">ret[</span><span class="s5">2</span><span class="s1">] = a[(imm &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x03</span><span class="s1">];</span>
<a name="l1096"><span class="ln">1096 </span></a>    <span class="s1">ret[</span><span class="s5">3</span><span class="s1">] = a[(imm &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x03</span><span class="s1">];</span>
<a name="l1097"><span class="ln">1097 </span></a>    <span class="s0">return </span><span class="s1">ret;</span>
<a name="l1098"><span class="ln">1098 </span></a><span class="s1">}</span>
<a name="l1099"><span class="ln">1099 </span></a><span class="s0">#endif</span>
<a name="l1100"><span class="ln">1100 </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_epi32_default(a, imm)                                   \</span>
<a name="l1101"><span class="ln">1101 </span></a>    <span class="s1">__extension__({                                                         \</span>
<a name="l1102"><span class="ln">1102 </span></a>        <span class="s1">int32x4_t ret;                                                      \</span>
<a name="l1103"><span class="ln">1103 </span></a>        <span class="s1">ret = vmovq_n_s32(                                                  \</span>
<a name="l1104"><span class="ln">1104 </span></a>            <span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), (imm) &amp;</span><span class="s5">0x3</span><span class="s1">));        \</span>
<a name="l1105"><span class="ln">1105 </span></a>        <span class="s1">ret = vsetq_lane_s32(                                               \</span>
<a name="l1106"><span class="ln">1106 </span></a>            <span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), ((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l1107"><span class="ln">1107 </span></a>            <span class="s1">ret, </span><span class="s5">1</span><span class="s1">);                                                        \</span>
<a name="l1108"><span class="ln">1108 </span></a>        <span class="s1">ret = vsetq_lane_s32(                                               \</span>
<a name="l1109"><span class="ln">1109 </span></a>            <span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), ((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l1110"><span class="ln">1110 </span></a>            <span class="s1">ret, </span><span class="s5">2</span><span class="s1">);                                                        \</span>
<a name="l1111"><span class="ln">1111 </span></a>        <span class="s1">ret = vsetq_lane_s32(                                               \</span>
<a name="l1112"><span class="ln">1112 </span></a>            <span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), ((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), \</span>
<a name="l1113"><span class="ln">1113 </span></a>            <span class="s1">ret, </span><span class="s5">3</span><span class="s1">);                                                        \</span>
<a name="l1114"><span class="ln">1114 </span></a>        <span class="s1">vreinterpretq_m128i_s32(ret);                                       \</span>
<a name="l1115"><span class="ln">1115 </span></a>    <span class="s1">})</span>
<a name="l1116"><span class="ln">1116 </span></a>
<a name="l1117"><span class="ln">1117 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shuffle_epi32_splat(__m128i a, __constrange(0,255)</span>
<a name="l1118"><span class="ln">1118 </span></a><span class="s2">// int imm)</span>
<a name="l1119"><span class="ln">1119 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l1120"><span class="ln">1120 </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_epi32_splat(a, imm)                          \</span>
<a name="l1121"><span class="ln">1121 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1122"><span class="ln">1122 </span></a>        <span class="s1">vreinterpretq_m128i_s32(                                 \</span>
<a name="l1123"><span class="ln">1123 </span></a>            <span class="s1">vdupq_laneq_s32(vreinterpretq_s32_m128i(a), (imm))); \</span>
<a name="l1124"><span class="ln">1124 </span></a>    <span class="s1">})</span>
<a name="l1125"><span class="ln">1125 </span></a><span class="s0">#else</span>
<a name="l1126"><span class="ln">1126 </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_epi32_splat(a, imm)                                      \</span>
<a name="l1127"><span class="ln">1127 </span></a>    <span class="s1">__extension__({                                                          \</span>
<a name="l1128"><span class="ln">1128 </span></a>        <span class="s1">vreinterpretq_m128i_s32(                                             \</span>
<a name="l1129"><span class="ln">1129 </span></a>            <span class="s1">vdupq_n_s32(vgetq_lane_s32(vreinterpretq_s32_m128i(a), (imm)))); \</span>
<a name="l1130"><span class="ln">1130 </span></a>    <span class="s1">})</span>
<a name="l1131"><span class="ln">1131 </span></a><span class="s0">#endif</span>
<a name="l1132"><span class="ln">1132 </span></a>
<a name="l1133"><span class="ln">1133 </span></a><span class="s2">// Shuffles the 4 signed or unsigned 32-bit integers in a as specified by imm.</span>
<a name="l1134"><span class="ln">1134 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/56f67xbk%28v=vs.90%29.aspx</span>
<a name="l1135"><span class="ln">1135 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shuffle_epi32(__m128i a, __constrange(0,255) int</span>
<a name="l1136"><span class="ln">1136 </span></a><span class="s2">// imm)</span>
<a name="l1137"><span class="ln">1137 </span></a><span class="s0">#if </span><span class="s1">defined(__clang__)</span>
<a name="l1138"><span class="ln">1138 </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_epi32(a, imm)                        \</span>
<a name="l1139"><span class="ln">1139 </span></a>    <span class="s1">__extension__({                                      \</span>
<a name="l1140"><span class="ln">1140 </span></a>         <span class="s1">int32x4_t _input = vreinterpretq_s32_m128i(a);  \</span>
<a name="l1141"><span class="ln">1141 </span></a>         <span class="s1">int32x4_t _shuf =                               \</span>
<a name="l1142"><span class="ln">1142 </span></a>              <span class="s1">__builtin_shufflevector(_input, _input,    \</span>
<a name="l1143"><span class="ln">1143 </span></a>                <span class="s1">(imm) &amp; </span><span class="s5">0x3</span><span class="s1">,        ((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">,  \</span>
<a name="l1144"><span class="ln">1144 </span></a>                <span class="s1">((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">, ((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">); \</span>
<a name="l1145"><span class="ln">1145 </span></a>         <span class="s1">vreinterpretq_m128i_s32(_shuf);                 \</span>
<a name="l1146"><span class="ln">1146 </span></a>    <span class="s1">})</span>
<a name="l1147"><span class="ln">1147 </span></a><span class="s0">#else </span><span class="s2">// generic</span>
<a name="l1148"><span class="ln">1148 </span></a><span class="s0">#define </span><span class="s1">_mm_shuffle_epi32(a, imm)                        \</span>
<a name="l1149"><span class="ln">1149 </span></a>    <span class="s1">__extension__({                                      \</span>
<a name="l1150"><span class="ln">1150 </span></a>        <span class="s1">__m128i ret;                                     \</span>
<a name="l1151"><span class="ln">1151 </span></a>        <span class="s0">switch </span><span class="s1">(imm) {                                   \</span>
<a name="l1152"><span class="ln">1152 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                    \</span>
<a name="l1153"><span class="ln">1153 </span></a>            <span class="s1">ret = _mm_shuffle_epi_1032((a));             \</span>
<a name="l1154"><span class="ln">1154 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1155"><span class="ln">1155 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1156"><span class="ln">1156 </span></a>            <span class="s1">ret = _mm_shuffle_epi_2301((a));             \</span>
<a name="l1157"><span class="ln">1157 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1158"><span class="ln">1158 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1159"><span class="ln">1159 </span></a>            <span class="s1">ret = _mm_shuffle_epi_0321((a));             \</span>
<a name="l1160"><span class="ln">1160 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1161"><span class="ln">1161 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">3</span><span class="s1">):                    \</span>
<a name="l1162"><span class="ln">1162 </span></a>            <span class="s1">ret = _mm_shuffle_epi_2103((a));             \</span>
<a name="l1163"><span class="ln">1163 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1164"><span class="ln">1164 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                    \</span>
<a name="l1165"><span class="ln">1165 </span></a>            <span class="s1">ret = _mm_shuffle_epi_1010((a));             \</span>
<a name="l1166"><span class="ln">1166 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1167"><span class="ln">1167 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1168"><span class="ln">1168 </span></a>            <span class="s1">ret = _mm_shuffle_epi_1001((a));             \</span>
<a name="l1169"><span class="ln">1169 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1170"><span class="ln">1170 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1171"><span class="ln">1171 </span></a>            <span class="s1">ret = _mm_shuffle_epi_0101((a));             \</span>
<a name="l1172"><span class="ln">1172 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1173"><span class="ln">1173 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1174"><span class="ln">1174 </span></a>            <span class="s1">ret = _mm_shuffle_epi_2211((a));             \</span>
<a name="l1175"><span class="ln">1175 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1176"><span class="ln">1176 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                    \</span>
<a name="l1177"><span class="ln">1177 </span></a>            <span class="s1">ret = _mm_shuffle_epi_0122((a));             \</span>
<a name="l1178"><span class="ln">1178 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1179"><span class="ln">1179 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                    \</span>
<a name="l1180"><span class="ln">1180 </span></a>            <span class="s1">ret = _mm_shuffle_epi_3332((a));             \</span>
<a name="l1181"><span class="ln">1181 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1182"><span class="ln">1182 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">, </span><span class="s5">0</span><span class="s1">):                    \</span>
<a name="l1183"><span class="ln">1183 </span></a>            <span class="s1">ret = _mm_shuffle_epi32_splat((a), </span><span class="s5">0</span><span class="s1">);       \</span>
<a name="l1184"><span class="ln">1184 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1185"><span class="ln">1185 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">1</span><span class="s1">):                    \</span>
<a name="l1186"><span class="ln">1186 </span></a>            <span class="s1">ret = _mm_shuffle_epi32_splat((a), </span><span class="s5">1</span><span class="s1">);       \</span>
<a name="l1187"><span class="ln">1187 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1188"><span class="ln">1188 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">2</span><span class="s1">):                    \</span>
<a name="l1189"><span class="ln">1189 </span></a>            <span class="s1">ret = _mm_shuffle_epi32_splat((a), </span><span class="s5">2</span><span class="s1">);       \</span>
<a name="l1190"><span class="ln">1190 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1191"><span class="ln">1191 </span></a>        <span class="s0">case </span><span class="s1">_MM_SHUFFLE(</span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">, </span><span class="s5">3</span><span class="s1">):                    \</span>
<a name="l1192"><span class="ln">1192 </span></a>            <span class="s1">ret = _mm_shuffle_epi32_splat((a), </span><span class="s5">3</span><span class="s1">);       \</span>
<a name="l1193"><span class="ln">1193 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1194"><span class="ln">1194 </span></a>        <span class="s0">default</span><span class="s1">:                                         \</span>
<a name="l1195"><span class="ln">1195 </span></a>            <span class="s1">ret = _mm_shuffle_epi32_default((a), (imm)); \</span>
<a name="l1196"><span class="ln">1196 </span></a>            <span class="s0">break</span><span class="s1">;                                       \</span>
<a name="l1197"><span class="ln">1197 </span></a>        <span class="s1">}                                                \</span>
<a name="l1198"><span class="ln">1198 </span></a>        <span class="s1">ret;                                             \</span>
<a name="l1199"><span class="ln">1199 </span></a>    <span class="s1">})</span>
<a name="l1200"><span class="ln">1200 </span></a><span class="s0">#endif </span><span class="s2">// not clang</span>
<a name="l1201"><span class="ln">1201 </span></a>
<a name="l1202"><span class="ln">1202 </span></a><span class="s2">// Shuffles the lower 4 signed or unsigned 16-bit integers in a as specified</span>
<a name="l1203"><span class="ln">1203 </span></a><span class="s2">// by imm.</span>
<a name="l1204"><span class="ln">1204 </span></a><span class="s2">// https://docs.microsoft.com/en-us/previous-versions/visualstudio/visual-studio-2010/y41dkk37(v=vs.100)</span>
<a name="l1205"><span class="ln">1205 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shufflelo_epi16_function(__m128i a,</span>
<a name="l1206"><span class="ln">1206 </span></a><span class="s2">// __constrange(0,255) int imm)</span>
<a name="l1207"><span class="ln">1207 </span></a>
<a name="l1208"><span class="ln">1208 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflelo_epi16_function(a, imm)                                  \</span>
<a name="l1209"><span class="ln">1209 </span></a>    <span class="s1">__extension__({                                                           \</span>
<a name="l1210"><span class="ln">1210 </span></a>        <span class="s1">int16x8_t ret = vreinterpretq_s16_m128i(a);                           \</span>
<a name="l1211"><span class="ln">1211 </span></a>        <span class="s1">int16x4_t lowBits = vget_low_s16(ret);                                \</span>
<a name="l1212"><span class="ln">1212 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(lowBits, (imm) &amp;</span><span class="s5">0x3</span><span class="s1">), ret, </span><span class="s5">0</span><span class="s1">);     \</span>
<a name="l1213"><span class="ln">1213 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(lowBits, ((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1214"><span class="ln">1214 </span></a>                             <span class="s5">1</span><span class="s1">);                                              \</span>
<a name="l1215"><span class="ln">1215 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(lowBits, ((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1216"><span class="ln">1216 </span></a>                             <span class="s5">2</span><span class="s1">);                                              \</span>
<a name="l1217"><span class="ln">1217 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(lowBits, ((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1218"><span class="ln">1218 </span></a>                             <span class="s5">3</span><span class="s1">);                                              \</span>
<a name="l1219"><span class="ln">1219 </span></a>        <span class="s1">vreinterpretq_m128i_s16(ret);                                         \</span>
<a name="l1220"><span class="ln">1220 </span></a>    <span class="s1">})</span>
<a name="l1221"><span class="ln">1221 </span></a>
<a name="l1222"><span class="ln">1222 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shufflelo_epi16(__m128i a, __constrange(0,255) int</span>
<a name="l1223"><span class="ln">1223 </span></a><span class="s2">// imm)</span>
<a name="l1224"><span class="ln">1224 </span></a><span class="s0">#if </span><span class="s1">defined(__clang__)</span>
<a name="l1225"><span class="ln">1225 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflelo_epi16(a, imm)                      \</span>
<a name="l1226"><span class="ln">1226 </span></a>    <span class="s1">__extension__({                                      \</span>
<a name="l1227"><span class="ln">1227 </span></a>         <span class="s1">int16x8_t _input = vreinterpretq_s16_m128i(a);  \</span>
<a name="l1228"><span class="ln">1228 </span></a>         <span class="s1">int16x8_t _shuf =                               \</span>
<a name="l1229"><span class="ln">1229 </span></a>              <span class="s1">__builtin_shufflevector(_input, _input,    \</span>
<a name="l1230"><span class="ln">1230 </span></a>                <span class="s1">((imm) &amp; </span><span class="s5">0x3</span><span class="s1">),                           \</span>
<a name="l1231"><span class="ln">1231 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">),                    \</span>
<a name="l1232"><span class="ln">1232 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">),                    \</span>
<a name="l1233"><span class="ln">1233 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">),                    \</span>
<a name="l1234"><span class="ln">1234 </span></a>                <span class="s5">4</span><span class="s1">, </span><span class="s5">5</span><span class="s1">, </span><span class="s5">6</span><span class="s1">, </span><span class="s5">7</span><span class="s1">);                             \</span>
<a name="l1235"><span class="ln">1235 </span></a>         <span class="s1">vreinterpretq_m128i_s16(_shuf);                 \</span>
<a name="l1236"><span class="ln">1236 </span></a>    <span class="s1">})</span>
<a name="l1237"><span class="ln">1237 </span></a><span class="s0">#else </span><span class="s2">// generic</span>
<a name="l1238"><span class="ln">1238 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflelo_epi16(a, imm) _mm_shufflelo_epi16_function((a), (imm))</span>
<a name="l1239"><span class="ln">1239 </span></a><span class="s0">#endif</span>
<a name="l1240"><span class="ln">1240 </span></a>
<a name="l1241"><span class="ln">1241 </span></a><span class="s2">// Shuffles the upper 4 signed or unsigned 16-bit integers in a as specified</span>
<a name="l1242"><span class="ln">1242 </span></a><span class="s2">// by imm.</span>
<a name="l1243"><span class="ln">1243 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/13ywktbs(v=vs.100).aspx</span>
<a name="l1244"><span class="ln">1244 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shufflehi_epi16_function(__m128i a,</span>
<a name="l1245"><span class="ln">1245 </span></a><span class="s2">// __constrange(0,255) int imm)</span>
<a name="l1246"><span class="ln">1246 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflehi_epi16_function(a, imm)                                   \</span>
<a name="l1247"><span class="ln">1247 </span></a>    <span class="s1">__extension__({                                                            \</span>
<a name="l1248"><span class="ln">1248 </span></a>        <span class="s1">int16x8_t ret = vreinterpretq_s16_m128i(a);                            \</span>
<a name="l1249"><span class="ln">1249 </span></a>        <span class="s1">int16x4_t highBits = vget_high_s16(ret);                               \</span>
<a name="l1250"><span class="ln">1250 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(highBits, (imm) &amp;</span><span class="s5">0x3</span><span class="s1">), ret, </span><span class="s5">4</span><span class="s1">);     \</span>
<a name="l1251"><span class="ln">1251 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(highBits, ((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1252"><span class="ln">1252 </span></a>                             <span class="s5">5</span><span class="s1">);                                               \</span>
<a name="l1253"><span class="ln">1253 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(highBits, ((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1254"><span class="ln">1254 </span></a>                             <span class="s5">6</span><span class="s1">);                                               \</span>
<a name="l1255"><span class="ln">1255 </span></a>        <span class="s1">ret = vsetq_lane_s16(vget_lane_s16(highBits, ((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">), ret, \</span>
<a name="l1256"><span class="ln">1256 </span></a>                             <span class="s5">7</span><span class="s1">);                                               \</span>
<a name="l1257"><span class="ln">1257 </span></a>        <span class="s1">vreinterpretq_m128i_s16(ret);                                          \</span>
<a name="l1258"><span class="ln">1258 </span></a>    <span class="s1">})</span>
<a name="l1259"><span class="ln">1259 </span></a>
<a name="l1260"><span class="ln">1260 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_shufflehi_epi16(__m128i a, __constrange(0,255) int</span>
<a name="l1261"><span class="ln">1261 </span></a><span class="s2">// imm)</span>
<a name="l1262"><span class="ln">1262 </span></a><span class="s0">#if </span><span class="s1">defined(__clang__)</span>
<a name="l1263"><span class="ln">1263 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflehi_epi16(a, imm)                      \</span>
<a name="l1264"><span class="ln">1264 </span></a>    <span class="s1">__extension__({                                      \</span>
<a name="l1265"><span class="ln">1265 </span></a>         <span class="s1">int16x8_t _input = vreinterpretq_s16_m128i(a);  \</span>
<a name="l1266"><span class="ln">1266 </span></a>         <span class="s1">int16x8_t _shuf =                               \</span>
<a name="l1267"><span class="ln">1267 </span></a>              <span class="s1">__builtin_shufflevector(_input, _input,    \</span>
<a name="l1268"><span class="ln">1268 </span></a>                <span class="s5">0</span><span class="s1">, </span><span class="s5">1</span><span class="s1">, </span><span class="s5">2</span><span class="s1">, </span><span class="s5">3</span><span class="s1">,                              \</span>
<a name="l1269"><span class="ln">1269 </span></a>                <span class="s1">((imm) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">,                       \</span>
<a name="l1270"><span class="ln">1270 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">2</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">,                \</span>
<a name="l1271"><span class="ln">1271 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">4</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">,                \</span>
<a name="l1272"><span class="ln">1272 </span></a>                <span class="s1">(((imm) &gt;&gt; </span><span class="s5">6</span><span class="s1">) &amp; </span><span class="s5">0x3</span><span class="s1">) + </span><span class="s5">4</span><span class="s1">);               \</span>
<a name="l1273"><span class="ln">1273 </span></a>         <span class="s1">vreinterpretq_m128i_s16(_shuf);                 \</span>
<a name="l1274"><span class="ln">1274 </span></a>    <span class="s1">})</span>
<a name="l1275"><span class="ln">1275 </span></a><span class="s0">#else </span><span class="s2">// generic</span>
<a name="l1276"><span class="ln">1276 </span></a><span class="s0">#define </span><span class="s1">_mm_shufflehi_epi16(a, imm) _mm_shufflehi_epi16_function((a), (imm))</span>
<a name="l1277"><span class="ln">1277 </span></a><span class="s0">#endif</span>
<a name="l1278"><span class="ln">1278 </span></a>
<a name="l1279"><span class="ln">1279 </span></a><span class="s2">// Blend packed 16-bit integers from a and b using control mask imm8, and store</span>
<a name="l1280"><span class="ln">1280 </span></a><span class="s2">// the results in dst.</span>
<a name="l1281"><span class="ln">1281 </span></a><span class="s2">//</span>
<a name="l1282"><span class="ln">1282 </span></a><span class="s2">//   FOR j := 0 to 7</span>
<a name="l1283"><span class="ln">1283 </span></a><span class="s2">//       i := j*16</span>
<a name="l1284"><span class="ln">1284 </span></a><span class="s2">//       IF imm8[j]</span>
<a name="l1285"><span class="ln">1285 </span></a><span class="s2">//           dst[i+15:i] := b[i+15:i]</span>
<a name="l1286"><span class="ln">1286 </span></a><span class="s2">//       ELSE</span>
<a name="l1287"><span class="ln">1287 </span></a><span class="s2">//           dst[i+15:i] := a[i+15:i]</span>
<a name="l1288"><span class="ln">1288 </span></a><span class="s2">//       FI</span>
<a name="l1289"><span class="ln">1289 </span></a><span class="s2">//   ENDFOR</span>
<a name="l1290"><span class="ln">1290 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_blend_epi16(__m128i a, __m128i b, __constrange(0,255)</span>
<a name="l1291"><span class="ln">1291 </span></a><span class="s2">// int imm)</span>
<a name="l1292"><span class="ln">1292 </span></a><span class="s0">#define </span><span class="s1">_mm_blend_epi16(a, b, imm)                       \</span>
<a name="l1293"><span class="ln">1293 </span></a>    <span class="s1">__extension__({                                      \</span>
<a name="l1294"><span class="ln">1294 </span></a>        <span class="s0">const </span><span class="s1">uint16_t _mask[</span><span class="s5">8</span><span class="s1">] = {                      \</span>
<a name="l1295"><span class="ln">1295 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">0</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1296"><span class="ln">1296 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">1</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1297"><span class="ln">1297 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">2</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1298"><span class="ln">1298 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">3</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1299"><span class="ln">1299 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">4</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1300"><span class="ln">1300 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">5</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1301"><span class="ln">1301 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">6</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000</span><span class="s1">,        \</span>
<a name="l1302"><span class="ln">1302 </span></a>            <span class="s1">((imm) &amp; (</span><span class="s5">1 </span><span class="s1">&lt;&lt; </span><span class="s5">7</span><span class="s1">)) ? </span><span class="s5">0xFFFF </span><span class="s1">: </span><span class="s5">0x0000         </span><span class="s1">\</span>
<a name="l1303"><span class="ln">1303 </span></a>        <span class="s1">};                                               \</span>
<a name="l1304"><span class="ln">1304 </span></a>        <span class="s1">uint16x8_t _mask_vec = vld1q_u16(_mask);         \</span>
<a name="l1305"><span class="ln">1305 </span></a>        <span class="s1">uint16x8_t _a = vreinterpretq_u16_m128i(a);      \</span>
<a name="l1306"><span class="ln">1306 </span></a>        <span class="s1">uint16x8_t _b = vreinterpretq_u16_m128i(b);      \</span>
<a name="l1307"><span class="ln">1307 </span></a>        <span class="s1">vreinterpretq_m128i_u16(vbslq_u16(_mask_vec, _b, _a)); \</span>
<a name="l1308"><span class="ln">1308 </span></a>    <span class="s1">})</span>
<a name="l1309"><span class="ln">1309 </span></a>
<a name="l1310"><span class="ln">1310 </span></a><span class="s2">// Blend packed 8-bit integers from a and b using mask, and store the results in dst.</span>
<a name="l1311"><span class="ln">1311 </span></a><span class="s2">//</span>
<a name="l1312"><span class="ln">1312 </span></a><span class="s2">//   FOR j := 0 to 15</span>
<a name="l1313"><span class="ln">1313 </span></a><span class="s2">//       i := j*8</span>
<a name="l1314"><span class="ln">1314 </span></a><span class="s2">//       IF mask[i+7]</span>
<a name="l1315"><span class="ln">1315 </span></a><span class="s2">//           dst[i+7:i] := b[i+7:i]</span>
<a name="l1316"><span class="ln">1316 </span></a><span class="s2">//       ELSE</span>
<a name="l1317"><span class="ln">1317 </span></a><span class="s2">//           dst[i+7:i] := a[i+7:i]</span>
<a name="l1318"><span class="ln">1318 </span></a><span class="s2">//       FI</span>
<a name="l1319"><span class="ln">1319 </span></a><span class="s2">//   ENDFOR</span>
<a name="l1320"><span class="ln">1320 </span></a><span class="s1">FORCE_INLINE __m128i _mm_blendv_epi8(__m128i _a, __m128i _b, __m128i _mask)</span>
<a name="l1321"><span class="ln">1321 </span></a><span class="s1">{</span>
<a name="l1322"><span class="ln">1322 </span></a>    <span class="s2">// Use a signed shift right to create a mask with the sign bit</span>
<a name="l1323"><span class="ln">1323 </span></a>    <span class="s1">uint8x16_t mask = vreinterpretq_u8_s8(vshrq_n_s8(vreinterpretq_s8_m128i(_mask), </span><span class="s5">7</span><span class="s1">));</span>
<a name="l1324"><span class="ln">1324 </span></a>    <span class="s1">uint8x16_t a = vreinterpretq_u8_m128i(_a);</span>
<a name="l1325"><span class="ln">1325 </span></a>    <span class="s1">uint8x16_t b = vreinterpretq_u8_m128i(_b);</span>
<a name="l1326"><span class="ln">1326 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(vbslq_u8(mask, b, a));</span>
<a name="l1327"><span class="ln">1327 </span></a><span class="s1">}</span>
<a name="l1328"><span class="ln">1328 </span></a>
<a name="l1329"><span class="ln">1329 </span></a><span class="s2">/////////////////////////////////////</span>
<a name="l1330"><span class="ln">1330 </span></a><span class="s2">// Shifts</span>
<a name="l1331"><span class="ln">1331 </span></a><span class="s2">/////////////////////////////////////</span>
<a name="l1332"><span class="ln">1332 </span></a>
<a name="l1333"><span class="ln">1333 </span></a><span class="s2">// Shifts the 4 signed 32-bit integers in a right by count bits while shifting</span>
<a name="l1334"><span class="ln">1334 </span></a><span class="s2">// in the sign bit.</span>
<a name="l1335"><span class="ln">1335 </span></a><span class="s2">//</span>
<a name="l1336"><span class="ln">1336 </span></a><span class="s2">//   r0 := a0 &gt;&gt; count</span>
<a name="l1337"><span class="ln">1337 </span></a><span class="s2">//   r1 := a1 &gt;&gt; count</span>
<a name="l1338"><span class="ln">1338 </span></a><span class="s2">//   r2 := a2 &gt;&gt; count</span>
<a name="l1339"><span class="ln">1339 </span></a><span class="s2">//   r3 := a3 &gt;&gt; count immediate</span>
<a name="l1340"><span class="ln">1340 </span></a><span class="s1">FORCE_INLINE __m128i _mm_srai_epi32(__m128i a, </span><span class="s0">int </span><span class="s1">count)</span>
<a name="l1341"><span class="ln">1341 </span></a><span class="s1">{</span>
<a name="l1342"><span class="ln">1342 </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vshlq_s32((int32x4_t) a, vdupq_n_s32(-count));</span>
<a name="l1343"><span class="ln">1343 </span></a><span class="s1">}</span>
<a name="l1344"><span class="ln">1344 </span></a>
<a name="l1345"><span class="ln">1345 </span></a><span class="s2">// Shifts the 8 signed 16-bit integers in a right by count bits while shifting</span>
<a name="l1346"><span class="ln">1346 </span></a><span class="s2">// in the sign bit.</span>
<a name="l1347"><span class="ln">1347 </span></a><span class="s2">//</span>
<a name="l1348"><span class="ln">1348 </span></a><span class="s2">//   r0 := a0 &gt;&gt; count</span>
<a name="l1349"><span class="ln">1349 </span></a><span class="s2">//   r1 := a1 &gt;&gt; count</span>
<a name="l1350"><span class="ln">1350 </span></a><span class="s2">//   ...</span>
<a name="l1351"><span class="ln">1351 </span></a><span class="s2">//   r7 := a7 &gt;&gt; count</span>
<a name="l1352"><span class="ln">1352 </span></a><span class="s1">FORCE_INLINE __m128i _mm_srai_epi16(__m128i a, </span><span class="s0">int </span><span class="s1">count)</span>
<a name="l1353"><span class="ln">1353 </span></a><span class="s1">{</span>
<a name="l1354"><span class="ln">1354 </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vshlq_s16((int16x8_t) a, vdupq_n_s16(-count));</span>
<a name="l1355"><span class="ln">1355 </span></a><span class="s1">}</span>
<a name="l1356"><span class="ln">1356 </span></a>
<a name="l1357"><span class="ln">1357 </span></a><span class="s2">// Shifts the 8 signed or unsigned 16-bit integers in a left by count bits while</span>
<a name="l1358"><span class="ln">1358 </span></a><span class="s2">// shifting in zeros.</span>
<a name="l1359"><span class="ln">1359 </span></a><span class="s2">//</span>
<a name="l1360"><span class="ln">1360 </span></a><span class="s2">//   r0 := a0 &lt;&lt; count</span>
<a name="l1361"><span class="ln">1361 </span></a><span class="s2">//   r1 := a1 &lt;&lt; count</span>
<a name="l1362"><span class="ln">1362 </span></a><span class="s2">//   ...</span>
<a name="l1363"><span class="ln">1363 </span></a><span class="s2">//   r7 := a7 &lt;&lt; count</span>
<a name="l1364"><span class="ln">1364 </span></a><span class="s2">//</span>
<a name="l1365"><span class="ln">1365 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/es73bcsy(v=vs.90).aspx</span>
<a name="l1366"><span class="ln">1366 </span></a><span class="s0">#define </span><span class="s1">_mm_slli_epi16(a, imm)                                   \</span>
<a name="l1367"><span class="ln">1367 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1368"><span class="ln">1368 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1369"><span class="ln">1369 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1370"><span class="ln">1370 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1371"><span class="ln">1371 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">31</span><span class="s1">) {                                 \</span>
<a name="l1372"><span class="ln">1372 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1373"><span class="ln">1373 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1374"><span class="ln">1374 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s16(                       \</span>
<a name="l1375"><span class="ln">1375 </span></a>                <span class="s1">vshlq_n_s16(vreinterpretq_s16_m128i(a), (imm))); \</span>
<a name="l1376"><span class="ln">1376 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1377"><span class="ln">1377 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1378"><span class="ln">1378 </span></a>    <span class="s1">})</span>
<a name="l1379"><span class="ln">1379 </span></a>
<a name="l1380"><span class="ln">1380 </span></a><span class="s2">// Shifts the 4 signed or unsigned 32-bit integers in a left by count bits while</span>
<a name="l1381"><span class="ln">1381 </span></a><span class="s2">// shifting in zeros. :</span>
<a name="l1382"><span class="ln">1382 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/z2k3bbtb%28v=vs.90%29.aspx</span>
<a name="l1383"><span class="ln">1383 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_slli_epi32(__m128i a, __constrange(0,255) int imm)</span>
<a name="l1384"><span class="ln">1384 </span></a><span class="s0">#define </span><span class="s1">_mm_slli_epi32(a, imm)                                   \</span>
<a name="l1385"><span class="ln">1385 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1386"><span class="ln">1386 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1387"><span class="ln">1387 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1388"><span class="ln">1388 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1389"><span class="ln">1389 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">31</span><span class="s1">) {                                 \</span>
<a name="l1390"><span class="ln">1390 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1391"><span class="ln">1391 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1392"><span class="ln">1392 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s32(                       \</span>
<a name="l1393"><span class="ln">1393 </span></a>                <span class="s1">vshlq_n_s32(vreinterpretq_s32_m128i(a), (imm))); \</span>
<a name="l1394"><span class="ln">1394 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1395"><span class="ln">1395 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1396"><span class="ln">1396 </span></a>    <span class="s1">})</span>
<a name="l1397"><span class="ln">1397 </span></a>
<a name="l1398"><span class="ln">1398 </span></a><span class="s2">// Shift packed 64-bit integers in a left by imm8 while shifting in zeros, and</span>
<a name="l1399"><span class="ln">1399 </span></a><span class="s2">// store the results in dst.</span>
<a name="l1400"><span class="ln">1400 </span></a><span class="s0">#define </span><span class="s1">_mm_slli_epi64(a, imm)                                   \</span>
<a name="l1401"><span class="ln">1401 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1402"><span class="ln">1402 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1403"><span class="ln">1403 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1404"><span class="ln">1404 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1405"><span class="ln">1405 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">63</span><span class="s1">) {                                 \</span>
<a name="l1406"><span class="ln">1406 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1407"><span class="ln">1407 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1408"><span class="ln">1408 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s64(                       \</span>
<a name="l1409"><span class="ln">1409 </span></a>                <span class="s1">vshlq_n_s64(vreinterpretq_s64_m128i(a), (imm))); \</span>
<a name="l1410"><span class="ln">1410 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1411"><span class="ln">1411 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1412"><span class="ln">1412 </span></a>    <span class="s1">})</span>
<a name="l1413"><span class="ln">1413 </span></a>
<a name="l1414"><span class="ln">1414 </span></a><span class="s2">// Shifts the 8 signed or unsigned 16-bit integers in a right by count bits</span>
<a name="l1415"><span class="ln">1415 </span></a><span class="s2">// while shifting in zeros.</span>
<a name="l1416"><span class="ln">1416 </span></a><span class="s2">//</span>
<a name="l1417"><span class="ln">1417 </span></a><span class="s2">//   r0 := srl(a0, count)</span>
<a name="l1418"><span class="ln">1418 </span></a><span class="s2">//   r1 := srl(a1, count)</span>
<a name="l1419"><span class="ln">1419 </span></a><span class="s2">//   ...</span>
<a name="l1420"><span class="ln">1420 </span></a><span class="s2">//   r7 := srl(a7, count)</span>
<a name="l1421"><span class="ln">1421 </span></a><span class="s2">//</span>
<a name="l1422"><span class="ln">1422 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/6tcwd38t(v=vs.90).aspx</span>
<a name="l1423"><span class="ln">1423 </span></a><span class="s0">#define </span><span class="s1">_mm_srli_epi16(a, imm)                                   \</span>
<a name="l1424"><span class="ln">1424 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1425"><span class="ln">1425 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1426"><span class="ln">1426 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1427"><span class="ln">1427 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1428"><span class="ln">1428 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">31</span><span class="s1">) {                                 \</span>
<a name="l1429"><span class="ln">1429 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1430"><span class="ln">1430 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1431"><span class="ln">1431 </span></a>            <span class="s1">ret = vreinterpretq_m128i_u16(                       \</span>
<a name="l1432"><span class="ln">1432 </span></a>                <span class="s1">vshrq_n_u16(vreinterpretq_u16_m128i(a), (imm))); \</span>
<a name="l1433"><span class="ln">1433 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1434"><span class="ln">1434 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1435"><span class="ln">1435 </span></a>    <span class="s1">})</span>
<a name="l1436"><span class="ln">1436 </span></a>
<a name="l1437"><span class="ln">1437 </span></a><span class="s2">// Shifts the 4 signed or unsigned 32-bit integers in a right by count bits</span>
<a name="l1438"><span class="ln">1438 </span></a><span class="s2">// while shifting in zeros.</span>
<a name="l1439"><span class="ln">1439 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/w486zcfa(v=vs.100).aspx FORCE_INLINE</span>
<a name="l1440"><span class="ln">1440 </span></a><span class="s2">// __m128i _mm_srli_epi32(__m128i a, __constrange(0,255) int imm)</span>
<a name="l1441"><span class="ln">1441 </span></a><span class="s0">#define </span><span class="s1">_mm_srli_epi32(a, imm)                                   \</span>
<a name="l1442"><span class="ln">1442 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1443"><span class="ln">1443 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1444"><span class="ln">1444 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1445"><span class="ln">1445 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1446"><span class="ln">1446 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">31</span><span class="s1">) {                                 \</span>
<a name="l1447"><span class="ln">1447 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1448"><span class="ln">1448 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1449"><span class="ln">1449 </span></a>            <span class="s1">ret = vreinterpretq_m128i_u32(                       \</span>
<a name="l1450"><span class="ln">1450 </span></a>                <span class="s1">vshrq_n_u32(vreinterpretq_u32_m128i(a), (imm))); \</span>
<a name="l1451"><span class="ln">1451 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1452"><span class="ln">1452 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1453"><span class="ln">1453 </span></a>    <span class="s1">})</span>
<a name="l1454"><span class="ln">1454 </span></a>
<a name="l1455"><span class="ln">1455 </span></a><span class="s2">// Shift packed 64-bit integers in a right by imm8 while shifting in zeros, and</span>
<a name="l1456"><span class="ln">1456 </span></a><span class="s2">// store the results in dst.</span>
<a name="l1457"><span class="ln">1457 </span></a><span class="s0">#define </span><span class="s1">_mm_srli_epi64(a, imm)                                   \</span>
<a name="l1458"><span class="ln">1458 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1459"><span class="ln">1459 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1460"><span class="ln">1460 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1461"><span class="ln">1461 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1462"><span class="ln">1462 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">63</span><span class="s1">) {                                 \</span>
<a name="l1463"><span class="ln">1463 </span></a>            <span class="s1">ret = _mm_setzero_si128();                           \</span>
<a name="l1464"><span class="ln">1464 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1465"><span class="ln">1465 </span></a>            <span class="s1">ret = vreinterpretq_m128i_u64(                       \</span>
<a name="l1466"><span class="ln">1466 </span></a>                <span class="s1">vshrq_n_u64(vreinterpretq_u64_m128i(a), (imm))); \</span>
<a name="l1467"><span class="ln">1467 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1468"><span class="ln">1468 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1469"><span class="ln">1469 </span></a>    <span class="s1">})</span>
<a name="l1470"><span class="ln">1470 </span></a>
<a name="l1471"><span class="ln">1471 </span></a><span class="s2">// Shifts the 4 signed 32 - bit integers in a right by count bits while shifting</span>
<a name="l1472"><span class="ln">1472 </span></a><span class="s2">// in the sign bit.</span>
<a name="l1473"><span class="ln">1473 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/z1939387(v=vs.100).aspx</span>
<a name="l1474"><span class="ln">1474 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_srai_epi32(__m128i a, __constrange(0,255) int imm)</span>
<a name="l1475"><span class="ln">1475 </span></a><span class="s0">#define </span><span class="s1">_mm_srai_epi32(a, imm)                                   \</span>
<a name="l1476"><span class="ln">1476 </span></a>    <span class="s1">__extension__({                                              \</span>
<a name="l1477"><span class="ln">1477 </span></a>        <span class="s1">__m128i ret;                                             \</span>
<a name="l1478"><span class="ln">1478 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                        \</span>
<a name="l1479"><span class="ln">1479 </span></a>            <span class="s1">ret = a;                                             \</span>
<a name="l1480"><span class="ln">1480 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">31</span><span class="s1">) {                                 \</span>
<a name="l1481"><span class="ln">1481 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s32(                       \</span>
<a name="l1482"><span class="ln">1482 </span></a>                <span class="s1">vshrq_n_s32(vreinterpretq_s32_m128i(a), </span><span class="s5">16</span><span class="s1">));    \</span>
<a name="l1483"><span class="ln">1483 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s32(                       \</span>
<a name="l1484"><span class="ln">1484 </span></a>                <span class="s1">vshrq_n_s32(vreinterpretq_s32_m128i(ret), </span><span class="s5">16</span><span class="s1">));  \</span>
<a name="l1485"><span class="ln">1485 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                 \</span>
<a name="l1486"><span class="ln">1486 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s32(                       \</span>
<a name="l1487"><span class="ln">1487 </span></a>                <span class="s1">vshrq_n_s32(vreinterpretq_s32_m128i(a), (imm))); \</span>
<a name="l1488"><span class="ln">1488 </span></a>        <span class="s1">}                                                        \</span>
<a name="l1489"><span class="ln">1489 </span></a>        <span class="s1">ret;                                                     \</span>
<a name="l1490"><span class="ln">1490 </span></a>    <span class="s1">})</span>
<a name="l1491"><span class="ln">1491 </span></a>
<a name="l1492"><span class="ln">1492 </span></a><span class="s2">// Shifts the 128 - bit value in a right by imm bytes while shifting in</span>
<a name="l1493"><span class="ln">1493 </span></a><span class="s2">// zeros.imm must be an immediate.</span>
<a name="l1494"><span class="ln">1494 </span></a><span class="s2">//</span>
<a name="l1495"><span class="ln">1495 </span></a><span class="s2">//   r := srl(a, imm*8)</span>
<a name="l1496"><span class="ln">1496 </span></a><span class="s2">//</span>
<a name="l1497"><span class="ln">1497 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/305w28yz(v=vs.100).aspx</span>
<a name="l1498"><span class="ln">1498 </span></a><span class="s2">// FORCE_INLINE _mm_srli_si128(__m128i a, __constrange(0,255) int imm)</span>
<a name="l1499"><span class="ln">1499 </span></a><span class="s0">#define </span><span class="s1">_mm_srli_si128(a, imm)                                              \</span>
<a name="l1500"><span class="ln">1500 </span></a>    <span class="s1">__extension__({                                                         \</span>
<a name="l1501"><span class="ln">1501 </span></a>        <span class="s1">__m128i ret;                                                        \</span>
<a name="l1502"><span class="ln">1502 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                                   \</span>
<a name="l1503"><span class="ln">1503 </span></a>            <span class="s1">ret = a;                                                        \</span>
<a name="l1504"><span class="ln">1504 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">15</span><span class="s1">) {                                            \</span>
<a name="l1505"><span class="ln">1505 </span></a>            <span class="s1">ret = _mm_setzero_si128();                                      \</span>
<a name="l1506"><span class="ln">1506 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                            \</span>
<a name="l1507"><span class="ln">1507 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s8(                                   \</span>
<a name="l1508"><span class="ln">1508 </span></a>                <span class="s1">vextq_s8(vreinterpretq_s8_m128i(a), vdupq_n_s8(</span><span class="s5">0</span><span class="s1">), (imm))); \</span>
<a name="l1509"><span class="ln">1509 </span></a>        <span class="s1">}                                                                   \</span>
<a name="l1510"><span class="ln">1510 </span></a>        <span class="s1">ret;                                                                \</span>
<a name="l1511"><span class="ln">1511 </span></a>    <span class="s1">})</span>
<a name="l1512"><span class="ln">1512 </span></a>
<a name="l1513"><span class="ln">1513 </span></a><span class="s2">// Shifts the 128-bit value in a left by imm bytes while shifting in zeros. imm</span>
<a name="l1514"><span class="ln">1514 </span></a><span class="s2">// must be an immediate.</span>
<a name="l1515"><span class="ln">1515 </span></a><span class="s2">//</span>
<a name="l1516"><span class="ln">1516 </span></a><span class="s2">//   r := a &lt;&lt; (imm * 8)</span>
<a name="l1517"><span class="ln">1517 </span></a><span class="s2">//</span>
<a name="l1518"><span class="ln">1518 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/34d3k2kt(v=vs.100).aspx</span>
<a name="l1519"><span class="ln">1519 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_slli_si128(__m128i a, __constrange(0,255) int imm)</span>
<a name="l1520"><span class="ln">1520 </span></a><span class="s0">#define </span><span class="s1">_mm_slli_si128(a, imm)                                          \</span>
<a name="l1521"><span class="ln">1521 </span></a>    <span class="s1">__extension__({                                                     \</span>
<a name="l1522"><span class="ln">1522 </span></a>        <span class="s1">__m128i ret;                                                    \</span>
<a name="l1523"><span class="ln">1523 </span></a>        <span class="s0">if </span><span class="s1">((imm) &lt;= </span><span class="s5">0</span><span class="s1">) {                                               \</span>
<a name="l1524"><span class="ln">1524 </span></a>            <span class="s1">ret = a;                                                    \</span>
<a name="l1525"><span class="ln">1525 </span></a>        <span class="s1">} </span><span class="s0">else if </span><span class="s1">((imm) &gt; </span><span class="s5">15</span><span class="s1">) {                                        \</span>
<a name="l1526"><span class="ln">1526 </span></a>            <span class="s1">ret = _mm_setzero_si128();                                  \</span>
<a name="l1527"><span class="ln">1527 </span></a>        <span class="s1">} </span><span class="s0">else </span><span class="s1">{                                                        \</span>
<a name="l1528"><span class="ln">1528 </span></a>            <span class="s1">ret = vreinterpretq_m128i_s8(vextq_s8(                      \</span>
<a name="l1529"><span class="ln">1529 </span></a>                <span class="s1">vdupq_n_s8(</span><span class="s5">0</span><span class="s1">), vreinterpretq_s8_m128i(a), </span><span class="s5">16 </span><span class="s1">- (imm))); \</span>
<a name="l1530"><span class="ln">1530 </span></a>        <span class="s1">}                                                               \</span>
<a name="l1531"><span class="ln">1531 </span></a>        <span class="s1">ret;                                                            \</span>
<a name="l1532"><span class="ln">1532 </span></a>    <span class="s1">})</span>
<a name="l1533"><span class="ln">1533 </span></a>
<a name="l1534"><span class="ln">1534 </span></a><span class="s2">// Shifts the 8 signed or unsigned 16-bit integers in a left by count bits while</span>
<a name="l1535"><span class="ln">1535 </span></a><span class="s2">// shifting in zeros.</span>
<a name="l1536"><span class="ln">1536 </span></a><span class="s2">//</span>
<a name="l1537"><span class="ln">1537 </span></a><span class="s2">//   r0 := a0 &lt;&lt; count</span>
<a name="l1538"><span class="ln">1538 </span></a><span class="s2">//   r1 := a1 &lt;&lt; count</span>
<a name="l1539"><span class="ln">1539 </span></a><span class="s2">//   ...</span>
<a name="l1540"><span class="ln">1540 </span></a><span class="s2">//   r7 := a7 &lt;&lt; count</span>
<a name="l1541"><span class="ln">1541 </span></a><span class="s2">//</span>
<a name="l1542"><span class="ln">1542 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/c79w388h(v%3dvs.90).aspx</span>
<a name="l1543"><span class="ln">1543 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sll_epi16(__m128i a, __m128i count)</span>
<a name="l1544"><span class="ln">1544 </span></a><span class="s1">{</span>
<a name="l1545"><span class="ln">1545 </span></a>    <span class="s1">uint64_t c = ((SIMDVec *) &amp;count)</span><span class="s6">-&gt;</span><span class="s1">m128_u64[</span><span class="s5">0</span><span class="s1">];</span>
<a name="l1546"><span class="ln">1546 </span></a>    <span class="s0">if </span><span class="s1">(c &gt; </span><span class="s5">15</span><span class="s1">)</span>
<a name="l1547"><span class="ln">1547 </span></a>        <span class="s0">return </span><span class="s1">_mm_setzero_si128();</span>
<a name="l1548"><span class="ln">1548 </span></a>
<a name="l1549"><span class="ln">1549 </span></a>    <span class="s1">int16x8_t vc = vdupq_n_s16((int16_t) c);</span>
<a name="l1550"><span class="ln">1550 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vshlq_s16(vreinterpretq_s16_m128i(a), vc));</span>
<a name="l1551"><span class="ln">1551 </span></a><span class="s1">}</span>
<a name="l1552"><span class="ln">1552 </span></a>
<a name="l1553"><span class="ln">1553 </span></a><span class="s2">// NEON does not provide a version of this function.</span>
<a name="l1554"><span class="ln">1554 </span></a><span class="s2">// Creates a 16-bit mask from the most significant bits of the 16 signed or</span>
<a name="l1555"><span class="ln">1555 </span></a><span class="s2">// unsigned 8-bit integers in a and zero extends the upper bits.</span>
<a name="l1556"><span class="ln">1556 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/s090c8fk(v=vs.100).aspx</span>
<a name="l1557"><span class="ln">1557 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_movemask_epi8(__m128i a)</span>
<a name="l1558"><span class="ln">1558 </span></a><span class="s1">{</span>
<a name="l1559"><span class="ln">1559 </span></a>    <span class="s2">// Use increasingly wide shifts+adds to collect the sign bits</span>
<a name="l1560"><span class="ln">1560 </span></a>    <span class="s2">// together.</span>
<a name="l1561"><span class="ln">1561 </span></a>    <span class="s2">// Since the widening shifts would be rather confusing to follow in little endian, everything</span>
<a name="l1562"><span class="ln">1562 </span></a>    <span class="s2">// will be illustrated in big endian order instead. This has a different result - the bits</span>
<a name="l1563"><span class="ln">1563 </span></a>    <span class="s2">// would actually be reversed on a big endian machine.</span>
<a name="l1564"><span class="ln">1564 </span></a>
<a name="l1565"><span class="ln">1565 </span></a>    <span class="s2">// Starting input (only half the elements are shown):</span>
<a name="l1566"><span class="ln">1566 </span></a>    <span class="s2">// 89 ff 1d c0 00 10 99 33</span>
<a name="l1567"><span class="ln">1567 </span></a>    <span class="s1">uint8x16_t input = vreinterpretq_u8_m128i(a);</span>
<a name="l1568"><span class="ln">1568 </span></a>
<a name="l1569"><span class="ln">1569 </span></a>    <span class="s2">// Shift out everything but the sign bits with an unsigned shift right.</span>
<a name="l1570"><span class="ln">1570 </span></a>    <span class="s2">//</span>
<a name="l1571"><span class="ln">1571 </span></a>    <span class="s2">// Bytes of the vector::</span>
<a name="l1572"><span class="ln">1572 </span></a>    <span class="s2">// 89 ff 1d c0 00 10 99 33</span>
<a name="l1573"><span class="ln">1573 </span></a>    <span class="s2">// \  \  \  \  \  \  \  \    high_bits = (uint16x4_t)(input &gt;&gt; 7)</span>
<a name="l1574"><span class="ln">1574 </span></a>    <span class="s2">//  |  |  |  |  |  |  |  |</span>
<a name="l1575"><span class="ln">1575 </span></a>    <span class="s2">// 01 01 00 01 00 00 01 00</span>
<a name="l1576"><span class="ln">1576 </span></a>    <span class="s2">//</span>
<a name="l1577"><span class="ln">1577 </span></a>    <span class="s2">// Bits of first important lane(s):</span>
<a name="l1578"><span class="ln">1578 </span></a>    <span class="s2">// 10001001 (89)</span>
<a name="l1579"><span class="ln">1579 </span></a>    <span class="s2">// \______</span>
<a name="l1580"><span class="ln">1580 </span></a>    <span class="s2">//        |</span>
<a name="l1581"><span class="ln">1581 </span></a>    <span class="s2">// 00000001 (01)</span>
<a name="l1582"><span class="ln">1582 </span></a>    <span class="s1">uint16x8_t high_bits = vreinterpretq_u16_u8(vshrq_n_u8(input, </span><span class="s5">7</span><span class="s1">));</span>
<a name="l1583"><span class="ln">1583 </span></a>
<a name="l1584"><span class="ln">1584 </span></a>    <span class="s2">// Merge the even lanes together with a 16-bit unsigned shift right + add.</span>
<a name="l1585"><span class="ln">1585 </span></a>    <span class="s2">// 'xx' represents garbage data which will be ignored in the final result.</span>
<a name="l1586"><span class="ln">1586 </span></a>    <span class="s2">// In the important bytes, the add functions like a binary OR.</span>
<a name="l1587"><span class="ln">1587 </span></a>    <span class="s2">//</span>
<a name="l1588"><span class="ln">1588 </span></a>    <span class="s2">// 01 01 00 01 00 00 01 00</span>
<a name="l1589"><span class="ln">1589 </span></a>    <span class="s2">//  \_ |  \_ |  \_ |  \_ |   paired16 = (uint32x4_t)(input + (input &gt;&gt; 7))</span>
<a name="l1590"><span class="ln">1590 </span></a>    <span class="s2">//    \|    \|    \|    \|</span>
<a name="l1591"><span class="ln">1591 </span></a>    <span class="s2">// xx 03 xx 01 xx 00 xx 02</span>
<a name="l1592"><span class="ln">1592 </span></a>    <span class="s2">//</span>
<a name="l1593"><span class="ln">1593 </span></a>    <span class="s2">// 00000001 00000001 (01 01)</span>
<a name="l1594"><span class="ln">1594 </span></a>    <span class="s2">//        \_______ |</span>
<a name="l1595"><span class="ln">1595 </span></a>    <span class="s2">//                \|</span>
<a name="l1596"><span class="ln">1596 </span></a>    <span class="s2">// xxxxxxxx xxxxxx11 (xx 03)</span>
<a name="l1597"><span class="ln">1597 </span></a>    <span class="s1">uint32x4_t paired16 = vreinterpretq_u32_u16(vsraq_n_u16(high_bits, high_bits, </span><span class="s5">7</span><span class="s1">));</span>
<a name="l1598"><span class="ln">1598 </span></a>
<a name="l1599"><span class="ln">1599 </span></a>    <span class="s2">// Repeat with a wider 32-bit shift + add.</span>
<a name="l1600"><span class="ln">1600 </span></a>    <span class="s2">// xx 03 xx 01 xx 00 xx 02</span>
<a name="l1601"><span class="ln">1601 </span></a>    <span class="s2">//     \____ |     \____ |  paired32 = (uint64x1_t)(paired16 + (paired16 &gt;&gt; 14))</span>
<a name="l1602"><span class="ln">1602 </span></a>    <span class="s2">//          \|          \|</span>
<a name="l1603"><span class="ln">1603 </span></a>    <span class="s2">// xx xx xx 0d xx xx xx 02</span>
<a name="l1604"><span class="ln">1604 </span></a>    <span class="s2">//</span>
<a name="l1605"><span class="ln">1605 </span></a>    <span class="s2">// 00000011 00000001 (03 01)</span>
<a name="l1606"><span class="ln">1606 </span></a>    <span class="s2">//        \\_____ ||</span>
<a name="l1607"><span class="ln">1607 </span></a>    <span class="s2">//         '----.\||</span>
<a name="l1608"><span class="ln">1608 </span></a>    <span class="s2">// xxxxxxxx xxxx1101 (xx 0d)</span>
<a name="l1609"><span class="ln">1609 </span></a>    <span class="s1">uint64x2_t paired32 = vreinterpretq_u64_u32(vsraq_n_u32(paired16, paired16, </span><span class="s5">14</span><span class="s1">));</span>
<a name="l1610"><span class="ln">1610 </span></a>
<a name="l1611"><span class="ln">1611 </span></a>    <span class="s2">// Last, an even wider 64-bit shift + add to get our result in the low 8 bit lanes.</span>
<a name="l1612"><span class="ln">1612 </span></a>    <span class="s2">// xx xx xx 0d xx xx xx 02</span>
<a name="l1613"><span class="ln">1613 </span></a>    <span class="s2">//            \_________ |   paired64 = (uint8x8_t)(paired32 + (paired32 &gt;&gt; 28))</span>
<a name="l1614"><span class="ln">1614 </span></a>    <span class="s2">//                      \|</span>
<a name="l1615"><span class="ln">1615 </span></a>    <span class="s2">// xx xx xx xx xx xx xx d2</span>
<a name="l1616"><span class="ln">1616 </span></a>    <span class="s2">//</span>
<a name="l1617"><span class="ln">1617 </span></a>    <span class="s2">// 00001101 00000010 (0d 02)</span>
<a name="l1618"><span class="ln">1618 </span></a>    <span class="s2">//     \   \___ |  |</span>
<a name="l1619"><span class="ln">1619 </span></a>    <span class="s2">//      '---.  \|  |</span>
<a name="l1620"><span class="ln">1620 </span></a>    <span class="s2">// xxxxxxxx 11010010 (xx d2)</span>
<a name="l1621"><span class="ln">1621 </span></a>    <span class="s1">uint8x16_t paired64 = vreinterpretq_u8_u64(vsraq_n_u64(paired32, paired32, </span><span class="s5">28</span><span class="s1">));</span>
<a name="l1622"><span class="ln">1622 </span></a>
<a name="l1623"><span class="ln">1623 </span></a>    <span class="s2">// Extract the low 8 bits from each 64-bit lane with 2 8-bit extracts.</span>
<a name="l1624"><span class="ln">1624 </span></a>    <span class="s2">// xx xx xx xx xx xx xx d2</span>
<a name="l1625"><span class="ln">1625 </span></a>    <span class="s2">//                      ||  return paired64[0]</span>
<a name="l1626"><span class="ln">1626 </span></a>    <span class="s2">//                      d2</span>
<a name="l1627"><span class="ln">1627 </span></a>    <span class="s2">// Note: Little endian would return the correct value 4b (01001011) instead.</span>
<a name="l1628"><span class="ln">1628 </span></a>    <span class="s0">return </span><span class="s1">vgetq_lane_u8(paired64, </span><span class="s5">0</span><span class="s1">) | ((</span><span class="s0">int</span><span class="s1">)vgetq_lane_u8(paired64, </span><span class="s5">8</span><span class="s1">) &lt;&lt; </span><span class="s5">8</span><span class="s1">);</span>
<a name="l1629"><span class="ln">1629 </span></a><span class="s1">}</span>
<a name="l1630"><span class="ln">1630 </span></a>
<a name="l1631"><span class="ln">1631 </span></a><span class="s2">// NEON does not provide this method</span>
<a name="l1632"><span class="ln">1632 </span></a><span class="s2">// Creates a 4-bit mask from the most significant bits of the four</span>
<a name="l1633"><span class="ln">1633 </span></a><span class="s2">// single-precision, floating-point values.</span>
<a name="l1634"><span class="ln">1634 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/4490ys29(v=vs.100).aspx</span>
<a name="l1635"><span class="ln">1635 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_movemask_ps(__m128 a)</span>
<a name="l1636"><span class="ln">1636 </span></a><span class="s1">{</span>
<a name="l1637"><span class="ln">1637 </span></a>    <span class="s2">// Uses the exact same method as _mm_movemask_epi8, see that for details</span>
<a name="l1638"><span class="ln">1638 </span></a>    <span class="s1">uint32x4_t input = vreinterpretq_u32_m128(a);</span>
<a name="l1639"><span class="ln">1639 </span></a>    <span class="s2">// Shift out everything but the sign bits with a 32-bit unsigned shift right.</span>
<a name="l1640"><span class="ln">1640 </span></a>    <span class="s1">uint64x2_t high_bits = vreinterpretq_u64_u32(vshrq_n_u32(input, </span><span class="s5">31</span><span class="s1">));</span>
<a name="l1641"><span class="ln">1641 </span></a>    <span class="s2">// Merge the two pairs together with a 64-bit unsigned shift right + add.</span>
<a name="l1642"><span class="ln">1642 </span></a>    <span class="s1">uint8x16_t paired = vreinterpretq_u8_u64(vsraq_n_u64(high_bits, high_bits, </span><span class="s5">31</span><span class="s1">));</span>
<a name="l1643"><span class="ln">1643 </span></a>    <span class="s2">// Extract the result.</span>
<a name="l1644"><span class="ln">1644 </span></a>    <span class="s0">return </span><span class="s1">vgetq_lane_u8(paired, </span><span class="s5">0</span><span class="s1">) | (vgetq_lane_u8(paired, </span><span class="s5">8</span><span class="s1">) &lt;&lt; </span><span class="s5">2</span><span class="s1">);</span>
<a name="l1645"><span class="ln">1645 </span></a><span class="s1">}</span>
<a name="l1646"><span class="ln">1646 </span></a>
<a name="l1647"><span class="ln">1647 </span></a><span class="s2">// Compute the bitwise AND of 128 bits (representing integer data) in a and</span>
<a name="l1648"><span class="ln">1648 </span></a><span class="s2">// mask, and return 1 if the result is zero, otherwise return 0.</span>
<a name="l1649"><span class="ln">1649 </span></a><span class="s2">// https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_test_all_zeros&amp;expand=5871</span>
<a name="l1650"><span class="ln">1650 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_test_all_zeros(__m128i a, __m128i mask)</span>
<a name="l1651"><span class="ln">1651 </span></a><span class="s1">{</span>
<a name="l1652"><span class="ln">1652 </span></a>    <span class="s1">int64x2_t a_and_mask =</span>
<a name="l1653"><span class="ln">1653 </span></a>        <span class="s1">vandq_s64(vreinterpretq_s64_m128i(a), vreinterpretq_s64_m128i(mask));</span>
<a name="l1654"><span class="ln">1654 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_s64(a_and_mask, </span><span class="s5">0</span><span class="s1">) | vgetq_lane_s64(a_and_mask, </span><span class="s5">1</span><span class="s1">)) ? </span><span class="s5">0</span>
<a name="l1655"><span class="ln">1655 </span></a>                                                                           <span class="s1">: </span><span class="s5">1</span><span class="s1">;</span>
<a name="l1656"><span class="ln">1656 </span></a><span class="s1">}</span>
<a name="l1657"><span class="ln">1657 </span></a>
<a name="l1658"><span class="ln">1658 </span></a><span class="s2">// ******************************************</span>
<a name="l1659"><span class="ln">1659 </span></a><span class="s2">// Math operations</span>
<a name="l1660"><span class="ln">1660 </span></a><span class="s2">// ******************************************</span>
<a name="l1661"><span class="ln">1661 </span></a>
<a name="l1662"><span class="ln">1662 </span></a><span class="s2">// Subtracts the four single-precision, floating-point values of a and b.</span>
<a name="l1663"><span class="ln">1663 </span></a><span class="s2">//</span>
<a name="l1664"><span class="ln">1664 </span></a><span class="s2">//   r0 := a0 - b0</span>
<a name="l1665"><span class="ln">1665 </span></a><span class="s2">//   r1 := a1 - b1</span>
<a name="l1666"><span class="ln">1666 </span></a><span class="s2">//   r2 := a2 - b2</span>
<a name="l1667"><span class="ln">1667 </span></a><span class="s2">//   r3 := a3 - b3</span>
<a name="l1668"><span class="ln">1668 </span></a><span class="s2">//</span>
<a name="l1669"><span class="ln">1669 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/1zad2k61(v=vs.100).aspx</span>
<a name="l1670"><span class="ln">1670 </span></a><span class="s1">FORCE_INLINE __m128 _mm_sub_ps(__m128 a, __m128 b)</span>
<a name="l1671"><span class="ln">1671 </span></a><span class="s1">{</span>
<a name="l1672"><span class="ln">1672 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l1673"><span class="ln">1673 </span></a>        <span class="s1">vsubq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l1674"><span class="ln">1674 </span></a><span class="s1">}</span>
<a name="l1675"><span class="ln">1675 </span></a>
<a name="l1676"><span class="ln">1676 </span></a><span class="s2">// Subtract 2 packed 64-bit integers in b from 2 packed 64-bit integers in a,</span>
<a name="l1677"><span class="ln">1677 </span></a><span class="s2">// and store the results in dst.</span>
<a name="l1678"><span class="ln">1678 </span></a><span class="s2">//    r0 := a0 - b0</span>
<a name="l1679"><span class="ln">1679 </span></a><span class="s2">//    r1 := a1 - b1</span>
<a name="l1680"><span class="ln">1680 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sub_epi64(__m128i a, __m128i b)</span>
<a name="l1681"><span class="ln">1681 </span></a><span class="s1">{</span>
<a name="l1682"><span class="ln">1682 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(</span>
<a name="l1683"><span class="ln">1683 </span></a>        <span class="s1">vsubq_s64(vreinterpretq_s64_m128i(a), vreinterpretq_s64_m128i(b)));</span>
<a name="l1684"><span class="ln">1684 </span></a><span class="s1">}</span>
<a name="l1685"><span class="ln">1685 </span></a>
<a name="l1686"><span class="ln">1686 </span></a><span class="s2">// Subtracts the 4 signed or unsigned 32-bit integers of b from the 4 signed or</span>
<a name="l1687"><span class="ln">1687 </span></a><span class="s2">// unsigned 32-bit integers of a.</span>
<a name="l1688"><span class="ln">1688 </span></a><span class="s2">//</span>
<a name="l1689"><span class="ln">1689 </span></a><span class="s2">//   r0 := a0 - b0</span>
<a name="l1690"><span class="ln">1690 </span></a><span class="s2">//   r1 := a1 - b1</span>
<a name="l1691"><span class="ln">1691 </span></a><span class="s2">//   r2 := a2 - b2</span>
<a name="l1692"><span class="ln">1692 </span></a><span class="s2">//   r3 := a3 - b3</span>
<a name="l1693"><span class="ln">1693 </span></a><span class="s2">//</span>
<a name="l1694"><span class="ln">1694 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/fhh866h0(v=vs.100).aspx</span>
<a name="l1695"><span class="ln">1695 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sub_epi32(__m128i a, __m128i b)</span>
<a name="l1696"><span class="ln">1696 </span></a><span class="s1">{</span>
<a name="l1697"><span class="ln">1697 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l1698"><span class="ln">1698 </span></a>        <span class="s1">vsubq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l1699"><span class="ln">1699 </span></a><span class="s1">}</span>
<a name="l1700"><span class="ln">1700 </span></a>
<a name="l1701"><span class="ln">1701 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sub_epi16(__m128i a, __m128i b)</span>
<a name="l1702"><span class="ln">1702 </span></a><span class="s1">{</span>
<a name="l1703"><span class="ln">1703 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l1704"><span class="ln">1704 </span></a>        <span class="s1">vsubq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l1705"><span class="ln">1705 </span></a><span class="s1">}</span>
<a name="l1706"><span class="ln">1706 </span></a>
<a name="l1707"><span class="ln">1707 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sub_epi8(__m128i a, __m128i b)</span>
<a name="l1708"><span class="ln">1708 </span></a><span class="s1">{</span>
<a name="l1709"><span class="ln">1709 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(</span>
<a name="l1710"><span class="ln">1710 </span></a>        <span class="s1">vsubq_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l1711"><span class="ln">1711 </span></a><span class="s1">}</span>
<a name="l1712"><span class="ln">1712 </span></a>
<a name="l1713"><span class="ln">1713 </span></a><span class="s2">// Subtracts the 8 unsigned 16-bit integers of bfrom the 8 unsigned 16-bit</span>
<a name="l1714"><span class="ln">1714 </span></a><span class="s2">// integers of a and saturates..</span>
<a name="l1715"><span class="ln">1715 </span></a><span class="s2">// https://technet.microsoft.com/en-us/subscriptions/index/f44y0s19(v=vs.90).aspx</span>
<a name="l1716"><span class="ln">1716 </span></a><span class="s1">FORCE_INLINE __m128i _mm_subs_epu16(__m128i a, __m128i b)</span>
<a name="l1717"><span class="ln">1717 </span></a><span class="s1">{</span>
<a name="l1718"><span class="ln">1718 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l1719"><span class="ln">1719 </span></a>        <span class="s1">vqsubq_u16(vreinterpretq_u16_m128i(a), vreinterpretq_u16_m128i(b)));</span>
<a name="l1720"><span class="ln">1720 </span></a><span class="s1">}</span>
<a name="l1721"><span class="ln">1721 </span></a>
<a name="l1722"><span class="ln">1722 </span></a><span class="s2">// Subtracts the 16 unsigned 8-bit integers of b from the 16 unsigned 8-bit</span>
<a name="l1723"><span class="ln">1723 </span></a><span class="s2">// integers of a and saturates.</span>
<a name="l1724"><span class="ln">1724 </span></a><span class="s2">//</span>
<a name="l1725"><span class="ln">1725 </span></a><span class="s2">//   r0 := UnsignedSaturate(a0 - b0)</span>
<a name="l1726"><span class="ln">1726 </span></a><span class="s2">//   r1 := UnsignedSaturate(a1 - b1)</span>
<a name="l1727"><span class="ln">1727 </span></a><span class="s2">//   ...</span>
<a name="l1728"><span class="ln">1728 </span></a><span class="s2">//   r15 := UnsignedSaturate(a15 - b15)</span>
<a name="l1729"><span class="ln">1729 </span></a><span class="s2">//</span>
<a name="l1730"><span class="ln">1730 </span></a><span class="s2">// https://technet.microsoft.com/en-us/subscriptions/yadkxc18(v=vs.90)</span>
<a name="l1731"><span class="ln">1731 </span></a><span class="s1">FORCE_INLINE __m128i _mm_subs_epu8(__m128i a, __m128i b)</span>
<a name="l1732"><span class="ln">1732 </span></a><span class="s1">{</span>
<a name="l1733"><span class="ln">1733 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l1734"><span class="ln">1734 </span></a>        <span class="s1">vqsubq_u8(vreinterpretq_u8_m128i(a), vreinterpretq_u8_m128i(b)));</span>
<a name="l1735"><span class="ln">1735 </span></a><span class="s1">}</span>
<a name="l1736"><span class="ln">1736 </span></a>
<a name="l1737"><span class="ln">1737 </span></a><span class="s2">// Subtracts the 8 signed 16-bit integers of b from the 8 signed 16-bit integers</span>
<a name="l1738"><span class="ln">1738 </span></a><span class="s2">// of a and saturates.</span>
<a name="l1739"><span class="ln">1739 </span></a><span class="s2">//</span>
<a name="l1740"><span class="ln">1740 </span></a><span class="s2">//   r0 := SignedSaturate(a0 - b0)</span>
<a name="l1741"><span class="ln">1741 </span></a><span class="s2">//   r1 := SignedSaturate(a1 - b1)</span>
<a name="l1742"><span class="ln">1742 </span></a><span class="s2">//   ...</span>
<a name="l1743"><span class="ln">1743 </span></a><span class="s2">//   r7 := SignedSaturate(a7 - b7)</span>
<a name="l1744"><span class="ln">1744 </span></a><span class="s1">FORCE_INLINE __m128i _mm_subs_epi16(__m128i a, __m128i b)</span>
<a name="l1745"><span class="ln">1745 </span></a><span class="s1">{</span>
<a name="l1746"><span class="ln">1746 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l1747"><span class="ln">1747 </span></a>        <span class="s1">vqsubq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l1748"><span class="ln">1748 </span></a><span class="s1">}</span>
<a name="l1749"><span class="ln">1749 </span></a>
<a name="l1750"><span class="ln">1750 </span></a><span class="s1">FORCE_INLINE __m128i _mm_adds_epu16(__m128i a, __m128i b)</span>
<a name="l1751"><span class="ln">1751 </span></a><span class="s1">{</span>
<a name="l1752"><span class="ln">1752 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l1753"><span class="ln">1753 </span></a>        <span class="s1">vqaddq_u16(vreinterpretq_u16_m128i(a), vreinterpretq_u16_m128i(b)));</span>
<a name="l1754"><span class="ln">1754 </span></a><span class="s1">}</span>
<a name="l1755"><span class="ln">1755 </span></a>
<a name="l1756"><span class="ln">1756 </span></a><span class="s2">// Negate packed 8-bit integers in a when the corresponding signed</span>
<a name="l1757"><span class="ln">1757 </span></a><span class="s2">// 8-bit integer in b is negative, and store the results in dst.</span>
<a name="l1758"><span class="ln">1758 </span></a><span class="s2">// Element in dst are zeroed out when the corresponding element</span>
<a name="l1759"><span class="ln">1759 </span></a><span class="s2">// in b is zero.</span>
<a name="l1760"><span class="ln">1760 </span></a><span class="s2">//</span>
<a name="l1761"><span class="ln">1761 </span></a><span class="s2">//   for i in 0..15</span>
<a name="l1762"><span class="ln">1762 </span></a><span class="s2">//     if b[i] &lt; 0</span>
<a name="l1763"><span class="ln">1763 </span></a><span class="s2">//       r[i] := -a[i]</span>
<a name="l1764"><span class="ln">1764 </span></a><span class="s2">//     else if b[i] == 0</span>
<a name="l1765"><span class="ln">1765 </span></a><span class="s2">//       r[i] := 0</span>
<a name="l1766"><span class="ln">1766 </span></a><span class="s2">//     else</span>
<a name="l1767"><span class="ln">1767 </span></a><span class="s2">//       r[i] := a[i]</span>
<a name="l1768"><span class="ln">1768 </span></a><span class="s2">//     fi</span>
<a name="l1769"><span class="ln">1769 </span></a><span class="s2">//   done</span>
<a name="l1770"><span class="ln">1770 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sign_epi8(__m128i _a, __m128i _b)</span>
<a name="l1771"><span class="ln">1771 </span></a><span class="s1">{</span>
<a name="l1772"><span class="ln">1772 </span></a>    <span class="s1">int8x16_t a = vreinterpretq_s8_m128i(_a);</span>
<a name="l1773"><span class="ln">1773 </span></a>    <span class="s1">int8x16_t b = vreinterpretq_s8_m128i(_b);</span>
<a name="l1774"><span class="ln">1774 </span></a>
<a name="l1775"><span class="ln">1775 </span></a>    <span class="s1">int8x16_t zero = vdupq_n_s8(</span><span class="s5">0</span><span class="s1">);</span>
<a name="l1776"><span class="ln">1776 </span></a>    <span class="s2">// signed shift right: faster than vclt</span>
<a name="l1777"><span class="ln">1777 </span></a>    <span class="s2">// (b &lt; 0) ? 0xFF : 0</span>
<a name="l1778"><span class="ln">1778 </span></a>    <span class="s1">uint8x16_t ltMask = vreinterpretq_u8_s8(vshrq_n_s8(b, </span><span class="s5">7</span><span class="s1">));</span>
<a name="l1779"><span class="ln">1779 </span></a>    <span class="s2">// (b == 0) ? 0xFF : 0</span>
<a name="l1780"><span class="ln">1780 </span></a>    <span class="s1">int8x16_t zeroMask = vreinterpretq_s8_u8(vceqq_s8(b, zero));</span>
<a name="l1781"><span class="ln">1781 </span></a>    <span class="s2">// -a</span>
<a name="l1782"><span class="ln">1782 </span></a>    <span class="s1">int8x16_t neg = vnegq_s8(a);</span>
<a name="l1783"><span class="ln">1783 </span></a>    <span class="s2">// bitwise select either a or neg based on ltMask</span>
<a name="l1784"><span class="ln">1784 </span></a>    <span class="s1">int8x16_t masked = vbslq_s8(ltMask, a, neg);</span>
<a name="l1785"><span class="ln">1785 </span></a>    <span class="s2">// res = masked &amp; (~zeroMask)</span>
<a name="l1786"><span class="ln">1786 </span></a>    <span class="s1">int8x16_t res = vbicq_s8(masked, zeroMask);</span>
<a name="l1787"><span class="ln">1787 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(res);</span>
<a name="l1788"><span class="ln">1788 </span></a><span class="s1">}</span>
<a name="l1789"><span class="ln">1789 </span></a>
<a name="l1790"><span class="ln">1790 </span></a><span class="s2">// Negate packed 16-bit integers in a when the corresponding signed</span>
<a name="l1791"><span class="ln">1791 </span></a><span class="s2">// 16-bit integer in b is negative, and store the results in dst.</span>
<a name="l1792"><span class="ln">1792 </span></a><span class="s2">// Element in dst are zeroed out when the corresponding element</span>
<a name="l1793"><span class="ln">1793 </span></a><span class="s2">// in b is zero.</span>
<a name="l1794"><span class="ln">1794 </span></a><span class="s2">//</span>
<a name="l1795"><span class="ln">1795 </span></a><span class="s2">//   for i in 0..7</span>
<a name="l1796"><span class="ln">1796 </span></a><span class="s2">//     if b[i] &lt; 0</span>
<a name="l1797"><span class="ln">1797 </span></a><span class="s2">//       r[i] := -a[i]</span>
<a name="l1798"><span class="ln">1798 </span></a><span class="s2">//     else if b[i] == 0</span>
<a name="l1799"><span class="ln">1799 </span></a><span class="s2">//       r[i] := 0</span>
<a name="l1800"><span class="ln">1800 </span></a><span class="s2">//     else</span>
<a name="l1801"><span class="ln">1801 </span></a><span class="s2">//       r[i] := a[i]</span>
<a name="l1802"><span class="ln">1802 </span></a><span class="s2">//     fi</span>
<a name="l1803"><span class="ln">1803 </span></a><span class="s2">//   done</span>
<a name="l1804"><span class="ln">1804 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sign_epi16(__m128i _a, __m128i _b)</span>
<a name="l1805"><span class="ln">1805 </span></a><span class="s1">{</span>
<a name="l1806"><span class="ln">1806 </span></a>    <span class="s1">int16x8_t a = vreinterpretq_s16_m128i(_a);</span>
<a name="l1807"><span class="ln">1807 </span></a>    <span class="s1">int16x8_t b = vreinterpretq_s16_m128i(_b);</span>
<a name="l1808"><span class="ln">1808 </span></a>
<a name="l1809"><span class="ln">1809 </span></a>    <span class="s1">int16x8_t zero = vdupq_n_s16(</span><span class="s5">0</span><span class="s1">);</span>
<a name="l1810"><span class="ln">1810 </span></a>    <span class="s2">// signed shift right: faster than vclt</span>
<a name="l1811"><span class="ln">1811 </span></a>    <span class="s2">// (b &lt; 0) ? 0xFFFF : 0</span>
<a name="l1812"><span class="ln">1812 </span></a>    <span class="s1">uint16x8_t ltMask = vreinterpretq_u16_s16(vshrq_n_s16(b, </span><span class="s5">15</span><span class="s1">));</span>
<a name="l1813"><span class="ln">1813 </span></a>    <span class="s2">// (b == 0) ? 0xFFFF : 0</span>
<a name="l1814"><span class="ln">1814 </span></a>    <span class="s1">int16x8_t zeroMask = vreinterpretq_s16_u16(vceqq_s16(b, zero));</span>
<a name="l1815"><span class="ln">1815 </span></a>    <span class="s2">// -a</span>
<a name="l1816"><span class="ln">1816 </span></a>    <span class="s1">int16x8_t neg = vnegq_s16(a);</span>
<a name="l1817"><span class="ln">1817 </span></a>    <span class="s2">// bitwise select either a or neg based on ltMask</span>
<a name="l1818"><span class="ln">1818 </span></a>    <span class="s1">int16x8_t masked = vbslq_s16(ltMask, a, neg);</span>
<a name="l1819"><span class="ln">1819 </span></a>    <span class="s2">// res = masked &amp; (~zeroMask)</span>
<a name="l1820"><span class="ln">1820 </span></a>    <span class="s1">int16x8_t res = vbicq_s16(masked, zeroMask);</span>
<a name="l1821"><span class="ln">1821 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(res);</span>
<a name="l1822"><span class="ln">1822 </span></a><span class="s1">}</span>
<a name="l1823"><span class="ln">1823 </span></a>
<a name="l1824"><span class="ln">1824 </span></a><span class="s2">// Negate packed 32-bit integers in a when the corresponding signed</span>
<a name="l1825"><span class="ln">1825 </span></a><span class="s2">// 32-bit integer in b is negative, and store the results in dst.</span>
<a name="l1826"><span class="ln">1826 </span></a><span class="s2">// Element in dst are zeroed out when the corresponding element</span>
<a name="l1827"><span class="ln">1827 </span></a><span class="s2">// in b is zero.</span>
<a name="l1828"><span class="ln">1828 </span></a><span class="s2">//</span>
<a name="l1829"><span class="ln">1829 </span></a><span class="s2">//   for i in 0..3</span>
<a name="l1830"><span class="ln">1830 </span></a><span class="s2">//     if b[i] &lt; 0</span>
<a name="l1831"><span class="ln">1831 </span></a><span class="s2">//       r[i] := -a[i]</span>
<a name="l1832"><span class="ln">1832 </span></a><span class="s2">//     else if b[i] == 0</span>
<a name="l1833"><span class="ln">1833 </span></a><span class="s2">//       r[i] := 0</span>
<a name="l1834"><span class="ln">1834 </span></a><span class="s2">//     else</span>
<a name="l1835"><span class="ln">1835 </span></a><span class="s2">//       r[i] := a[i]</span>
<a name="l1836"><span class="ln">1836 </span></a><span class="s2">//     fi</span>
<a name="l1837"><span class="ln">1837 </span></a><span class="s2">//   done</span>
<a name="l1838"><span class="ln">1838 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sign_epi32(__m128i _a, __m128i _b)</span>
<a name="l1839"><span class="ln">1839 </span></a><span class="s1">{</span>
<a name="l1840"><span class="ln">1840 </span></a>    <span class="s1">int32x4_t a = vreinterpretq_s32_m128i(_a);</span>
<a name="l1841"><span class="ln">1841 </span></a>    <span class="s1">int32x4_t b = vreinterpretq_s32_m128i(_b);</span>
<a name="l1842"><span class="ln">1842 </span></a>
<a name="l1843"><span class="ln">1843 </span></a>    <span class="s1">int32x4_t zero = vdupq_n_s32(</span><span class="s5">0</span><span class="s1">);</span>
<a name="l1844"><span class="ln">1844 </span></a>    <span class="s2">// signed shift right: faster than vclt</span>
<a name="l1845"><span class="ln">1845 </span></a>    <span class="s2">// (b &lt; 0) ? 0xFFFFFFFF : 0</span>
<a name="l1846"><span class="ln">1846 </span></a>    <span class="s1">uint32x4_t ltMask = vreinterpretq_u32_s32(vshrq_n_s32(b, </span><span class="s5">31</span><span class="s1">));</span>
<a name="l1847"><span class="ln">1847 </span></a>    <span class="s2">// (b == 0) ? 0xFFFFFFFF : 0</span>
<a name="l1848"><span class="ln">1848 </span></a>    <span class="s1">int32x4_t zeroMask = vreinterpretq_s32_u32(vceqq_s32(b, zero));</span>
<a name="l1849"><span class="ln">1849 </span></a>    <span class="s2">// neg = -a</span>
<a name="l1850"><span class="ln">1850 </span></a>    <span class="s1">int32x4_t neg = vnegq_s32(a);</span>
<a name="l1851"><span class="ln">1851 </span></a>    <span class="s2">// bitwise select either a or neg based on ltMask</span>
<a name="l1852"><span class="ln">1852 </span></a>    <span class="s1">int32x4_t masked = vbslq_s32(ltMask, a, neg);</span>
<a name="l1853"><span class="ln">1853 </span></a>    <span class="s2">// res = masked &amp; (~zeroMask)</span>
<a name="l1854"><span class="ln">1854 </span></a>    <span class="s1">int32x4_t res = vbicq_s32(masked, zeroMask);</span>
<a name="l1855"><span class="ln">1855 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(res);</span>
<a name="l1856"><span class="ln">1856 </span></a><span class="s1">}</span>
<a name="l1857"><span class="ln">1857 </span></a>
<a name="l1858"><span class="ln">1858 </span></a><span class="s2">// Computes the average of the 16 unsigned 8-bit integers in a and the 16</span>
<a name="l1859"><span class="ln">1859 </span></a><span class="s2">// unsigned 8-bit integers in b and rounds.</span>
<a name="l1860"><span class="ln">1860 </span></a><span class="s2">//</span>
<a name="l1861"><span class="ln">1861 </span></a><span class="s2">//   r0 := (a0 + b0) / 2</span>
<a name="l1862"><span class="ln">1862 </span></a><span class="s2">//   r1 := (a1 + b1) / 2</span>
<a name="l1863"><span class="ln">1863 </span></a><span class="s2">//   ...</span>
<a name="l1864"><span class="ln">1864 </span></a><span class="s2">//   r15 := (a15 + b15) / 2</span>
<a name="l1865"><span class="ln">1865 </span></a><span class="s2">//</span>
<a name="l1866"><span class="ln">1866 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/8zwh554a(v%3dvs.90).aspx</span>
<a name="l1867"><span class="ln">1867 </span></a><span class="s1">FORCE_INLINE __m128i _mm_avg_epu8(__m128i a, __m128i b)</span>
<a name="l1868"><span class="ln">1868 </span></a><span class="s1">{</span>
<a name="l1869"><span class="ln">1869 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l1870"><span class="ln">1870 </span></a>        <span class="s1">vrhaddq_u8(vreinterpretq_u8_m128i(a), vreinterpretq_u8_m128i(b)));</span>
<a name="l1871"><span class="ln">1871 </span></a><span class="s1">}</span>
<a name="l1872"><span class="ln">1872 </span></a>
<a name="l1873"><span class="ln">1873 </span></a><span class="s2">// Computes the average of the 8 unsigned 16-bit integers in a and the 8</span>
<a name="l1874"><span class="ln">1874 </span></a><span class="s2">// unsigned 16-bit integers in b and rounds.</span>
<a name="l1875"><span class="ln">1875 </span></a><span class="s2">//</span>
<a name="l1876"><span class="ln">1876 </span></a><span class="s2">//   r0 := (a0 + b0) / 2</span>
<a name="l1877"><span class="ln">1877 </span></a><span class="s2">//   r1 := (a1 + b1) / 2</span>
<a name="l1878"><span class="ln">1878 </span></a><span class="s2">//   ...</span>
<a name="l1879"><span class="ln">1879 </span></a><span class="s2">//   r7 := (a7 + b7) / 2</span>
<a name="l1880"><span class="ln">1880 </span></a><span class="s2">//</span>
<a name="l1881"><span class="ln">1881 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/y13ca3c8(v=vs.90).aspx</span>
<a name="l1882"><span class="ln">1882 </span></a><span class="s1">FORCE_INLINE __m128i _mm_avg_epu16(__m128i a, __m128i b)</span>
<a name="l1883"><span class="ln">1883 </span></a><span class="s1">{</span>
<a name="l1884"><span class="ln">1884 </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vrhaddq_u16(vreinterpretq_u16_m128i(a),</span>
<a name="l1885"><span class="ln">1885 </span></a>                                 <span class="s1">vreinterpretq_u16_m128i(b));</span>
<a name="l1886"><span class="ln">1886 </span></a><span class="s1">}</span>
<a name="l1887"><span class="ln">1887 </span></a>
<a name="l1888"><span class="ln">1888 </span></a><span class="s2">// Adds the four single-precision, floating-point values of a and b.</span>
<a name="l1889"><span class="ln">1889 </span></a><span class="s2">//</span>
<a name="l1890"><span class="ln">1890 </span></a><span class="s2">//   r0 := a0 + b0</span>
<a name="l1891"><span class="ln">1891 </span></a><span class="s2">//   r1 := a1 + b1</span>
<a name="l1892"><span class="ln">1892 </span></a><span class="s2">//   r2 := a2 + b2</span>
<a name="l1893"><span class="ln">1893 </span></a><span class="s2">//   r3 := a3 + b3</span>
<a name="l1894"><span class="ln">1894 </span></a><span class="s2">//</span>
<a name="l1895"><span class="ln">1895 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/c9848chc(v=vs.100).aspx</span>
<a name="l1896"><span class="ln">1896 </span></a><span class="s1">FORCE_INLINE __m128 _mm_add_ps(__m128 a, __m128 b)</span>
<a name="l1897"><span class="ln">1897 </span></a><span class="s1">{</span>
<a name="l1898"><span class="ln">1898 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l1899"><span class="ln">1899 </span></a>        <span class="s1">vaddq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l1900"><span class="ln">1900 </span></a><span class="s1">}</span>
<a name="l1901"><span class="ln">1901 </span></a>
<a name="l1902"><span class="ln">1902 </span></a><span class="s2">// adds the scalar single-precision floating point values of a and b.</span>
<a name="l1903"><span class="ln">1903 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/be94x2y6(v=vs.100).aspx</span>
<a name="l1904"><span class="ln">1904 </span></a><span class="s1">FORCE_INLINE __m128 _mm_add_ss(__m128 a, __m128 b)</span>
<a name="l1905"><span class="ln">1905 </span></a><span class="s1">{</span>
<a name="l1906"><span class="ln">1906 </span></a>    <span class="s1">float32_t b0 = vgetq_lane_f32(vreinterpretq_f32_m128(b), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l1907"><span class="ln">1907 </span></a>    <span class="s1">float32x4_t value = vsetq_lane_f32(b0, vdupq_n_f32(</span><span class="s5">0</span><span class="s1">), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l1908"><span class="ln">1908 </span></a>    <span class="s2">// the upper values in the result must be the remnants of &lt;a&gt;.</span>
<a name="l1909"><span class="ln">1909 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vaddq_f32(a, value));</span>
<a name="l1910"><span class="ln">1910 </span></a><span class="s1">}</span>
<a name="l1911"><span class="ln">1911 </span></a>
<a name="l1912"><span class="ln">1912 </span></a><span class="s2">// Adds the 4 signed or unsigned 64-bit integers in a to the 4 signed or</span>
<a name="l1913"><span class="ln">1913 </span></a><span class="s2">// unsigned 32-bit integers in b.</span>
<a name="l1914"><span class="ln">1914 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/09xs4fkk(v=vs.100).aspx</span>
<a name="l1915"><span class="ln">1915 </span></a><span class="s1">FORCE_INLINE __m128i _mm_add_epi64(__m128i a, __m128i b)</span>
<a name="l1916"><span class="ln">1916 </span></a><span class="s1">{</span>
<a name="l1917"><span class="ln">1917 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(</span>
<a name="l1918"><span class="ln">1918 </span></a>        <span class="s1">vaddq_s64(vreinterpretq_s64_m128i(a), vreinterpretq_s64_m128i(b)));</span>
<a name="l1919"><span class="ln">1919 </span></a><span class="s1">}</span>
<a name="l1920"><span class="ln">1920 </span></a>
<a name="l1921"><span class="ln">1921 </span></a><span class="s2">// Adds the 4 signed or unsigned 32-bit integers in a to the 4 signed or</span>
<a name="l1922"><span class="ln">1922 </span></a><span class="s2">// unsigned 32-bit integers in b.</span>
<a name="l1923"><span class="ln">1923 </span></a><span class="s2">//</span>
<a name="l1924"><span class="ln">1924 </span></a><span class="s2">//   r0 := a0 + b0</span>
<a name="l1925"><span class="ln">1925 </span></a><span class="s2">//   r1 := a1 + b1</span>
<a name="l1926"><span class="ln">1926 </span></a><span class="s2">//   r2 := a2 + b2</span>
<a name="l1927"><span class="ln">1927 </span></a><span class="s2">//   r3 := a3 + b3</span>
<a name="l1928"><span class="ln">1928 </span></a><span class="s2">//</span>
<a name="l1929"><span class="ln">1929 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/09xs4fkk(v=vs.100).aspx</span>
<a name="l1930"><span class="ln">1930 </span></a><span class="s1">FORCE_INLINE __m128i _mm_add_epi32(__m128i a, __m128i b)</span>
<a name="l1931"><span class="ln">1931 </span></a><span class="s1">{</span>
<a name="l1932"><span class="ln">1932 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l1933"><span class="ln">1933 </span></a>        <span class="s1">vaddq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l1934"><span class="ln">1934 </span></a><span class="s1">}</span>
<a name="l1935"><span class="ln">1935 </span></a>
<a name="l1936"><span class="ln">1936 </span></a><span class="s2">// Adds the 8 signed or unsigned 16-bit integers in a to the 8 signed or</span>
<a name="l1937"><span class="ln">1937 </span></a><span class="s2">// unsigned 16-bit integers in b.</span>
<a name="l1938"><span class="ln">1938 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/fceha5k4(v=vs.100).aspx</span>
<a name="l1939"><span class="ln">1939 </span></a><span class="s1">FORCE_INLINE __m128i _mm_add_epi16(__m128i a, __m128i b)</span>
<a name="l1940"><span class="ln">1940 </span></a><span class="s1">{</span>
<a name="l1941"><span class="ln">1941 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l1942"><span class="ln">1942 </span></a>        <span class="s1">vaddq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l1943"><span class="ln">1943 </span></a><span class="s1">}</span>
<a name="l1944"><span class="ln">1944 </span></a>
<a name="l1945"><span class="ln">1945 </span></a><span class="s2">// Adds the 16 signed or unsigned 8-bit integers in a to the 16 signed or</span>
<a name="l1946"><span class="ln">1946 </span></a><span class="s2">// unsigned 8-bit integers in b.</span>
<a name="l1947"><span class="ln">1947 </span></a><span class="s2">// https://technet.microsoft.com/en-us/subscriptions/yc7tcyzs(v=vs.90)</span>
<a name="l1948"><span class="ln">1948 </span></a><span class="s1">FORCE_INLINE __m128i _mm_add_epi8(__m128i a, __m128i b)</span>
<a name="l1949"><span class="ln">1949 </span></a><span class="s1">{</span>
<a name="l1950"><span class="ln">1950 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(</span>
<a name="l1951"><span class="ln">1951 </span></a>        <span class="s1">vaddq_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l1952"><span class="ln">1952 </span></a><span class="s1">}</span>
<a name="l1953"><span class="ln">1953 </span></a>
<a name="l1954"><span class="ln">1954 </span></a><span class="s2">// Adds the 8 signed 16-bit integers in a to the 8 signed 16-bit integers in b</span>
<a name="l1955"><span class="ln">1955 </span></a><span class="s2">// and saturates.</span>
<a name="l1956"><span class="ln">1956 </span></a><span class="s2">//</span>
<a name="l1957"><span class="ln">1957 </span></a><span class="s2">//   r0 := SignedSaturate(a0 + b0)</span>
<a name="l1958"><span class="ln">1958 </span></a><span class="s2">//   r1 := SignedSaturate(a1 + b1)</span>
<a name="l1959"><span class="ln">1959 </span></a><span class="s2">//   ...</span>
<a name="l1960"><span class="ln">1960 </span></a><span class="s2">//   r7 := SignedSaturate(a7 + b7)</span>
<a name="l1961"><span class="ln">1961 </span></a><span class="s2">//</span>
<a name="l1962"><span class="ln">1962 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/1a306ef8(v=vs.100).aspx</span>
<a name="l1963"><span class="ln">1963 </span></a><span class="s1">FORCE_INLINE __m128i _mm_adds_epi16(__m128i a, __m128i b)</span>
<a name="l1964"><span class="ln">1964 </span></a><span class="s1">{</span>
<a name="l1965"><span class="ln">1965 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l1966"><span class="ln">1966 </span></a>        <span class="s1">vqaddq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l1967"><span class="ln">1967 </span></a><span class="s1">}</span>
<a name="l1968"><span class="ln">1968 </span></a>
<a name="l1969"><span class="ln">1969 </span></a><span class="s2">// Adds the 16 unsigned 8-bit integers in a to the 16 unsigned 8-bit integers in</span>
<a name="l1970"><span class="ln">1970 </span></a><span class="s2">// b and saturates..</span>
<a name="l1971"><span class="ln">1971 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/9hahyddy(v=vs.100).aspx</span>
<a name="l1972"><span class="ln">1972 </span></a><span class="s1">FORCE_INLINE __m128i _mm_adds_epu8(__m128i a, __m128i b)</span>
<a name="l1973"><span class="ln">1973 </span></a><span class="s1">{</span>
<a name="l1974"><span class="ln">1974 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l1975"><span class="ln">1975 </span></a>        <span class="s1">vqaddq_u8(vreinterpretq_u8_m128i(a), vreinterpretq_u8_m128i(b)));</span>
<a name="l1976"><span class="ln">1976 </span></a><span class="s1">}</span>
<a name="l1977"><span class="ln">1977 </span></a>
<a name="l1978"><span class="ln">1978 </span></a><span class="s2">// Multiplies the 8 signed or unsigned 16-bit integers from a by the 8 signed or</span>
<a name="l1979"><span class="ln">1979 </span></a><span class="s2">// unsigned 16-bit integers from b.</span>
<a name="l1980"><span class="ln">1980 </span></a><span class="s2">//</span>
<a name="l1981"><span class="ln">1981 </span></a><span class="s2">//   r0 := (a0 * b0)[15:0]</span>
<a name="l1982"><span class="ln">1982 </span></a><span class="s2">//   r1 := (a1 * b1)[15:0]</span>
<a name="l1983"><span class="ln">1983 </span></a><span class="s2">//   ...</span>
<a name="l1984"><span class="ln">1984 </span></a><span class="s2">//   r7 := (a7 * b7)[15:0]</span>
<a name="l1985"><span class="ln">1985 </span></a><span class="s2">//</span>
<a name="l1986"><span class="ln">1986 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/9ks1472s(v=vs.100).aspx</span>
<a name="l1987"><span class="ln">1987 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mullo_epi16(__m128i a, __m128i b)</span>
<a name="l1988"><span class="ln">1988 </span></a><span class="s1">{</span>
<a name="l1989"><span class="ln">1989 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l1990"><span class="ln">1990 </span></a>        <span class="s1">vmulq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l1991"><span class="ln">1991 </span></a><span class="s1">}</span>
<a name="l1992"><span class="ln">1992 </span></a>
<a name="l1993"><span class="ln">1993 </span></a><span class="s2">// Multiplies the 4 signed or unsigned 32-bit integers from a by the 4 signed or</span>
<a name="l1994"><span class="ln">1994 </span></a><span class="s2">// unsigned 32-bit integers from b.</span>
<a name="l1995"><span class="ln">1995 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/bb531409(v=vs.100).aspx</span>
<a name="l1996"><span class="ln">1996 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mullo_epi32(__m128i a, __m128i b)</span>
<a name="l1997"><span class="ln">1997 </span></a><span class="s1">{</span>
<a name="l1998"><span class="ln">1998 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l1999"><span class="ln">1999 </span></a>        <span class="s1">vmulq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2000"><span class="ln">2000 </span></a><span class="s1">}</span>
<a name="l2001"><span class="ln">2001 </span></a>
<a name="l2002"><span class="ln">2002 </span></a><span class="s2">// Multiplies the four single-precision, floating-point values of a and b.</span>
<a name="l2003"><span class="ln">2003 </span></a><span class="s2">//</span>
<a name="l2004"><span class="ln">2004 </span></a><span class="s2">//   r0 := a0 * b0</span>
<a name="l2005"><span class="ln">2005 </span></a><span class="s2">//   r1 := a1 * b1</span>
<a name="l2006"><span class="ln">2006 </span></a><span class="s2">//   r2 := a2 * b2</span>
<a name="l2007"><span class="ln">2007 </span></a><span class="s2">//   r3 := a3 * b3</span>
<a name="l2008"><span class="ln">2008 </span></a><span class="s2">//</span>
<a name="l2009"><span class="ln">2009 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/22kbk6t9(v=vs.100).aspx</span>
<a name="l2010"><span class="ln">2010 </span></a><span class="s1">FORCE_INLINE __m128 _mm_mul_ps(__m128 a, __m128 b)</span>
<a name="l2011"><span class="ln">2011 </span></a><span class="s1">{</span>
<a name="l2012"><span class="ln">2012 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2013"><span class="ln">2013 </span></a>        <span class="s1">vmulq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2014"><span class="ln">2014 </span></a><span class="s1">}</span>
<a name="l2015"><span class="ln">2015 </span></a>
<a name="l2016"><span class="ln">2016 </span></a><span class="s2">// Multiply the low unsigned 32-bit integers from each packed 64-bit element in</span>
<a name="l2017"><span class="ln">2017 </span></a><span class="s2">// a and b, and store the unsigned 64-bit results in dst.</span>
<a name="l2018"><span class="ln">2018 </span></a><span class="s2">//</span>
<a name="l2019"><span class="ln">2019 </span></a><span class="s2">//   r0 :=  (a0 &amp; 0xFFFFFFFF) * (b0 &amp; 0xFFFFFFFF)</span>
<a name="l2020"><span class="ln">2020 </span></a><span class="s2">//   r1 :=  (a2 &amp; 0xFFFFFFFF) * (b2 &amp; 0xFFFFFFFF)</span>
<a name="l2021"><span class="ln">2021 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mul_epu32(__m128i a, __m128i b)</span>
<a name="l2022"><span class="ln">2022 </span></a><span class="s1">{</span>
<a name="l2023"><span class="ln">2023 </span></a>    <span class="s2">// vmull_u32 upcasts instead of masking, so we downcast.</span>
<a name="l2024"><span class="ln">2024 </span></a>    <span class="s1">uint32x2_t a_lo = vmovn_u64(vreinterpretq_u64_m128i(a));</span>
<a name="l2025"><span class="ln">2025 </span></a>    <span class="s1">uint32x2_t b_lo = vmovn_u64(vreinterpretq_u64_m128i(b));</span>
<a name="l2026"><span class="ln">2026 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(vmull_u32(a_lo, b_lo));</span>
<a name="l2027"><span class="ln">2027 </span></a><span class="s1">}</span>
<a name="l2028"><span class="ln">2028 </span></a>
<a name="l2029"><span class="ln">2029 </span></a><span class="s2">// Multiply the low signed 32-bit integers from each packed 64-bit element in</span>
<a name="l2030"><span class="ln">2030 </span></a><span class="s2">// a and b, and store the signed 64-bit results in dst.</span>
<a name="l2031"><span class="ln">2031 </span></a><span class="s2">//</span>
<a name="l2032"><span class="ln">2032 </span></a><span class="s2">//   r0 :=  (int64_t)(int32_t)a0 * (int64_t)(int32_t)b0</span>
<a name="l2033"><span class="ln">2033 </span></a><span class="s2">//   r1 :=  (int64_t)(int32_t)a2 * (int64_t)(int32_t)b2</span>
<a name="l2034"><span class="ln">2034 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mul_epi32(__m128i a, __m128i b)</span>
<a name="l2035"><span class="ln">2035 </span></a><span class="s1">{</span>
<a name="l2036"><span class="ln">2036 </span></a>    <span class="s2">// vmull_s32 upcasts instead of masking, so we downcast.</span>
<a name="l2037"><span class="ln">2037 </span></a>    <span class="s1">int32x2_t a_lo = vmovn_s64(vreinterpretq_s64_m128i(a));</span>
<a name="l2038"><span class="ln">2038 </span></a>    <span class="s1">int32x2_t b_lo = vmovn_s64(vreinterpretq_s64_m128i(b));</span>
<a name="l2039"><span class="ln">2039 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vmull_s32(a_lo, b_lo));</span>
<a name="l2040"><span class="ln">2040 </span></a><span class="s1">}</span>
<a name="l2041"><span class="ln">2041 </span></a>
<a name="l2042"><span class="ln">2042 </span></a><span class="s2">// Multiplies the 8 signed 16-bit integers from a by the 8 signed 16-bit</span>
<a name="l2043"><span class="ln">2043 </span></a><span class="s2">// integers from b.</span>
<a name="l2044"><span class="ln">2044 </span></a><span class="s2">//</span>
<a name="l2045"><span class="ln">2045 </span></a><span class="s2">//   r0 := (a0 * b0) + (a1 * b1)</span>
<a name="l2046"><span class="ln">2046 </span></a><span class="s2">//   r1 := (a2 * b2) + (a3 * b3)</span>
<a name="l2047"><span class="ln">2047 </span></a><span class="s2">//   r2 := (a4 * b4) + (a5 * b5)</span>
<a name="l2048"><span class="ln">2048 </span></a><span class="s2">//   r3 := (a6 * b6) + (a7 * b7)</span>
<a name="l2049"><span class="ln">2049 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/yht36sa6(v=vs.90).aspx</span>
<a name="l2050"><span class="ln">2050 </span></a><span class="s1">FORCE_INLINE __m128i _mm_madd_epi16(__m128i a, __m128i b)</span>
<a name="l2051"><span class="ln">2051 </span></a><span class="s1">{</span>
<a name="l2052"><span class="ln">2052 </span></a>    <span class="s1">int32x4_t low = vmull_s16(vget_low_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l2053"><span class="ln">2053 </span></a>                              <span class="s1">vget_low_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l2054"><span class="ln">2054 </span></a>    <span class="s1">int32x4_t high = vmull_s16(vget_high_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l2055"><span class="ln">2055 </span></a>                               <span class="s1">vget_high_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l2056"><span class="ln">2056 </span></a>
<a name="l2057"><span class="ln">2057 </span></a>    <span class="s1">int32x2_t low_sum = vpadd_s32(vget_low_s32(low), vget_high_s32(low));</span>
<a name="l2058"><span class="ln">2058 </span></a>    <span class="s1">int32x2_t high_sum = vpadd_s32(vget_low_s32(high), vget_high_s32(high));</span>
<a name="l2059"><span class="ln">2059 </span></a>
<a name="l2060"><span class="ln">2060 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(low_sum, high_sum));</span>
<a name="l2061"><span class="ln">2061 </span></a><span class="s1">}</span>
<a name="l2062"><span class="ln">2062 </span></a>
<a name="l2063"><span class="ln">2063 </span></a><span class="s2">// Multiply packed signed 16-bit integers in a and b, producing intermediate signed</span>
<a name="l2064"><span class="ln">2064 </span></a><span class="s2">// 32-bit integers. Shift right by 15 bits while rounding up, and store the</span>
<a name="l2065"><span class="ln">2065 </span></a><span class="s2">// packed 16-bit integers in dst.</span>
<a name="l2066"><span class="ln">2066 </span></a><span class="s2">//</span>
<a name="l2067"><span class="ln">2067 </span></a><span class="s2">//   r0 := Round(((int32_t)a0 * (int32_t)b0) &gt;&gt; 15)</span>
<a name="l2068"><span class="ln">2068 </span></a><span class="s2">//   r1 := Round(((int32_t)a1 * (int32_t)b1) &gt;&gt; 15)</span>
<a name="l2069"><span class="ln">2069 </span></a><span class="s2">//   r2 := Round(((int32_t)a2 * (int32_t)b2) &gt;&gt; 15)</span>
<a name="l2070"><span class="ln">2070 </span></a><span class="s2">//   ...</span>
<a name="l2071"><span class="ln">2071 </span></a><span class="s2">//   r7 := Round(((int32_t)a7 * (int32_t)b7) &gt;&gt; 15)</span>
<a name="l2072"><span class="ln">2072 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mulhrs_epi16(__m128i a, __m128i b)</span>
<a name="l2073"><span class="ln">2073 </span></a><span class="s1">{</span>
<a name="l2074"><span class="ln">2074 </span></a>    <span class="s2">// Has issues due to saturation</span>
<a name="l2075"><span class="ln">2075 </span></a>    <span class="s2">// return vreinterpretq_m128i_s16(vqrdmulhq_s16(a, b));</span>
<a name="l2076"><span class="ln">2076 </span></a>
<a name="l2077"><span class="ln">2077 </span></a>    <span class="s2">// Multiply</span>
<a name="l2078"><span class="ln">2078 </span></a>    <span class="s1">int32x4_t mul_lo = vmull_s16(vget_low_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l2079"><span class="ln">2079 </span></a>                                 <span class="s1">vget_low_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l2080"><span class="ln">2080 </span></a>    <span class="s1">int32x4_t mul_hi = vmull_s16(vget_high_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l2081"><span class="ln">2081 </span></a>                                 <span class="s1">vget_high_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l2082"><span class="ln">2082 </span></a>
<a name="l2083"><span class="ln">2083 </span></a>    <span class="s2">// Rounding narrowing shift right</span>
<a name="l2084"><span class="ln">2084 </span></a>    <span class="s2">// narrow = (int16_t)((mul + 16384) &gt;&gt; 15);</span>
<a name="l2085"><span class="ln">2085 </span></a>    <span class="s1">int16x4_t narrow_lo = vrshrn_n_s32(mul_lo, </span><span class="s5">15</span><span class="s1">);</span>
<a name="l2086"><span class="ln">2086 </span></a>    <span class="s1">int16x4_t narrow_hi = vrshrn_n_s32(mul_hi, </span><span class="s5">15</span><span class="s1">);</span>
<a name="l2087"><span class="ln">2087 </span></a>
<a name="l2088"><span class="ln">2088 </span></a>    <span class="s2">// Join together</span>
<a name="l2089"><span class="ln">2089 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vcombine_s16(narrow_lo, narrow_hi));</span>
<a name="l2090"><span class="ln">2090 </span></a><span class="s1">}</span>
<a name="l2091"><span class="ln">2091 </span></a>
<a name="l2092"><span class="ln">2092 </span></a><span class="s2">// Vertically multiply each unsigned 8-bit integer from a with the corresponding</span>
<a name="l2093"><span class="ln">2093 </span></a><span class="s2">// signed 8-bit integer from b, producing intermediate signed 16-bit integers.</span>
<a name="l2094"><span class="ln">2094 </span></a><span class="s2">// Horizontally add adjacent pairs of intermediate signed 16-bit integers,</span>
<a name="l2095"><span class="ln">2095 </span></a><span class="s2">// and pack the saturated results in dst.</span>
<a name="l2096"><span class="ln">2096 </span></a><span class="s2">//</span>
<a name="l2097"><span class="ln">2097 </span></a><span class="s2">//   FOR j := 0 to 7</span>
<a name="l2098"><span class="ln">2098 </span></a><span class="s2">//      i := j*16</span>
<a name="l2099"><span class="ln">2099 </span></a><span class="s2">//      dst[i+15:i] := Saturate_To_Int16( a[i+15:i+8]*b[i+15:i+8] + a[i+7:i]*b[i+7:i] )</span>
<a name="l2100"><span class="ln">2100 </span></a><span class="s2">//   ENDFOR</span>
<a name="l2101"><span class="ln">2101 </span></a><span class="s1">FORCE_INLINE __m128i _mm_maddubs_epi16(__m128i _a, __m128i _b)</span>
<a name="l2102"><span class="ln">2102 </span></a><span class="s1">{</span>
<a name="l2103"><span class="ln">2103 </span></a>    <span class="s2">// This would be much simpler if x86 would choose to zero extend OR sign extend,</span>
<a name="l2104"><span class="ln">2104 </span></a>    <span class="s2">// not both.</span>
<a name="l2105"><span class="ln">2105 </span></a>    <span class="s2">// This could probably be optimized better.</span>
<a name="l2106"><span class="ln">2106 </span></a>    <span class="s1">uint16x8_t a = vreinterpretq_u16_m128i(_a);</span>
<a name="l2107"><span class="ln">2107 </span></a>    <span class="s1">int16x8_t b = vreinterpretq_s16_m128i(_b);</span>
<a name="l2108"><span class="ln">2108 </span></a>
<a name="l2109"><span class="ln">2109 </span></a>    <span class="s2">// Zero extend a</span>
<a name="l2110"><span class="ln">2110 </span></a>    <span class="s1">int16x8_t a_odd = vreinterpretq_s16_u16(vshrq_n_u16(a, </span><span class="s5">8</span><span class="s1">));</span>
<a name="l2111"><span class="ln">2111 </span></a>    <span class="s1">int16x8_t a_even = vreinterpretq_s16_u16(vbicq_u16(a, vdupq_n_u16(</span><span class="s5">0xff00</span><span class="s1">)));</span>
<a name="l2112"><span class="ln">2112 </span></a>
<a name="l2113"><span class="ln">2113 </span></a>    <span class="s2">// Sign extend by shifting left then shifting right.</span>
<a name="l2114"><span class="ln">2114 </span></a>    <span class="s1">int16x8_t b_even = vshrq_n_s16(vshlq_n_s16(b, </span><span class="s5">8</span><span class="s1">), </span><span class="s5">8</span><span class="s1">);</span>
<a name="l2115"><span class="ln">2115 </span></a>    <span class="s1">int16x8_t b_odd = vshrq_n_s16(b, </span><span class="s5">8</span><span class="s1">);</span>
<a name="l2116"><span class="ln">2116 </span></a>
<a name="l2117"><span class="ln">2117 </span></a>    <span class="s2">// multiply</span>
<a name="l2118"><span class="ln">2118 </span></a>    <span class="s1">int16x8_t prod1 = vmulq_s16(a_even, b_even);</span>
<a name="l2119"><span class="ln">2119 </span></a>    <span class="s1">int16x8_t prod2 = vmulq_s16(a_odd, b_odd);</span>
<a name="l2120"><span class="ln">2120 </span></a>
<a name="l2121"><span class="ln">2121 </span></a>    <span class="s2">// saturated add</span>
<a name="l2122"><span class="ln">2122 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vqaddq_s16(prod1, prod2));</span>
<a name="l2123"><span class="ln">2123 </span></a><span class="s1">}</span>
<a name="l2124"><span class="ln">2124 </span></a>
<a name="l2125"><span class="ln">2125 </span></a><span class="s2">// Computes the absolute difference of the 16 unsigned 8-bit integers from a</span>
<a name="l2126"><span class="ln">2126 </span></a><span class="s2">// and the 16 unsigned 8-bit integers from b.</span>
<a name="l2127"><span class="ln">2127 </span></a><span class="s2">//</span>
<a name="l2128"><span class="ln">2128 </span></a><span class="s2">// Return Value</span>
<a name="l2129"><span class="ln">2129 </span></a><span class="s2">// Sums the upper 8 differences and lower 8 differences and packs the</span>
<a name="l2130"><span class="ln">2130 </span></a><span class="s2">// resulting 2 unsigned 16-bit integers into the upper and lower 64-bit</span>
<a name="l2131"><span class="ln">2131 </span></a><span class="s2">// elements.</span>
<a name="l2132"><span class="ln">2132 </span></a><span class="s2">//</span>
<a name="l2133"><span class="ln">2133 </span></a><span class="s2">//   r0 := abs(a0 - b0) + abs(a1 - b1) +...+ abs(a7 - b7)</span>
<a name="l2134"><span class="ln">2134 </span></a><span class="s2">//   r1 := 0x0</span>
<a name="l2135"><span class="ln">2135 </span></a><span class="s2">//   r2 := 0x0</span>
<a name="l2136"><span class="ln">2136 </span></a><span class="s2">//   r3 := 0x0</span>
<a name="l2137"><span class="ln">2137 </span></a><span class="s2">//   r4 := abs(a8 - b8) + abs(a9 - b9) +...+ abs(a15 - b15)</span>
<a name="l2138"><span class="ln">2138 </span></a><span class="s2">//   r5 := 0x0</span>
<a name="l2139"><span class="ln">2139 </span></a><span class="s2">//   r6 := 0x0</span>
<a name="l2140"><span class="ln">2140 </span></a><span class="s2">//   r7 := 0x0</span>
<a name="l2141"><span class="ln">2141 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sad_epu8(__m128i a, __m128i b)</span>
<a name="l2142"><span class="ln">2142 </span></a><span class="s1">{</span>
<a name="l2143"><span class="ln">2143 </span></a>    <span class="s1">uint16x8_t t = vpaddlq_u8(vabdq_u8((uint8x16_t) a, (uint8x16_t) b));</span>
<a name="l2144"><span class="ln">2144 </span></a>    <span class="s1">uint16_t r0 = t[</span><span class="s5">0</span><span class="s1">] + t[</span><span class="s5">1</span><span class="s1">] + t[</span><span class="s5">2</span><span class="s1">] + t[</span><span class="s5">3</span><span class="s1">];</span>
<a name="l2145"><span class="ln">2145 </span></a>    <span class="s1">uint16_t r4 = t[</span><span class="s5">4</span><span class="s1">] + t[</span><span class="s5">5</span><span class="s1">] + t[</span><span class="s5">6</span><span class="s1">] + t[</span><span class="s5">7</span><span class="s1">];</span>
<a name="l2146"><span class="ln">2146 </span></a>    <span class="s1">uint16x8_t r = vsetq_lane_u16(r0, vdupq_n_u16(</span><span class="s5">0</span><span class="s1">), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2147"><span class="ln">2147 </span></a>    <span class="s0">return </span><span class="s1">(__m128i) vsetq_lane_u16(r4, r, </span><span class="s5">4</span><span class="s1">);</span>
<a name="l2148"><span class="ln">2148 </span></a><span class="s1">}</span>
<a name="l2149"><span class="ln">2149 </span></a>
<a name="l2150"><span class="ln">2150 </span></a><span class="s2">// Divides the four single-precision, floating-point values of a and b.</span>
<a name="l2151"><span class="ln">2151 </span></a><span class="s2">//</span>
<a name="l2152"><span class="ln">2152 </span></a><span class="s2">//   r0 := a0 / b0</span>
<a name="l2153"><span class="ln">2153 </span></a><span class="s2">//   r1 := a1 / b1</span>
<a name="l2154"><span class="ln">2154 </span></a><span class="s2">//   r2 := a2 / b2</span>
<a name="l2155"><span class="ln">2155 </span></a><span class="s2">//   r3 := a3 / b3</span>
<a name="l2156"><span class="ln">2156 </span></a><span class="s2">//</span>
<a name="l2157"><span class="ln">2157 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/edaw8147(v=vs.100).aspx</span>
<a name="l2158"><span class="ln">2158 </span></a><span class="s1">FORCE_INLINE __m128 _mm_div_ps(__m128 a, __m128 b)</span>
<a name="l2159"><span class="ln">2159 </span></a><span class="s1">{</span>
<a name="l2160"><span class="ln">2160 </span></a>    <span class="s1">float32x4_t recip0 = vrecpeq_f32(vreinterpretq_f32_m128(b));</span>
<a name="l2161"><span class="ln">2161 </span></a>    <span class="s1">float32x4_t recip1 =</span>
<a name="l2162"><span class="ln">2162 </span></a>        <span class="s1">vmulq_f32(recip0, vrecpsq_f32(recip0, vreinterpretq_f32_m128(b)));</span>
<a name="l2163"><span class="ln">2163 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vmulq_f32(vreinterpretq_f32_m128(a), recip1));</span>
<a name="l2164"><span class="ln">2164 </span></a><span class="s1">}</span>
<a name="l2165"><span class="ln">2165 </span></a>
<a name="l2166"><span class="ln">2166 </span></a><span class="s2">// Divides the scalar single-precision floating point value of a by b.</span>
<a name="l2167"><span class="ln">2167 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/4y73xa49(v=vs.100).aspx</span>
<a name="l2168"><span class="ln">2168 </span></a><span class="s1">FORCE_INLINE __m128 _mm_div_ss(__m128 a, __m128 b)</span>
<a name="l2169"><span class="ln">2169 </span></a><span class="s1">{</span>
<a name="l2170"><span class="ln">2170 </span></a>    <span class="s1">float32_t value =</span>
<a name="l2171"><span class="ln">2171 </span></a>        <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(_mm_div_ps(a, b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2172"><span class="ln">2172 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2173"><span class="ln">2173 </span></a>        <span class="s1">vsetq_lane_f32(value, vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l2174"><span class="ln">2174 </span></a><span class="s1">}</span>
<a name="l2175"><span class="ln">2175 </span></a>
<a name="l2176"><span class="ln">2176 </span></a><span class="s2">// This version does additional iterations to improve accuracy.  Between 1 and 4</span>
<a name="l2177"><span class="ln">2177 </span></a><span class="s2">// recommended. Computes the approximations of reciprocals of the four</span>
<a name="l2178"><span class="ln">2178 </span></a><span class="s2">// single-precision, floating-point values of a.</span>
<a name="l2179"><span class="ln">2179 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/796k1tty(v=vs.100).aspx</span>
<a name="l2180"><span class="ln">2180 </span></a><span class="s1">FORCE_INLINE __m128 recipq_newton(__m128 in, </span><span class="s0">int </span><span class="s1">n)</span>
<a name="l2181"><span class="ln">2181 </span></a><span class="s1">{</span>
<a name="l2182"><span class="ln">2182 </span></a>    <span class="s0">int </span><span class="s1">i;</span>
<a name="l2183"><span class="ln">2183 </span></a>    <span class="s1">float32x4_t recip = vrecpeq_f32(vreinterpretq_f32_m128(in));</span>
<a name="l2184"><span class="ln">2184 </span></a>    <span class="s0">for </span><span class="s1">(i = </span><span class="s5">0</span><span class="s1">; i &lt; n; ++i) {</span>
<a name="l2185"><span class="ln">2185 </span></a>        <span class="s1">recip =</span>
<a name="l2186"><span class="ln">2186 </span></a>            <span class="s1">vmulq_f32(recip, vrecpsq_f32(recip, vreinterpretq_f32_m128(in)));</span>
<a name="l2187"><span class="ln">2187 </span></a>    <span class="s1">}</span>
<a name="l2188"><span class="ln">2188 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(recip);</span>
<a name="l2189"><span class="ln">2189 </span></a><span class="s1">}</span>
<a name="l2190"><span class="ln">2190 </span></a>
<a name="l2191"><span class="ln">2191 </span></a><span class="s2">// Computes the approximations of reciprocals of the four single-precision,</span>
<a name="l2192"><span class="ln">2192 </span></a><span class="s2">// floating-point values of a.</span>
<a name="l2193"><span class="ln">2193 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/796k1tty(v=vs.100).aspx</span>
<a name="l2194"><span class="ln">2194 </span></a><span class="s1">FORCE_INLINE __m128 _mm_rcp_ps(__m128 in)</span>
<a name="l2195"><span class="ln">2195 </span></a><span class="s1">{</span>
<a name="l2196"><span class="ln">2196 </span></a>    <span class="s1">float32x4_t recip = vrecpeq_f32(vreinterpretq_f32_m128(in));</span>
<a name="l2197"><span class="ln">2197 </span></a>    <span class="s1">recip = vmulq_f32(recip, vrecpsq_f32(recip, vreinterpretq_f32_m128(in)));</span>
<a name="l2198"><span class="ln">2198 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(recip);</span>
<a name="l2199"><span class="ln">2199 </span></a><span class="s1">}</span>
<a name="l2200"><span class="ln">2200 </span></a>
<a name="l2201"><span class="ln">2201 </span></a><span class="s2">// Computes the approximations of square roots of the four single-precision,</span>
<a name="l2202"><span class="ln">2202 </span></a><span class="s2">// floating-point values of a. First computes reciprocal square roots and then</span>
<a name="l2203"><span class="ln">2203 </span></a><span class="s2">// reciprocals of the four values.</span>
<a name="l2204"><span class="ln">2204 </span></a><span class="s2">//</span>
<a name="l2205"><span class="ln">2205 </span></a><span class="s2">//   r0 := sqrt(a0)</span>
<a name="l2206"><span class="ln">2206 </span></a><span class="s2">//   r1 := sqrt(a1)</span>
<a name="l2207"><span class="ln">2207 </span></a><span class="s2">//   r2 := sqrt(a2)</span>
<a name="l2208"><span class="ln">2208 </span></a><span class="s2">//   r3 := sqrt(a3)</span>
<a name="l2209"><span class="ln">2209 </span></a><span class="s2">//</span>
<a name="l2210"><span class="ln">2210 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/8z67bwwk(v=vs.100).aspx</span>
<a name="l2211"><span class="ln">2211 </span></a><span class="s1">FORCE_INLINE __m128 _mm_sqrt_ps(__m128 in)</span>
<a name="l2212"><span class="ln">2212 </span></a><span class="s1">{</span>
<a name="l2213"><span class="ln">2213 </span></a>    <span class="s1">float32x4_t recipsq = vrsqrteq_f32(vreinterpretq_f32_m128(in));</span>
<a name="l2214"><span class="ln">2214 </span></a>    <span class="s1">float32x4_t sq = vrecpeq_f32(recipsq);</span>
<a name="l2215"><span class="ln">2215 </span></a>    <span class="s2">// ??? use step versions of both sqrt and recip for better accuracy?</span>
<a name="l2216"><span class="ln">2216 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(sq);</span>
<a name="l2217"><span class="ln">2217 </span></a><span class="s1">}</span>
<a name="l2218"><span class="ln">2218 </span></a>
<a name="l2219"><span class="ln">2219 </span></a><span class="s2">// Computes the approximation of the square root of the scalar single-precision</span>
<a name="l2220"><span class="ln">2220 </span></a><span class="s2">// floating point value of in.</span>
<a name="l2221"><span class="ln">2221 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ahfsc22d(v=vs.100).aspx</span>
<a name="l2222"><span class="ln">2222 </span></a><span class="s1">FORCE_INLINE __m128 _mm_sqrt_ss(__m128 in)</span>
<a name="l2223"><span class="ln">2223 </span></a><span class="s1">{</span>
<a name="l2224"><span class="ln">2224 </span></a>    <span class="s1">float32_t value =</span>
<a name="l2225"><span class="ln">2225 </span></a>        <span class="s1">vgetq_lane_f32(vreinterpretq_f32_m128(_mm_sqrt_ps(in)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2226"><span class="ln">2226 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2227"><span class="ln">2227 </span></a>        <span class="s1">vsetq_lane_f32(value, vreinterpretq_f32_m128(in), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l2228"><span class="ln">2228 </span></a><span class="s1">}</span>
<a name="l2229"><span class="ln">2229 </span></a>
<a name="l2230"><span class="ln">2230 </span></a><span class="s2">// Computes the approximations of the reciprocal square roots of the four</span>
<a name="l2231"><span class="ln">2231 </span></a><span class="s2">// single-precision floating point values of in.</span>
<a name="l2232"><span class="ln">2232 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/22hfsh53(v=vs.100).aspx</span>
<a name="l2233"><span class="ln">2233 </span></a><span class="s1">FORCE_INLINE __m128 _mm_rsqrt_ps(__m128 in)</span>
<a name="l2234"><span class="ln">2234 </span></a><span class="s1">{</span>
<a name="l2235"><span class="ln">2235 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vrsqrteq_f32(vreinterpretq_f32_m128(in)));</span>
<a name="l2236"><span class="ln">2236 </span></a><span class="s1">}</span>
<a name="l2237"><span class="ln">2237 </span></a>
<a name="l2238"><span class="ln">2238 </span></a><span class="s2">// Computes the maximums of the four single-precision, floating-point values of</span>
<a name="l2239"><span class="ln">2239 </span></a><span class="s2">// a and b.</span>
<a name="l2240"><span class="ln">2240 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/ff5d607a(v=vs.100).aspx</span>
<a name="l2241"><span class="ln">2241 </span></a><span class="s1">FORCE_INLINE __m128 _mm_max_ps(__m128 a, __m128 b)</span>
<a name="l2242"><span class="ln">2242 </span></a><span class="s1">{</span>
<a name="l2243"><span class="ln">2243 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2244"><span class="ln">2244 </span></a>        <span class="s1">vmaxq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2245"><span class="ln">2245 </span></a><span class="s1">}</span>
<a name="l2246"><span class="ln">2246 </span></a>
<a name="l2247"><span class="ln">2247 </span></a><span class="s2">// Computes the minima of the four single-precision, floating-point values of a</span>
<a name="l2248"><span class="ln">2248 </span></a><span class="s2">// and b.</span>
<a name="l2249"><span class="ln">2249 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/wh13kadz(v=vs.100).aspx</span>
<a name="l2250"><span class="ln">2250 </span></a><span class="s1">FORCE_INLINE __m128 _mm_min_ps(__m128 a, __m128 b)</span>
<a name="l2251"><span class="ln">2251 </span></a><span class="s1">{</span>
<a name="l2252"><span class="ln">2252 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2253"><span class="ln">2253 </span></a>        <span class="s1">vminq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2254"><span class="ln">2254 </span></a><span class="s1">}</span>
<a name="l2255"><span class="ln">2255 </span></a>
<a name="l2256"><span class="ln">2256 </span></a><span class="s2">// Computes the maximum of the two lower scalar single-precision floating point</span>
<a name="l2257"><span class="ln">2257 </span></a><span class="s2">// values of a and b.</span>
<a name="l2258"><span class="ln">2258 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/s6db5esz(v=vs.100).aspx</span>
<a name="l2259"><span class="ln">2259 </span></a><span class="s1">FORCE_INLINE __m128 _mm_max_ss(__m128 a, __m128 b)</span>
<a name="l2260"><span class="ln">2260 </span></a><span class="s1">{</span>
<a name="l2261"><span class="ln">2261 </span></a>    <span class="s1">float32_t value = vgetq_lane_f32(</span>
<a name="l2262"><span class="ln">2262 </span></a>        <span class="s1">vmaxq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2263"><span class="ln">2263 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2264"><span class="ln">2264 </span></a>        <span class="s1">vsetq_lane_f32(value, vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l2265"><span class="ln">2265 </span></a><span class="s1">}</span>
<a name="l2266"><span class="ln">2266 </span></a>
<a name="l2267"><span class="ln">2267 </span></a><span class="s2">// Computes the minimum of the two lower scalar single-precision floating point</span>
<a name="l2268"><span class="ln">2268 </span></a><span class="s2">// values of a and b.</span>
<a name="l2269"><span class="ln">2269 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/0a9y7xaa(v=vs.100).aspx</span>
<a name="l2270"><span class="ln">2270 </span></a><span class="s1">FORCE_INLINE __m128 _mm_min_ss(__m128 a, __m128 b)</span>
<a name="l2271"><span class="ln">2271 </span></a><span class="s1">{</span>
<a name="l2272"><span class="ln">2272 </span></a>    <span class="s1">float32_t value = vgetq_lane_f32(</span>
<a name="l2273"><span class="ln">2273 </span></a>        <span class="s1">vminq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2274"><span class="ln">2274 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2275"><span class="ln">2275 </span></a>        <span class="s1">vsetq_lane_f32(value, vreinterpretq_f32_m128(a), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l2276"><span class="ln">2276 </span></a><span class="s1">}</span>
<a name="l2277"><span class="ln">2277 </span></a>
<a name="l2278"><span class="ln">2278 </span></a><span class="s2">// Computes the pairwise maxima of the 16 unsigned 8-bit integers from a and the</span>
<a name="l2279"><span class="ln">2279 </span></a><span class="s2">// 16 unsigned 8-bit integers from b.</span>
<a name="l2280"><span class="ln">2280 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/st6634za(v=vs.100).aspx</span>
<a name="l2281"><span class="ln">2281 </span></a><span class="s1">FORCE_INLINE __m128i _mm_max_epu8(__m128i a, __m128i b)</span>
<a name="l2282"><span class="ln">2282 </span></a><span class="s1">{</span>
<a name="l2283"><span class="ln">2283 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l2284"><span class="ln">2284 </span></a>        <span class="s1">vmaxq_u8(vreinterpretq_u8_m128i(a), vreinterpretq_u8_m128i(b)));</span>
<a name="l2285"><span class="ln">2285 </span></a><span class="s1">}</span>
<a name="l2286"><span class="ln">2286 </span></a>
<a name="l2287"><span class="ln">2287 </span></a><span class="s2">// Computes the pairwise minima of the 16 unsigned 8-bit integers from a and the</span>
<a name="l2288"><span class="ln">2288 </span></a><span class="s2">// 16 unsigned 8-bit integers from b.</span>
<a name="l2289"><span class="ln">2289 </span></a><span class="s2">// https://msdn.microsoft.com/ko-kr/library/17k8cf58(v=vs.100).aspxx</span>
<a name="l2290"><span class="ln">2290 </span></a><span class="s1">FORCE_INLINE __m128i _mm_min_epu8(__m128i a, __m128i b)</span>
<a name="l2291"><span class="ln">2291 </span></a><span class="s1">{</span>
<a name="l2292"><span class="ln">2292 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l2293"><span class="ln">2293 </span></a>        <span class="s1">vminq_u8(vreinterpretq_u8_m128i(a), vreinterpretq_u8_m128i(b)));</span>
<a name="l2294"><span class="ln">2294 </span></a><span class="s1">}</span>
<a name="l2295"><span class="ln">2295 </span></a>
<a name="l2296"><span class="ln">2296 </span></a><span class="s2">// Computes the pairwise minima of the 8 signed 16-bit integers from a and the 8</span>
<a name="l2297"><span class="ln">2297 </span></a><span class="s2">// signed 16-bit integers from b.</span>
<a name="l2298"><span class="ln">2298 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/6te997ew(v=vs.100).aspx</span>
<a name="l2299"><span class="ln">2299 </span></a><span class="s1">FORCE_INLINE __m128i _mm_min_epi16(__m128i a, __m128i b)</span>
<a name="l2300"><span class="ln">2300 </span></a><span class="s1">{</span>
<a name="l2301"><span class="ln">2301 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l2302"><span class="ln">2302 </span></a>        <span class="s1">vminq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l2303"><span class="ln">2303 </span></a><span class="s1">}</span>
<a name="l2304"><span class="ln">2304 </span></a>
<a name="l2305"><span class="ln">2305 </span></a><span class="s2">// Computes the pairwise maxima of the 8 signed 16-bit integers from a and the 8</span>
<a name="l2306"><span class="ln">2306 </span></a><span class="s2">// signed 16-bit integers from b.</span>
<a name="l2307"><span class="ln">2307 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/LIBRary/3x060h7c(v=vs.100).aspx</span>
<a name="l2308"><span class="ln">2308 </span></a><span class="s1">FORCE_INLINE __m128i _mm_max_epi16(__m128i a, __m128i b)</span>
<a name="l2309"><span class="ln">2309 </span></a><span class="s1">{</span>
<a name="l2310"><span class="ln">2310 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l2311"><span class="ln">2311 </span></a>        <span class="s1">vmaxq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l2312"><span class="ln">2312 </span></a><span class="s1">}</span>
<a name="l2313"><span class="ln">2313 </span></a>
<a name="l2314"><span class="ln">2314 </span></a><span class="s2">// epi versions of min/max</span>
<a name="l2315"><span class="ln">2315 </span></a><span class="s2">// Computes the pariwise maximums of the four signed 32-bit integer values of a</span>
<a name="l2316"><span class="ln">2316 </span></a><span class="s2">// and b.</span>
<a name="l2317"><span class="ln">2317 </span></a><span class="s2">//</span>
<a name="l2318"><span class="ln">2318 </span></a><span class="s2">// A 128-bit parameter that can be defined with the following equations:</span>
<a name="l2319"><span class="ln">2319 </span></a><span class="s2">//   r0 := (a0 &gt; b0) ? a0 : b0</span>
<a name="l2320"><span class="ln">2320 </span></a><span class="s2">//   r1 := (a1 &gt; b1) ? a1 : b1</span>
<a name="l2321"><span class="ln">2321 </span></a><span class="s2">//   r2 := (a2 &gt; b2) ? a2 : b2</span>
<a name="l2322"><span class="ln">2322 </span></a><span class="s2">//   r3 := (a3 &gt; b3) ? a3 : b3</span>
<a name="l2323"><span class="ln">2323 </span></a><span class="s2">//</span>
<a name="l2324"><span class="ln">2324 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/bb514055(v=vs.100).aspx</span>
<a name="l2325"><span class="ln">2325 </span></a><span class="s1">FORCE_INLINE __m128i _mm_max_epi32(__m128i a, __m128i b)</span>
<a name="l2326"><span class="ln">2326 </span></a><span class="s1">{</span>
<a name="l2327"><span class="ln">2327 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l2328"><span class="ln">2328 </span></a>        <span class="s1">vmaxq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2329"><span class="ln">2329 </span></a><span class="s1">}</span>
<a name="l2330"><span class="ln">2330 </span></a>
<a name="l2331"><span class="ln">2331 </span></a><span class="s2">// Computes the pariwise minima of the four signed 32-bit integer values of a</span>
<a name="l2332"><span class="ln">2332 </span></a><span class="s2">// and b.</span>
<a name="l2333"><span class="ln">2333 </span></a><span class="s2">//</span>
<a name="l2334"><span class="ln">2334 </span></a><span class="s2">// A 128-bit parameter that can be defined with the following equations:</span>
<a name="l2335"><span class="ln">2335 </span></a><span class="s2">//   r0 := (a0 &lt; b0) ? a0 : b0</span>
<a name="l2336"><span class="ln">2336 </span></a><span class="s2">//   r1 := (a1 &lt; b1) ? a1 : b1</span>
<a name="l2337"><span class="ln">2337 </span></a><span class="s2">//   r2 := (a2 &lt; b2) ? a2 : b2</span>
<a name="l2338"><span class="ln">2338 </span></a><span class="s2">//   r3 := (a3 &lt; b3) ? a3 : b3</span>
<a name="l2339"><span class="ln">2339 </span></a><span class="s2">//</span>
<a name="l2340"><span class="ln">2340 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/bb531476(v=vs.100).aspx</span>
<a name="l2341"><span class="ln">2341 </span></a><span class="s1">FORCE_INLINE __m128i _mm_min_epi32(__m128i a, __m128i b)</span>
<a name="l2342"><span class="ln">2342 </span></a><span class="s1">{</span>
<a name="l2343"><span class="ln">2343 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l2344"><span class="ln">2344 </span></a>        <span class="s1">vminq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2345"><span class="ln">2345 </span></a><span class="s1">}</span>
<a name="l2346"><span class="ln">2346 </span></a>
<a name="l2347"><span class="ln">2347 </span></a><span class="s2">// Multiplies the 8 signed 16-bit integers from a by the 8 signed 16-bit</span>
<a name="l2348"><span class="ln">2348 </span></a><span class="s2">// integers from b.</span>
<a name="l2349"><span class="ln">2349 </span></a><span class="s2">//</span>
<a name="l2350"><span class="ln">2350 </span></a><span class="s2">//   r0 := (a0 * b0)[31:16]</span>
<a name="l2351"><span class="ln">2351 </span></a><span class="s2">//   r1 := (a1 * b1)[31:16]</span>
<a name="l2352"><span class="ln">2352 </span></a><span class="s2">//   ...</span>
<a name="l2353"><span class="ln">2353 </span></a><span class="s2">//   r7 := (a7 * b7)[31:16]</span>
<a name="l2354"><span class="ln">2354 </span></a><span class="s2">//</span>
<a name="l2355"><span class="ln">2355 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/59hddw1d(v=vs.100).aspx</span>
<a name="l2356"><span class="ln">2356 </span></a><span class="s1">FORCE_INLINE __m128i _mm_mulhi_epi16(__m128i a, __m128i b)</span>
<a name="l2357"><span class="ln">2357 </span></a><span class="s1">{</span>
<a name="l2358"><span class="ln">2358 </span></a>    <span class="s2">/* FIXME: issue with large values because of result saturation */</span>
<a name="l2359"><span class="ln">2359 </span></a>    <span class="s2">// int16x8_t ret = vqdmulhq_s16(vreinterpretq_s16_m128i(a),</span>
<a name="l2360"><span class="ln">2360 </span></a>    <span class="s2">// vreinterpretq_s16_m128i(b)); /* =2*a*b */ return</span>
<a name="l2361"><span class="ln">2361 </span></a>    <span class="s2">// vreinterpretq_m128i_s16(vshrq_n_s16(ret, 1));</span>
<a name="l2362"><span class="ln">2362 </span></a>    <span class="s1">int16x4_t a3210 = vget_low_s16(vreinterpretq_s16_m128i(a));</span>
<a name="l2363"><span class="ln">2363 </span></a>    <span class="s1">int16x4_t b3210 = vget_low_s16(vreinterpretq_s16_m128i(b));</span>
<a name="l2364"><span class="ln">2364 </span></a>    <span class="s1">int32x4_t ab3210 = vmull_s16(a3210, b3210); </span><span class="s2">/* 3333222211110000 */</span>
<a name="l2365"><span class="ln">2365 </span></a>    <span class="s1">int16x4_t a7654 = vget_high_s16(vreinterpretq_s16_m128i(a));</span>
<a name="l2366"><span class="ln">2366 </span></a>    <span class="s1">int16x4_t b7654 = vget_high_s16(vreinterpretq_s16_m128i(b));</span>
<a name="l2367"><span class="ln">2367 </span></a>    <span class="s1">int32x4_t ab7654 = vmull_s16(a7654, b7654); </span><span class="s2">/* 7777666655554444 */</span>
<a name="l2368"><span class="ln">2368 </span></a>    <span class="s1">uint16x8x2_t r =</span>
<a name="l2369"><span class="ln">2369 </span></a>        <span class="s1">vuzpq_u16(vreinterpretq_u16_s32(ab3210), vreinterpretq_u16_s32(ab7654));</span>
<a name="l2370"><span class="ln">2370 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(r.val[</span><span class="s5">1</span><span class="s1">]);</span>
<a name="l2371"><span class="ln">2371 </span></a><span class="s1">}</span>
<a name="l2372"><span class="ln">2372 </span></a>
<a name="l2373"><span class="ln">2373 </span></a><span class="s2">// Computes pairwise add of each argument as single-precision, floating-point</span>
<a name="l2374"><span class="ln">2374 </span></a><span class="s2">// values a and b.</span>
<a name="l2375"><span class="ln">2375 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/yd9wecaa.aspx</span>
<a name="l2376"><span class="ln">2376 </span></a><span class="s1">FORCE_INLINE __m128 _mm_hadd_ps(__m128 a, __m128 b)</span>
<a name="l2377"><span class="ln">2377 </span></a><span class="s1">{</span>
<a name="l2378"><span class="ln">2378 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l2379"><span class="ln">2379 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vpaddq_f32(</span>
<a name="l2380"><span class="ln">2380 </span></a>        <span class="s1">vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));  </span><span class="s2">// AArch64</span>
<a name="l2381"><span class="ln">2381 </span></a><span class="s0">#else</span>
<a name="l2382"><span class="ln">2382 </span></a>    <span class="s1">float32x2_t a10 = vget_low_f32(vreinterpretq_f32_m128(a));</span>
<a name="l2383"><span class="ln">2383 </span></a>    <span class="s1">float32x2_t a32 = vget_high_f32(vreinterpretq_f32_m128(a));</span>
<a name="l2384"><span class="ln">2384 </span></a>    <span class="s1">float32x2_t b10 = vget_low_f32(vreinterpretq_f32_m128(b));</span>
<a name="l2385"><span class="ln">2385 </span></a>    <span class="s1">float32x2_t b32 = vget_high_f32(vreinterpretq_f32_m128(b));</span>
<a name="l2386"><span class="ln">2386 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(</span>
<a name="l2387"><span class="ln">2387 </span></a>        <span class="s1">vcombine_f32(vpadd_f32(a10, a32), vpadd_f32(b10, b32)));</span>
<a name="l2388"><span class="ln">2388 </span></a><span class="s0">#endif</span>
<a name="l2389"><span class="ln">2389 </span></a><span class="s1">}</span>
<a name="l2390"><span class="ln">2390 </span></a>
<a name="l2391"><span class="ln">2391 </span></a><span class="s2">// Computes pairwise add of each argument as a 16-bit signed or unsigned integer</span>
<a name="l2392"><span class="ln">2392 </span></a><span class="s2">// values a and b.</span>
<a name="l2393"><span class="ln">2393 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hadd_epi16(__m128i _a, __m128i _b)</span>
<a name="l2394"><span class="ln">2394 </span></a><span class="s1">{</span>
<a name="l2395"><span class="ln">2395 </span></a>    <span class="s1">int16x8_t a = vreinterpretq_s16_m128i(_a);</span>
<a name="l2396"><span class="ln">2396 </span></a>    <span class="s1">int16x8_t b = vreinterpretq_s16_m128i(_b);</span>
<a name="l2397"><span class="ln">2397 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l2398"><span class="ln">2398 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vpaddq_s16(a, b));</span>
<a name="l2399"><span class="ln">2399 </span></a><span class="s0">#else</span>
<a name="l2400"><span class="ln">2400 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l2401"><span class="ln">2401 </span></a>       <span class="s1">vcombine_s16(</span>
<a name="l2402"><span class="ln">2402 </span></a>          <span class="s1">vpadd_s16(vget_low_s16(a), vget_high_s16(a)),</span>
<a name="l2403"><span class="ln">2403 </span></a>          <span class="s1">vpadd_s16(vget_low_s16(b), vget_high_s16(b))</span>
<a name="l2404"><span class="ln">2404 </span></a>       <span class="s1">)</span>
<a name="l2405"><span class="ln">2405 </span></a>    <span class="s1">);</span>
<a name="l2406"><span class="ln">2406 </span></a><span class="s0">#endif</span>
<a name="l2407"><span class="ln">2407 </span></a><span class="s1">}</span>
<a name="l2408"><span class="ln">2408 </span></a>
<a name="l2409"><span class="ln">2409 </span></a><span class="s2">// Computes pairwise difference of each argument as a 16-bit signed or unsigned integer</span>
<a name="l2410"><span class="ln">2410 </span></a><span class="s2">// values a and b.</span>
<a name="l2411"><span class="ln">2411 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hsub_epi16(__m128i _a, __m128i _b)</span>
<a name="l2412"><span class="ln">2412 </span></a><span class="s1">{</span>
<a name="l2413"><span class="ln">2413 </span></a>    <span class="s1">int32x4_t a = vreinterpretq_s32_m128i(_a);</span>
<a name="l2414"><span class="ln">2414 </span></a>    <span class="s1">int32x4_t b = vreinterpretq_s32_m128i(_b);</span>
<a name="l2415"><span class="ln">2415 </span></a>    <span class="s2">// Interleave using vshrn/vmovn</span>
<a name="l2416"><span class="ln">2416 </span></a>    <span class="s2">// [a0|a2|a4|a6|b0|b2|b4|b6]</span>
<a name="l2417"><span class="ln">2417 </span></a>    <span class="s2">// [a1|a3|a5|a7|b1|b3|b5|b7]</span>
<a name="l2418"><span class="ln">2418 </span></a>    <span class="s1">int16x8_t ab0246 = vcombine_s16(vmovn_s32(a), vmovn_s32(b));</span>
<a name="l2419"><span class="ln">2419 </span></a>    <span class="s1">int16x8_t ab1357 = vcombine_s16(vshrn_n_s32(a, </span><span class="s5">16</span><span class="s1">), vshrn_n_s32(b, </span><span class="s5">16</span><span class="s1">));</span>
<a name="l2420"><span class="ln">2420 </span></a>    <span class="s2">// Subtract</span>
<a name="l2421"><span class="ln">2421 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vsubq_s16(ab0246, ab1357));</span>
<a name="l2422"><span class="ln">2422 </span></a><span class="s1">}</span>
<a name="l2423"><span class="ln">2423 </span></a>
<a name="l2424"><span class="ln">2424 </span></a><span class="s2">// Computes saturated pairwise sub of each argument as a 16-bit signed</span>
<a name="l2425"><span class="ln">2425 </span></a><span class="s2">// integer values a and b.</span>
<a name="l2426"><span class="ln">2426 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hadds_epi16(__m128i _a, __m128i _b)</span>
<a name="l2427"><span class="ln">2427 </span></a><span class="s1">{</span>
<a name="l2428"><span class="ln">2428 </span></a>    <span class="s1">int32x4_t a = vreinterpretq_s32_m128i(_a);</span>
<a name="l2429"><span class="ln">2429 </span></a>    <span class="s1">int32x4_t b = vreinterpretq_s32_m128i(_b);</span>
<a name="l2430"><span class="ln">2430 </span></a>    <span class="s2">// Interleave using vshrn/vmovn</span>
<a name="l2431"><span class="ln">2431 </span></a>    <span class="s2">// [a0|a2|a4|a6|b0|b2|b4|b6]</span>
<a name="l2432"><span class="ln">2432 </span></a>    <span class="s2">// [a1|a3|a5|a7|b1|b3|b5|b7]</span>
<a name="l2433"><span class="ln">2433 </span></a>    <span class="s1">int16x8_t ab0246 = vcombine_s16(vmovn_s32(a), vmovn_s32(b));</span>
<a name="l2434"><span class="ln">2434 </span></a>    <span class="s1">int16x8_t ab1357 = vcombine_s16(vshrn_n_s32(a, </span><span class="s5">16</span><span class="s1">), vshrn_n_s32(b, </span><span class="s5">16</span><span class="s1">));</span>
<a name="l2435"><span class="ln">2435 </span></a>    <span class="s2">// Saturated add</span>
<a name="l2436"><span class="ln">2436 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vqaddq_s16(ab0246, ab1357));</span>
<a name="l2437"><span class="ln">2437 </span></a><span class="s1">}</span>
<a name="l2438"><span class="ln">2438 </span></a>
<a name="l2439"><span class="ln">2439 </span></a><span class="s2">// Computes saturated pairwise difference of each argument as a 16-bit signed</span>
<a name="l2440"><span class="ln">2440 </span></a><span class="s2">// integer values a and b.</span>
<a name="l2441"><span class="ln">2441 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hsubs_epi16(__m128i _a, __m128i _b)</span>
<a name="l2442"><span class="ln">2442 </span></a><span class="s1">{</span>
<a name="l2443"><span class="ln">2443 </span></a>    <span class="s1">int32x4_t a = vreinterpretq_s32_m128i(_a);</span>
<a name="l2444"><span class="ln">2444 </span></a>    <span class="s1">int32x4_t b = vreinterpretq_s32_m128i(_b);</span>
<a name="l2445"><span class="ln">2445 </span></a>    <span class="s2">// Interleave using vshrn/vmovn</span>
<a name="l2446"><span class="ln">2446 </span></a>    <span class="s2">// [a0|a2|a4|a6|b0|b2|b4|b6]</span>
<a name="l2447"><span class="ln">2447 </span></a>    <span class="s2">// [a1|a3|a5|a7|b1|b3|b5|b7]</span>
<a name="l2448"><span class="ln">2448 </span></a>    <span class="s1">int16x8_t ab0246 = vcombine_s16(vmovn_s32(a), vmovn_s32(b));</span>
<a name="l2449"><span class="ln">2449 </span></a>    <span class="s1">int16x8_t ab1357 = vcombine_s16(vshrn_n_s32(a, </span><span class="s5">16</span><span class="s1">), vshrn_n_s32(b, </span><span class="s5">16</span><span class="s1">));</span>
<a name="l2450"><span class="ln">2450 </span></a>    <span class="s2">// Saturated subtract</span>
<a name="l2451"><span class="ln">2451 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vqsubq_s16(ab0246, ab1357));</span>
<a name="l2452"><span class="ln">2452 </span></a><span class="s1">}</span>
<a name="l2453"><span class="ln">2453 </span></a>
<a name="l2454"><span class="ln">2454 </span></a><span class="s2">// Computes pairwise add of each argument as a 32-bit signed or unsigned integer</span>
<a name="l2455"><span class="ln">2455 </span></a><span class="s2">// values a and b.</span>
<a name="l2456"><span class="ln">2456 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hadd_epi32(__m128i _a, __m128i _b)</span>
<a name="l2457"><span class="ln">2457 </span></a><span class="s1">{</span>
<a name="l2458"><span class="ln">2458 </span></a>    <span class="s1">int32x4_t a = vreinterpretq_s32_m128i(_a);</span>
<a name="l2459"><span class="ln">2459 </span></a>    <span class="s1">int32x4_t b = vreinterpretq_s32_m128i(_b);</span>
<a name="l2460"><span class="ln">2460 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l2461"><span class="ln">2461 </span></a>       <span class="s1">vcombine_s32(</span>
<a name="l2462"><span class="ln">2462 </span></a>          <span class="s1">vpadd_s32(vget_low_s32(a), vget_high_s32(a)),</span>
<a name="l2463"><span class="ln">2463 </span></a>          <span class="s1">vpadd_s32(vget_low_s32(b), vget_high_s32(b))</span>
<a name="l2464"><span class="ln">2464 </span></a>       <span class="s1">)</span>
<a name="l2465"><span class="ln">2465 </span></a>    <span class="s1">);</span>
<a name="l2466"><span class="ln">2466 </span></a><span class="s1">}</span>
<a name="l2467"><span class="ln">2467 </span></a>
<a name="l2468"><span class="ln">2468 </span></a><span class="s2">// Computes pairwise difference of each argument as a 32-bit signed or unsigned integer</span>
<a name="l2469"><span class="ln">2469 </span></a><span class="s2">// values a and b.</span>
<a name="l2470"><span class="ln">2470 </span></a><span class="s1">FORCE_INLINE __m128i _mm_hsub_epi32(__m128i _a, __m128i _b)</span>
<a name="l2471"><span class="ln">2471 </span></a><span class="s1">{</span>
<a name="l2472"><span class="ln">2472 </span></a>    <span class="s1">int64x2_t a = vreinterpretq_s64_m128i(_a);</span>
<a name="l2473"><span class="ln">2473 </span></a>    <span class="s1">int64x2_t b = vreinterpretq_s64_m128i(_b);</span>
<a name="l2474"><span class="ln">2474 </span></a>    <span class="s2">// Interleave using vshrn/vmovn</span>
<a name="l2475"><span class="ln">2475 </span></a>    <span class="s2">// [a0|a2|b0|b2]</span>
<a name="l2476"><span class="ln">2476 </span></a>    <span class="s2">// [a1|a2|b1|b3]</span>
<a name="l2477"><span class="ln">2477 </span></a>    <span class="s1">int32x4_t ab02 = vcombine_s32(vmovn_s64(a), vmovn_s64(b));</span>
<a name="l2478"><span class="ln">2478 </span></a>    <span class="s1">int32x4_t ab13 = vcombine_s32(vshrn_n_s64(a, </span><span class="s5">32</span><span class="s1">), vshrn_n_s64(b, </span><span class="s5">32</span><span class="s1">));</span>
<a name="l2479"><span class="ln">2479 </span></a>    <span class="s2">// Subtract</span>
<a name="l2480"><span class="ln">2480 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vsubq_s32(ab02, ab13));</span>
<a name="l2481"><span class="ln">2481 </span></a><span class="s1">}</span>
<a name="l2482"><span class="ln">2482 </span></a>
<a name="l2483"><span class="ln">2483 </span></a><span class="s2">// ******************************************</span>
<a name="l2484"><span class="ln">2484 </span></a><span class="s2">// Compare operations</span>
<a name="l2485"><span class="ln">2485 </span></a><span class="s2">// ******************************************</span>
<a name="l2486"><span class="ln">2486 </span></a>
<a name="l2487"><span class="ln">2487 </span></a><span class="s2">// Compares for less than</span>
<a name="l2488"><span class="ln">2488 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/f330yhc8(v=vs.100).aspx</span>
<a name="l2489"><span class="ln">2489 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmplt_ps(__m128 a, __m128 b)</span>
<a name="l2490"><span class="ln">2490 </span></a><span class="s1">{</span>
<a name="l2491"><span class="ln">2491 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(</span>
<a name="l2492"><span class="ln">2492 </span></a>        <span class="s1">vcltq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2493"><span class="ln">2493 </span></a><span class="s1">}</span>
<a name="l2494"><span class="ln">2494 </span></a>
<a name="l2495"><span class="ln">2495 </span></a><span class="s2">// Compares for greater than.</span>
<a name="l2496"><span class="ln">2496 </span></a><span class="s2">//</span>
<a name="l2497"><span class="ln">2497 </span></a><span class="s2">//   r0 := (a0 &gt; b0) ? 0xffffffff : 0x0</span>
<a name="l2498"><span class="ln">2498 </span></a><span class="s2">//   r1 := (a1 &gt; b1) ? 0xffffffff : 0x0</span>
<a name="l2499"><span class="ln">2499 </span></a><span class="s2">//   r2 := (a2 &gt; b2) ? 0xffffffff : 0x0</span>
<a name="l2500"><span class="ln">2500 </span></a><span class="s2">//   r3 := (a3 &gt; b3) ? 0xffffffff : 0x0</span>
<a name="l2501"><span class="ln">2501 </span></a><span class="s2">//</span>
<a name="l2502"><span class="ln">2502 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/11dy102s(v=vs.100).aspx</span>
<a name="l2503"><span class="ln">2503 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmpgt_ps(__m128 a, __m128 b)</span>
<a name="l2504"><span class="ln">2504 </span></a><span class="s1">{</span>
<a name="l2505"><span class="ln">2505 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(</span>
<a name="l2506"><span class="ln">2506 </span></a>        <span class="s1">vcgtq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2507"><span class="ln">2507 </span></a><span class="s1">}</span>
<a name="l2508"><span class="ln">2508 </span></a>
<a name="l2509"><span class="ln">2509 </span></a><span class="s2">// Compares for greater than or equal.</span>
<a name="l2510"><span class="ln">2510 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/fs813y2t(v=vs.100).aspx</span>
<a name="l2511"><span class="ln">2511 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmpge_ps(__m128 a, __m128 b)</span>
<a name="l2512"><span class="ln">2512 </span></a><span class="s1">{</span>
<a name="l2513"><span class="ln">2513 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(</span>
<a name="l2514"><span class="ln">2514 </span></a>        <span class="s1">vcgeq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2515"><span class="ln">2515 </span></a><span class="s1">}</span>
<a name="l2516"><span class="ln">2516 </span></a>
<a name="l2517"><span class="ln">2517 </span></a><span class="s2">// Compares for less than or equal.</span>
<a name="l2518"><span class="ln">2518 </span></a><span class="s2">//</span>
<a name="l2519"><span class="ln">2519 </span></a><span class="s2">//   r0 := (a0 &lt;= b0) ? 0xffffffff : 0x0</span>
<a name="l2520"><span class="ln">2520 </span></a><span class="s2">//   r1 := (a1 &lt;= b1) ? 0xffffffff : 0x0</span>
<a name="l2521"><span class="ln">2521 </span></a><span class="s2">//   r2 := (a2 &lt;= b2) ? 0xffffffff : 0x0</span>
<a name="l2522"><span class="ln">2522 </span></a><span class="s2">//   r3 := (a3 &lt;= b3) ? 0xffffffff : 0x0</span>
<a name="l2523"><span class="ln">2523 </span></a><span class="s2">//</span>
<a name="l2524"><span class="ln">2524 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/1s75w83z(v=vs.100).aspx</span>
<a name="l2525"><span class="ln">2525 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmple_ps(__m128 a, __m128 b)</span>
<a name="l2526"><span class="ln">2526 </span></a><span class="s1">{</span>
<a name="l2527"><span class="ln">2527 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(</span>
<a name="l2528"><span class="ln">2528 </span></a>        <span class="s1">vcleq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2529"><span class="ln">2529 </span></a><span class="s1">}</span>
<a name="l2530"><span class="ln">2530 </span></a>
<a name="l2531"><span class="ln">2531 </span></a><span class="s2">// Compares for equality.</span>
<a name="l2532"><span class="ln">2532 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/36aectz5(v=vs.100).aspx</span>
<a name="l2533"><span class="ln">2533 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmpeq_ps(__m128 a, __m128 b)</span>
<a name="l2534"><span class="ln">2534 </span></a><span class="s1">{</span>
<a name="l2535"><span class="ln">2535 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(</span>
<a name="l2536"><span class="ln">2536 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2537"><span class="ln">2537 </span></a><span class="s1">}</span>
<a name="l2538"><span class="ln">2538 </span></a>
<a name="l2539"><span class="ln">2539 </span></a><span class="s2">// Compares the 16 signed or unsigned 8-bit integers in a and the 16 signed or</span>
<a name="l2540"><span class="ln">2540 </span></a><span class="s2">// unsigned 8-bit integers in b for equality.</span>
<a name="l2541"><span class="ln">2541 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/windows/desktop/bz5xk21a(v=vs.90).aspx</span>
<a name="l2542"><span class="ln">2542 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpeq_epi8(__m128i a, __m128i b)</span>
<a name="l2543"><span class="ln">2543 </span></a><span class="s1">{</span>
<a name="l2544"><span class="ln">2544 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l2545"><span class="ln">2545 </span></a>        <span class="s1">vceqq_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l2546"><span class="ln">2546 </span></a><span class="s1">}</span>
<a name="l2547"><span class="ln">2547 </span></a>
<a name="l2548"><span class="ln">2548 </span></a><span class="s2">// Compares the 8 signed or unsigned 16-bit integers in a and the 8 signed or</span>
<a name="l2549"><span class="ln">2549 </span></a><span class="s2">// unsigned 16-bit integers in b for equality.</span>
<a name="l2550"><span class="ln">2550 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/2ay060te(v=vs.100).aspx</span>
<a name="l2551"><span class="ln">2551 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpeq_epi16(__m128i a, __m128i b)</span>
<a name="l2552"><span class="ln">2552 </span></a><span class="s1">{</span>
<a name="l2553"><span class="ln">2553 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l2554"><span class="ln">2554 </span></a>        <span class="s1">vceqq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l2555"><span class="ln">2555 </span></a><span class="s1">}</span>
<a name="l2556"><span class="ln">2556 </span></a>
<a name="l2557"><span class="ln">2557 </span></a><span class="s2">// Compare packed 32-bit integers in a and b for equality, and store the results</span>
<a name="l2558"><span class="ln">2558 </span></a><span class="s2">// in dst</span>
<a name="l2559"><span class="ln">2559 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpeq_epi32(__m128i a, __m128i b)</span>
<a name="l2560"><span class="ln">2560 </span></a><span class="s1">{</span>
<a name="l2561"><span class="ln">2561 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(</span>
<a name="l2562"><span class="ln">2562 </span></a>        <span class="s1">vceqq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2563"><span class="ln">2563 </span></a><span class="s1">}</span>
<a name="l2564"><span class="ln">2564 </span></a>
<a name="l2565"><span class="ln">2565 </span></a><span class="s2">// Compare packed 64-bit integers in a and b for equality, and store the results</span>
<a name="l2566"><span class="ln">2566 </span></a><span class="s2">// in dst</span>
<a name="l2567"><span class="ln">2567 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpeq_epi64(__m128i a, __m128i b)</span>
<a name="l2568"><span class="ln">2568 </span></a><span class="s1">{</span>
<a name="l2569"><span class="ln">2569 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l2570"><span class="ln">2570 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(</span>
<a name="l2571"><span class="ln">2571 </span></a>        <span class="s1">vceqq_u64(vreinterpretq_u64_m128i(a), vreinterpretq_u64_m128i(b)));</span>
<a name="l2572"><span class="ln">2572 </span></a><span class="s0">#else</span>
<a name="l2573"><span class="ln">2573 </span></a>    <span class="s2">// ARMv7 lacks vceqq_u64</span>
<a name="l2574"><span class="ln">2574 </span></a>    <span class="s2">// (a == b) -&gt; (a_lo == b_lo) &amp;&amp; (a_hi == b_hi)</span>
<a name="l2575"><span class="ln">2575 </span></a>    <span class="s1">uint32x4_t cmp = vceqq_u32(vreinterpretq_u32_m128i(a), vreinterpretq_u32_m128i(b));</span>
<a name="l2576"><span class="ln">2576 </span></a>    <span class="s1">uint32x4_t swapped = vrev64q_u32(cmp);</span>
<a name="l2577"><span class="ln">2577 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(vandq_u32(cmp, swapped));</span>
<a name="l2578"><span class="ln">2578 </span></a><span class="s0">#endif</span>
<a name="l2579"><span class="ln">2579 </span></a><span class="s1">}</span>
<a name="l2580"><span class="ln">2580 </span></a>
<a name="l2581"><span class="ln">2581 </span></a><span class="s2">// Compares the 16 signed 8-bit integers in a and the 16 signed 8-bit integers</span>
<a name="l2582"><span class="ln">2582 </span></a><span class="s2">// in b for lesser than.</span>
<a name="l2583"><span class="ln">2583 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/windows/desktop/9s46csht(v=vs.90).aspx</span>
<a name="l2584"><span class="ln">2584 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmplt_epi8(__m128i a, __m128i b)</span>
<a name="l2585"><span class="ln">2585 </span></a><span class="s1">{</span>
<a name="l2586"><span class="ln">2586 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l2587"><span class="ln">2587 </span></a>        <span class="s1">vcltq_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l2588"><span class="ln">2588 </span></a><span class="s1">}</span>
<a name="l2589"><span class="ln">2589 </span></a>
<a name="l2590"><span class="ln">2590 </span></a><span class="s2">// Compares the 16 signed 8-bit integers in a and the 16 signed 8-bit integers</span>
<a name="l2591"><span class="ln">2591 </span></a><span class="s2">// in b for greater than.</span>
<a name="l2592"><span class="ln">2592 </span></a><span class="s2">//</span>
<a name="l2593"><span class="ln">2593 </span></a><span class="s2">//   r0 := (a0 &gt; b0) ? 0xff : 0x0</span>
<a name="l2594"><span class="ln">2594 </span></a><span class="s2">//   r1 := (a1 &gt; b1) ? 0xff : 0x0</span>
<a name="l2595"><span class="ln">2595 </span></a><span class="s2">//   ...</span>
<a name="l2596"><span class="ln">2596 </span></a><span class="s2">//   r15 := (a15 &gt; b15) ? 0xff : 0x0</span>
<a name="l2597"><span class="ln">2597 </span></a><span class="s2">//</span>
<a name="l2598"><span class="ln">2598 </span></a><span class="s2">// https://msdn.microsoft.com/zh-tw/library/wf45zt2b(v=vs.100).aspx</span>
<a name="l2599"><span class="ln">2599 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpgt_epi8(__m128i a, __m128i b)</span>
<a name="l2600"><span class="ln">2600 </span></a><span class="s1">{</span>
<a name="l2601"><span class="ln">2601 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l2602"><span class="ln">2602 </span></a>        <span class="s1">vcgtq_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l2603"><span class="ln">2603 </span></a><span class="s1">}</span>
<a name="l2604"><span class="ln">2604 </span></a>
<a name="l2605"><span class="ln">2605 </span></a><span class="s2">// Compares the 8 signed 16-bit integers in a and the 8 signed 16-bit integers</span>
<a name="l2606"><span class="ln">2606 </span></a><span class="s2">// in b for less than.</span>
<a name="l2607"><span class="ln">2607 </span></a><span class="s2">//</span>
<a name="l2608"><span class="ln">2608 </span></a><span class="s2">//   r0 := (a0 &lt; b0) ? 0xffff : 0x0</span>
<a name="l2609"><span class="ln">2609 </span></a><span class="s2">//   r1 := (a1 &lt; b1) ? 0xffff : 0x0</span>
<a name="l2610"><span class="ln">2610 </span></a><span class="s2">//   ...</span>
<a name="l2611"><span class="ln">2611 </span></a><span class="s2">//   r7 := (a7 &lt; b7) ? 0xffff : 0x0</span>
<a name="l2612"><span class="ln">2612 </span></a><span class="s2">//</span>
<a name="l2613"><span class="ln">2613 </span></a><span class="s2">// https://technet.microsoft.com/en-us/library/t863edb2(v=vs.100).aspx</span>
<a name="l2614"><span class="ln">2614 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmplt_epi16(__m128i a, __m128i b)</span>
<a name="l2615"><span class="ln">2615 </span></a><span class="s1">{</span>
<a name="l2616"><span class="ln">2616 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l2617"><span class="ln">2617 </span></a>        <span class="s1">vcltq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l2618"><span class="ln">2618 </span></a><span class="s1">}</span>
<a name="l2619"><span class="ln">2619 </span></a>
<a name="l2620"><span class="ln">2620 </span></a><span class="s2">// Compares the 8 signed 16-bit integers in a and the 8 signed 16-bit integers</span>
<a name="l2621"><span class="ln">2621 </span></a><span class="s2">// in b for greater than.</span>
<a name="l2622"><span class="ln">2622 </span></a><span class="s2">//</span>
<a name="l2623"><span class="ln">2623 </span></a><span class="s2">//   r0 := (a0 &gt; b0) ? 0xffff : 0x0</span>
<a name="l2624"><span class="ln">2624 </span></a><span class="s2">//   r1 := (a1 &gt; b1) ? 0xffff : 0x0</span>
<a name="l2625"><span class="ln">2625 </span></a><span class="s2">//   ...</span>
<a name="l2626"><span class="ln">2626 </span></a><span class="s2">//   r7 := (a7 &gt; b7) ? 0xffff : 0x0</span>
<a name="l2627"><span class="ln">2627 </span></a><span class="s2">//</span>
<a name="l2628"><span class="ln">2628 </span></a><span class="s2">// https://technet.microsoft.com/en-us/library/xd43yfsa(v=vs.100).aspx</span>
<a name="l2629"><span class="ln">2629 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpgt_epi16(__m128i a, __m128i b)</span>
<a name="l2630"><span class="ln">2630 </span></a><span class="s1">{</span>
<a name="l2631"><span class="ln">2631 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l2632"><span class="ln">2632 </span></a>        <span class="s1">vcgtq_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l2633"><span class="ln">2633 </span></a><span class="s1">}</span>
<a name="l2634"><span class="ln">2634 </span></a>
<a name="l2635"><span class="ln">2635 </span></a>
<a name="l2636"><span class="ln">2636 </span></a><span class="s2">// Compares the 4 signed 32-bit integers in a and the 4 signed 32-bit integers</span>
<a name="l2637"><span class="ln">2637 </span></a><span class="s2">// in b for less than.</span>
<a name="l2638"><span class="ln">2638 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/4ak0bf5d(v=vs.100).aspx</span>
<a name="l2639"><span class="ln">2639 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmplt_epi32(__m128i a, __m128i b)</span>
<a name="l2640"><span class="ln">2640 </span></a><span class="s1">{</span>
<a name="l2641"><span class="ln">2641 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(</span>
<a name="l2642"><span class="ln">2642 </span></a>        <span class="s1">vcltq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2643"><span class="ln">2643 </span></a><span class="s1">}</span>
<a name="l2644"><span class="ln">2644 </span></a>
<a name="l2645"><span class="ln">2645 </span></a><span class="s2">// Compares the 4 signed 32-bit integers in a and the 4 signed 32-bit integers</span>
<a name="l2646"><span class="ln">2646 </span></a><span class="s2">// in b for greater than.</span>
<a name="l2647"><span class="ln">2647 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/1s9f2z0y(v=vs.100).aspx</span>
<a name="l2648"><span class="ln">2648 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpgt_epi32(__m128i a, __m128i b)</span>
<a name="l2649"><span class="ln">2649 </span></a><span class="s1">{</span>
<a name="l2650"><span class="ln">2650 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(</span>
<a name="l2651"><span class="ln">2651 </span></a>        <span class="s1">vcgtq_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l2652"><span class="ln">2652 </span></a><span class="s1">}</span>
<a name="l2653"><span class="ln">2653 </span></a>
<a name="l2654"><span class="ln">2654 </span></a><span class="s2">// Compares the 2 signed 64-bit integers in a and the 2 signed 64-bit integers</span>
<a name="l2655"><span class="ln">2655 </span></a><span class="s2">// in b for greater than.</span>
<a name="l2656"><span class="ln">2656 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cmpgt_epi64(__m128i a, __m128i b)</span>
<a name="l2657"><span class="ln">2657 </span></a><span class="s1">{</span>
<a name="l2658"><span class="ln">2658 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l2659"><span class="ln">2659 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(</span>
<a name="l2660"><span class="ln">2660 </span></a>        <span class="s1">vcgtq_s64(vreinterpretq_s64_m128i(a), vreinterpretq_s64_m128i(b)));</span>
<a name="l2661"><span class="ln">2661 </span></a><span class="s0">#else</span>
<a name="l2662"><span class="ln">2662 </span></a>    <span class="s2">// ARMv7 lacks vcgtq_s64.</span>
<a name="l2663"><span class="ln">2663 </span></a>    <span class="s2">// This is based off of Clang's SSE2 polyfill:</span>
<a name="l2664"><span class="ln">2664 </span></a>    <span class="s2">// (a &gt; b) -&gt; ((a_hi &gt; b_hi) || (a_lo &gt; b_lo &amp;&amp; a_hi == b_hi))</span>
<a name="l2665"><span class="ln">2665 </span></a>
<a name="l2666"><span class="ln">2666 </span></a>    <span class="s2">// Mask the sign bit out since we need a signed AND an unsigned comparison</span>
<a name="l2667"><span class="ln">2667 </span></a>    <span class="s2">// and it is ugly to try and split them.</span>
<a name="l2668"><span class="ln">2668 </span></a>    <span class="s1">int32x4_t mask   = vreinterpretq_s32_s64(vdupq_n_s64(</span><span class="s5">0x80000000</span><span class="s1">ull));</span>
<a name="l2669"><span class="ln">2669 </span></a>    <span class="s1">int32x4_t a_mask = veorq_s32(vreinterpretq_s32_m128i(a), mask);</span>
<a name="l2670"><span class="ln">2670 </span></a>    <span class="s1">int32x4_t b_mask = veorq_s32(vreinterpretq_s32_m128i(b), mask);</span>
<a name="l2671"><span class="ln">2671 </span></a>    <span class="s2">// Check if a &gt; b</span>
<a name="l2672"><span class="ln">2672 </span></a>    <span class="s1">int64x2_t greater = vreinterpretq_s64_u32(vcgtq_s32(a_mask, b_mask));</span>
<a name="l2673"><span class="ln">2673 </span></a>    <span class="s2">// Copy upper mask to lower mask</span>
<a name="l2674"><span class="ln">2674 </span></a>    <span class="s2">// a_hi &gt; b_hi</span>
<a name="l2675"><span class="ln">2675 </span></a>    <span class="s1">int64x2_t gt_hi = vshrq_n_s64(greater, </span><span class="s5">63</span><span class="s1">);</span>
<a name="l2676"><span class="ln">2676 </span></a>    <span class="s2">// Copy lower mask to upper mask</span>
<a name="l2677"><span class="ln">2677 </span></a>    <span class="s2">// a_lo &gt; b_lo</span>
<a name="l2678"><span class="ln">2678 </span></a>    <span class="s1">int64x2_t gt_lo = vsliq_n_s64(greater, greater, </span><span class="s5">32</span><span class="s1">);</span>
<a name="l2679"><span class="ln">2679 </span></a>    <span class="s2">// Compare for equality</span>
<a name="l2680"><span class="ln">2680 </span></a>    <span class="s1">int64x2_t equal = vreinterpretq_s64_u32(vceqq_s32(a_mask, b_mask));</span>
<a name="l2681"><span class="ln">2681 </span></a>    <span class="s2">// Copy upper mask to lower mask</span>
<a name="l2682"><span class="ln">2682 </span></a>    <span class="s2">// a_hi == b_hi</span>
<a name="l2683"><span class="ln">2683 </span></a>    <span class="s1">int64x2_t eq_hi = vshrq_n_s64(equal, </span><span class="s5">63</span><span class="s1">);</span>
<a name="l2684"><span class="ln">2684 </span></a>    <span class="s2">// a_hi &gt; b_hi || (a_lo &gt; b_lo &amp;&amp; a_hi == b_hi)</span>
<a name="l2685"><span class="ln">2685 </span></a>    <span class="s1">int64x2_t ret = vorrq_s64(gt_hi, vandq_s64(gt_lo, eq_hi));</span>
<a name="l2686"><span class="ln">2686 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(ret);</span>
<a name="l2687"><span class="ln">2687 </span></a><span class="s0">#endif</span>
<a name="l2688"><span class="ln">2688 </span></a><span class="s1">}</span>
<a name="l2689"><span class="ln">2689 </span></a><span class="s2">// Compares the four 32-bit floats in a and b to check if any values are NaN.</span>
<a name="l2690"><span class="ln">2690 </span></a><span class="s2">// Ordered compare between each value returns true for &quot;orderable&quot; and false for</span>
<a name="l2691"><span class="ln">2691 </span></a><span class="s2">// &quot;not orderable&quot; (NaN).</span>
<a name="l2692"><span class="ln">2692 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/0h9w00fx(v=vs.100).aspx see</span>
<a name="l2693"><span class="ln">2693 </span></a><span class="s2">// also:</span>
<a name="l2694"><span class="ln">2694 </span></a><span class="s2">// http://stackoverflow.com/questions/8627331/what-does-ordered-unordered-comparison-mean</span>
<a name="l2695"><span class="ln">2695 </span></a><span class="s2">// http://stackoverflow.com/questions/29349621/neon-isnanval-intrinsics</span>
<a name="l2696"><span class="ln">2696 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cmpord_ps(__m128 a, __m128 b)</span>
<a name="l2697"><span class="ln">2697 </span></a><span class="s1">{</span>
<a name="l2698"><span class="ln">2698 </span></a>    <span class="s2">// Note: NEON does not have ordered compare builtin</span>
<a name="l2699"><span class="ln">2699 </span></a>    <span class="s2">// Need to compare a eq a and b eq b to check for NaN</span>
<a name="l2700"><span class="ln">2700 </span></a>    <span class="s2">// Do AND of results to get final</span>
<a name="l2701"><span class="ln">2701 </span></a>    <span class="s1">uint32x4_t ceqaa =</span>
<a name="l2702"><span class="ln">2702 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2703"><span class="ln">2703 </span></a>    <span class="s1">uint32x4_t ceqbb =</span>
<a name="l2704"><span class="ln">2704 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2705"><span class="ln">2705 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_u32(vandq_u32(ceqaa, ceqbb));</span>
<a name="l2706"><span class="ln">2706 </span></a><span class="s1">}</span>
<a name="l2707"><span class="ln">2707 </span></a>
<a name="l2708"><span class="ln">2708 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2709"><span class="ln">2709 </span></a><span class="s2">// using a less than operation. :</span>
<a name="l2710"><span class="ln">2710 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/2kwe606b(v=vs.90).aspx Important</span>
<a name="l2711"><span class="ln">2711 </span></a><span class="s2">// note!! The documentation on MSDN is incorrect!  If either of the values is a</span>
<a name="l2712"><span class="ln">2712 </span></a><span class="s2">// NAN the docs say you will get a one, but in fact, it will return a zero!!</span>
<a name="l2713"><span class="ln">2713 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comilt_ss(__m128 a, __m128 b)</span>
<a name="l2714"><span class="ln">2714 </span></a><span class="s1">{</span>
<a name="l2715"><span class="ln">2715 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2716"><span class="ln">2716 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2717"><span class="ln">2717 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2718"><span class="ln">2718 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2719"><span class="ln">2719 </span></a>    <span class="s1">uint32x4_t a_and_b_not_nan = vandq_u32(a_not_nan, b_not_nan);</span>
<a name="l2720"><span class="ln">2720 </span></a>    <span class="s1">uint32x4_t a_lt_b =</span>
<a name="l2721"><span class="ln">2721 </span></a>        <span class="s1">vcltq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b));</span>
<a name="l2722"><span class="ln">2722 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vandq_u32(a_and_b_not_nan, a_lt_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2723"><span class="ln">2723 </span></a><span class="s1">}</span>
<a name="l2724"><span class="ln">2724 </span></a>
<a name="l2725"><span class="ln">2725 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2726"><span class="ln">2726 </span></a><span class="s2">// using a greater than operation. :</span>
<a name="l2727"><span class="ln">2727 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/b0738e0t(v=vs.100).aspx</span>
<a name="l2728"><span class="ln">2728 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comigt_ss(__m128 a, __m128 b)</span>
<a name="l2729"><span class="ln">2729 </span></a><span class="s1">{</span>
<a name="l2730"><span class="ln">2730 </span></a>    <span class="s2">// return vgetq_lane_u32(vcgtq_f32(vreinterpretq_f32_m128(a),</span>
<a name="l2731"><span class="ln">2731 </span></a>    <span class="s2">// vreinterpretq_f32_m128(b)), 0);</span>
<a name="l2732"><span class="ln">2732 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2733"><span class="ln">2733 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2734"><span class="ln">2734 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2735"><span class="ln">2735 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2736"><span class="ln">2736 </span></a>    <span class="s1">uint32x4_t a_and_b_not_nan = vandq_u32(a_not_nan, b_not_nan);</span>
<a name="l2737"><span class="ln">2737 </span></a>    <span class="s1">uint32x4_t a_gt_b =</span>
<a name="l2738"><span class="ln">2738 </span></a>        <span class="s1">vcgtq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b));</span>
<a name="l2739"><span class="ln">2739 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vandq_u32(a_and_b_not_nan, a_gt_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2740"><span class="ln">2740 </span></a><span class="s1">}</span>
<a name="l2741"><span class="ln">2741 </span></a>
<a name="l2742"><span class="ln">2742 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2743"><span class="ln">2743 </span></a><span class="s2">// using a less than or equal operation. :</span>
<a name="l2744"><span class="ln">2744 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/1w4t7c57(v=vs.90).aspx</span>
<a name="l2745"><span class="ln">2745 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comile_ss(__m128 a, __m128 b)</span>
<a name="l2746"><span class="ln">2746 </span></a><span class="s1">{</span>
<a name="l2747"><span class="ln">2747 </span></a>    <span class="s2">// return vgetq_lane_u32(vcleq_f32(vreinterpretq_f32_m128(a),</span>
<a name="l2748"><span class="ln">2748 </span></a>    <span class="s2">// vreinterpretq_f32_m128(b)), 0);</span>
<a name="l2749"><span class="ln">2749 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2750"><span class="ln">2750 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2751"><span class="ln">2751 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2752"><span class="ln">2752 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2753"><span class="ln">2753 </span></a>    <span class="s1">uint32x4_t a_and_b_not_nan = vandq_u32(a_not_nan, b_not_nan);</span>
<a name="l2754"><span class="ln">2754 </span></a>    <span class="s1">uint32x4_t a_le_b =</span>
<a name="l2755"><span class="ln">2755 </span></a>        <span class="s1">vcleq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b));</span>
<a name="l2756"><span class="ln">2756 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vandq_u32(a_and_b_not_nan, a_le_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2757"><span class="ln">2757 </span></a><span class="s1">}</span>
<a name="l2758"><span class="ln">2758 </span></a>
<a name="l2759"><span class="ln">2759 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2760"><span class="ln">2760 </span></a><span class="s2">// using a greater than or equal operation. :</span>
<a name="l2761"><span class="ln">2761 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/8t80des6(v=vs.100).aspx</span>
<a name="l2762"><span class="ln">2762 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comige_ss(__m128 a, __m128 b)</span>
<a name="l2763"><span class="ln">2763 </span></a><span class="s1">{</span>
<a name="l2764"><span class="ln">2764 </span></a>    <span class="s2">// return vgetq_lane_u32(vcgeq_f32(vreinterpretq_f32_m128(a),</span>
<a name="l2765"><span class="ln">2765 </span></a>    <span class="s2">// vreinterpretq_f32_m128(b)), 0);</span>
<a name="l2766"><span class="ln">2766 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2767"><span class="ln">2767 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2768"><span class="ln">2768 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2769"><span class="ln">2769 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2770"><span class="ln">2770 </span></a>    <span class="s1">uint32x4_t a_and_b_not_nan = vandq_u32(a_not_nan, b_not_nan);</span>
<a name="l2771"><span class="ln">2771 </span></a>    <span class="s1">uint32x4_t a_ge_b =</span>
<a name="l2772"><span class="ln">2772 </span></a>        <span class="s1">vcgeq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b));</span>
<a name="l2773"><span class="ln">2773 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vandq_u32(a_and_b_not_nan, a_ge_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2774"><span class="ln">2774 </span></a><span class="s1">}</span>
<a name="l2775"><span class="ln">2775 </span></a>
<a name="l2776"><span class="ln">2776 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2777"><span class="ln">2777 </span></a><span class="s2">// using an equality operation. :</span>
<a name="l2778"><span class="ln">2778 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/93yx2h2b(v=vs.100).aspx</span>
<a name="l2779"><span class="ln">2779 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comieq_ss(__m128 a, __m128 b)</span>
<a name="l2780"><span class="ln">2780 </span></a><span class="s1">{</span>
<a name="l2781"><span class="ln">2781 </span></a>    <span class="s2">// return vgetq_lane_u32(vceqq_f32(vreinterpretq_f32_m128(a),</span>
<a name="l2782"><span class="ln">2782 </span></a>    <span class="s2">// vreinterpretq_f32_m128(b)), 0);</span>
<a name="l2783"><span class="ln">2783 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2784"><span class="ln">2784 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2785"><span class="ln">2785 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2786"><span class="ln">2786 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2787"><span class="ln">2787 </span></a>    <span class="s1">uint32x4_t a_and_b_not_nan = vandq_u32(a_not_nan, b_not_nan);</span>
<a name="l2788"><span class="ln">2788 </span></a>    <span class="s1">uint32x4_t a_eq_b =</span>
<a name="l2789"><span class="ln">2789 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b));</span>
<a name="l2790"><span class="ln">2790 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vandq_u32(a_and_b_not_nan, a_eq_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2791"><span class="ln">2791 </span></a><span class="s1">}</span>
<a name="l2792"><span class="ln">2792 </span></a>
<a name="l2793"><span class="ln">2793 </span></a><span class="s2">// Compares the lower single-precision floating point scalar values of a and b</span>
<a name="l2794"><span class="ln">2794 </span></a><span class="s2">// using an inequality operation. :</span>
<a name="l2795"><span class="ln">2795 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bafh5e0a(v=vs.90).aspx</span>
<a name="l2796"><span class="ln">2796 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_comineq_ss(__m128 a, __m128 b)</span>
<a name="l2797"><span class="ln">2797 </span></a><span class="s1">{</span>
<a name="l2798"><span class="ln">2798 </span></a>    <span class="s2">// return !vgetq_lane_u32(vceqq_f32(vreinterpretq_f32_m128(a),</span>
<a name="l2799"><span class="ln">2799 </span></a>    <span class="s2">// vreinterpretq_f32_m128(b)), 0);</span>
<a name="l2800"><span class="ln">2800 </span></a>    <span class="s1">uint32x4_t a_not_nan =</span>
<a name="l2801"><span class="ln">2801 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(a));</span>
<a name="l2802"><span class="ln">2802 </span></a>    <span class="s1">uint32x4_t b_not_nan =</span>
<a name="l2803"><span class="ln">2803 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(b), vreinterpretq_f32_m128(b));</span>
<a name="l2804"><span class="ln">2804 </span></a>    <span class="s1">uint32x4_t a_or_b_nan = vmvnq_u32(vandq_u32(a_not_nan, b_not_nan));</span>
<a name="l2805"><span class="ln">2805 </span></a>    <span class="s1">uint32x4_t a_neq_b = vmvnq_u32(</span>
<a name="l2806"><span class="ln">2806 </span></a>        <span class="s1">vceqq_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l2807"><span class="ln">2807 </span></a>    <span class="s0">return </span><span class="s1">(vgetq_lane_u32(vorrq_u32(a_or_b_nan, a_neq_b), </span><span class="s5">0</span><span class="s1">) != </span><span class="s5">0</span><span class="s1">) ? </span><span class="s5">1 </span><span class="s1">: </span><span class="s5">0</span><span class="s1">;</span>
<a name="l2808"><span class="ln">2808 </span></a><span class="s1">}</span>
<a name="l2809"><span class="ln">2809 </span></a>
<a name="l2810"><span class="ln">2810 </span></a><span class="s2">// according to the documentation, these intrinsics behave the same as the</span>
<a name="l2811"><span class="ln">2811 </span></a><span class="s2">// non-'u' versions.  We'll just alias them here.</span>
<a name="l2812"><span class="ln">2812 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomilt_ss _mm_comilt_ss</span>
<a name="l2813"><span class="ln">2813 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomile_ss _mm_comile_ss</span>
<a name="l2814"><span class="ln">2814 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomigt_ss _mm_comigt_ss</span>
<a name="l2815"><span class="ln">2815 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomige_ss _mm_comige_ss</span>
<a name="l2816"><span class="ln">2816 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomieq_ss _mm_comieq_ss</span>
<a name="l2817"><span class="ln">2817 </span></a><span class="s0">#define </span><span class="s1">_mm_ucomineq_ss _mm_comineq_ss</span>
<a name="l2818"><span class="ln">2818 </span></a>
<a name="l2819"><span class="ln">2819 </span></a><span class="s2">// ******************************************</span>
<a name="l2820"><span class="ln">2820 </span></a><span class="s2">// Conversions</span>
<a name="l2821"><span class="ln">2821 </span></a><span class="s2">// ******************************************</span>
<a name="l2822"><span class="ln">2822 </span></a>
<a name="l2823"><span class="ln">2823 </span></a><span class="s2">// Converts the four single-precision, floating-point values of a to signed</span>
<a name="l2824"><span class="ln">2824 </span></a><span class="s2">// 32-bit integer values using truncate.</span>
<a name="l2825"><span class="ln">2825 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/1h005y6x(v=vs.100).aspx</span>
<a name="l2826"><span class="ln">2826 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvttps_epi32(__m128 a)</span>
<a name="l2827"><span class="ln">2827 </span></a><span class="s1">{</span>
<a name="l2828"><span class="ln">2828 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcvtq_s32_f32(vreinterpretq_f32_m128(a)));</span>
<a name="l2829"><span class="ln">2829 </span></a><span class="s1">}</span>
<a name="l2830"><span class="ln">2830 </span></a>
<a name="l2831"><span class="ln">2831 </span></a><span class="s2">// Converts the four signed 32-bit integer values of a to single-precision,</span>
<a name="l2832"><span class="ln">2832 </span></a><span class="s2">// floating-point values</span>
<a name="l2833"><span class="ln">2833 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/36bwxcx5(v=vs.100).aspx</span>
<a name="l2834"><span class="ln">2834 </span></a><span class="s1">FORCE_INLINE __m128 _mm_cvtepi32_ps(__m128i a)</span>
<a name="l2835"><span class="ln">2835 </span></a><span class="s1">{</span>
<a name="l2836"><span class="ln">2836 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcvtq_f32_s32(vreinterpretq_s32_m128i(a)));</span>
<a name="l2837"><span class="ln">2837 </span></a><span class="s1">}</span>
<a name="l2838"><span class="ln">2838 </span></a>
<a name="l2839"><span class="ln">2839 </span></a><span class="s2">// Converts the four unsigned 8-bit integers in the lower 16 bits to four</span>
<a name="l2840"><span class="ln">2840 </span></a><span class="s2">// unsigned 32-bit integers.</span>
<a name="l2841"><span class="ln">2841 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu8_epi16(__m128i a)</span>
<a name="l2842"><span class="ln">2842 </span></a><span class="s1">{</span>
<a name="l2843"><span class="ln">2843 </span></a>    <span class="s1">uint8x16_t u8x16 = vreinterpretq_u8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx DCBA */</span>
<a name="l2844"><span class="ln">2844 </span></a>    <span class="s1">uint16x8_t u16x8 = vmovl_u8(vget_low_u8(u8x16));   </span><span class="s2">/* 0x0x 0x0x 0D0C 0B0A */</span>
<a name="l2845"><span class="ln">2845 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(u16x8);</span>
<a name="l2846"><span class="ln">2846 </span></a><span class="s1">}</span>
<a name="l2847"><span class="ln">2847 </span></a>
<a name="l2848"><span class="ln">2848 </span></a><span class="s2">// Converts the four unsigned 8-bit integers in the lower 32 bits to four</span>
<a name="l2849"><span class="ln">2849 </span></a><span class="s2">// unsigned 32-bit integers.</span>
<a name="l2850"><span class="ln">2850 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb531467%28v=vs.100%29.aspx</span>
<a name="l2851"><span class="ln">2851 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu8_epi32(__m128i a)</span>
<a name="l2852"><span class="ln">2852 </span></a><span class="s1">{</span>
<a name="l2853"><span class="ln">2853 </span></a>    <span class="s1">uint8x16_t u8x16 = vreinterpretq_u8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx DCBA */</span>
<a name="l2854"><span class="ln">2854 </span></a>    <span class="s1">uint16x8_t u16x8 = vmovl_u8(vget_low_u8(u8x16));   </span><span class="s2">/* 0x0x 0x0x 0D0C 0B0A */</span>
<a name="l2855"><span class="ln">2855 </span></a>    <span class="s1">uint32x4_t u32x4 = vmovl_u16(vget_low_u16(u16x8)); </span><span class="s2">/* 000D 000C 000B 000A */</span>
<a name="l2856"><span class="ln">2856 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(u32x4);</span>
<a name="l2857"><span class="ln">2857 </span></a><span class="s1">}</span>
<a name="l2858"><span class="ln">2858 </span></a>
<a name="l2859"><span class="ln">2859 </span></a><span class="s2">// Converts the two unsigned 8-bit integers in the lower 16 bits to two</span>
<a name="l2860"><span class="ln">2860 </span></a><span class="s2">// unsigned 64-bit integers.</span>
<a name="l2861"><span class="ln">2861 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu8_epi64(__m128i a)</span>
<a name="l2862"><span class="ln">2862 </span></a><span class="s1">{</span>
<a name="l2863"><span class="ln">2863 </span></a>    <span class="s1">uint8x16_t u8x16 = vreinterpretq_u8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx xxBA */</span>
<a name="l2864"><span class="ln">2864 </span></a>    <span class="s1">uint16x8_t u16x8 = vmovl_u8(vget_low_u8(u8x16));   </span><span class="s2">/* 0x0x 0x0x 0x0x 0B0A */</span>
<a name="l2865"><span class="ln">2865 </span></a>    <span class="s1">uint32x4_t u32x4 = vmovl_u16(vget_low_u16(u16x8)); </span><span class="s2">/* 000x 000x 000B 000A */</span>
<a name="l2866"><span class="ln">2866 </span></a>    <span class="s1">uint64x2_t u64x2 = vmovl_u32(vget_low_u32(u32x4)); </span><span class="s2">/* 0000 000B 0000 000A */</span>
<a name="l2867"><span class="ln">2867 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(u64x2);</span>
<a name="l2868"><span class="ln">2868 </span></a><span class="s1">}</span>
<a name="l2869"><span class="ln">2869 </span></a>
<a name="l2870"><span class="ln">2870 </span></a><span class="s2">// Converts the four unsigned 8-bit integers in the lower 16 bits to four</span>
<a name="l2871"><span class="ln">2871 </span></a><span class="s2">// unsigned 32-bit integers.</span>
<a name="l2872"><span class="ln">2872 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi8_epi16(__m128i a)</span>
<a name="l2873"><span class="ln">2873 </span></a><span class="s1">{</span>
<a name="l2874"><span class="ln">2874 </span></a>    <span class="s1">int8x16_t s8x16 = vreinterpretq_s8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx DCBA */</span>
<a name="l2875"><span class="ln">2875 </span></a>    <span class="s1">int16x8_t s16x8 = vmovl_s8(vget_low_s8(s8x16));   </span><span class="s2">/* 0x0x 0x0x 0D0C 0B0A */</span>
<a name="l2876"><span class="ln">2876 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(s16x8);</span>
<a name="l2877"><span class="ln">2877 </span></a><span class="s1">}</span>
<a name="l2878"><span class="ln">2878 </span></a>
<a name="l2879"><span class="ln">2879 </span></a><span class="s2">// Converts the four unsigned 8-bit integers in the lower 32 bits to four</span>
<a name="l2880"><span class="ln">2880 </span></a><span class="s2">// unsigned 32-bit integers.</span>
<a name="l2881"><span class="ln">2881 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi8_epi32(__m128i a)</span>
<a name="l2882"><span class="ln">2882 </span></a><span class="s1">{</span>
<a name="l2883"><span class="ln">2883 </span></a>    <span class="s1">int8x16_t s8x16 = vreinterpretq_s8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx DCBA */</span>
<a name="l2884"><span class="ln">2884 </span></a>    <span class="s1">int16x8_t s16x8 = vmovl_s8(vget_low_s8(s8x16));   </span><span class="s2">/* 0x0x 0x0x 0D0C 0B0A */</span>
<a name="l2885"><span class="ln">2885 </span></a>    <span class="s1">int32x4_t s32x4 = vmovl_s16(vget_low_s16(s16x8)); </span><span class="s2">/* 000D 000C 000B 000A */</span>
<a name="l2886"><span class="ln">2886 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(s32x4);</span>
<a name="l2887"><span class="ln">2887 </span></a><span class="s1">}</span>
<a name="l2888"><span class="ln">2888 </span></a>
<a name="l2889"><span class="ln">2889 </span></a><span class="s2">// Converts the two signed 8-bit integers in the lower 32 bits to four</span>
<a name="l2890"><span class="ln">2890 </span></a><span class="s2">// signed 64-bit integers.</span>
<a name="l2891"><span class="ln">2891 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi8_epi64(__m128i a)</span>
<a name="l2892"><span class="ln">2892 </span></a><span class="s1">{</span>
<a name="l2893"><span class="ln">2893 </span></a>    <span class="s1">int8x16_t s8x16 = vreinterpretq_s8_m128i(a);      </span><span class="s2">/* xxxx xxxx xxxx xxBA */</span>
<a name="l2894"><span class="ln">2894 </span></a>    <span class="s1">int16x8_t s16x8 = vmovl_s8(vget_low_s8(s8x16));   </span><span class="s2">/* 0x0x 0x0x 0x0x 0B0A */</span>
<a name="l2895"><span class="ln">2895 </span></a>    <span class="s1">int32x4_t s32x4 = vmovl_s16(vget_low_s16(s16x8)); </span><span class="s2">/* 000x 000x 000B 000A */</span>
<a name="l2896"><span class="ln">2896 </span></a>    <span class="s1">int64x2_t s64x2 = vmovl_s32(vget_low_s32(s32x4)); </span><span class="s2">/* 0000 000B 0000 000A */</span>
<a name="l2897"><span class="ln">2897 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(s64x2);</span>
<a name="l2898"><span class="ln">2898 </span></a><span class="s1">}</span>
<a name="l2899"><span class="ln">2899 </span></a>
<a name="l2900"><span class="ln">2900 </span></a><span class="s2">// Converts the four signed 16-bit integers in the lower 64 bits to four signed</span>
<a name="l2901"><span class="ln">2901 </span></a><span class="s2">// 32-bit integers.</span>
<a name="l2902"><span class="ln">2902 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi16_epi32(__m128i a)</span>
<a name="l2903"><span class="ln">2903 </span></a><span class="s1">{</span>
<a name="l2904"><span class="ln">2904 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(</span>
<a name="l2905"><span class="ln">2905 </span></a>        <span class="s1">vmovl_s16(vget_low_s16(vreinterpretq_s16_m128i(a))));</span>
<a name="l2906"><span class="ln">2906 </span></a><span class="s1">}</span>
<a name="l2907"><span class="ln">2907 </span></a>
<a name="l2908"><span class="ln">2908 </span></a><span class="s2">// Converts the two signed 16-bit integers in the lower 32 bits two signed</span>
<a name="l2909"><span class="ln">2909 </span></a><span class="s2">// 32-bit integers.</span>
<a name="l2910"><span class="ln">2910 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi16_epi64(__m128i a)</span>
<a name="l2911"><span class="ln">2911 </span></a><span class="s1">{</span>
<a name="l2912"><span class="ln">2912 </span></a>    <span class="s1">int16x8_t s16x8 = vreinterpretq_s16_m128i(a);     </span><span class="s2">/* xxxx xxxx xxxx 0B0A */</span>
<a name="l2913"><span class="ln">2913 </span></a>    <span class="s1">int32x4_t s32x4 = vmovl_s16(vget_low_s16(s16x8)); </span><span class="s2">/* 000x 000x 000B 000A */</span>
<a name="l2914"><span class="ln">2914 </span></a>    <span class="s1">int64x2_t s64x2 = vmovl_s32(vget_low_s32(s32x4)); </span><span class="s2">/* 0000 000B 0000 000A */</span>
<a name="l2915"><span class="ln">2915 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(s64x2);</span>
<a name="l2916"><span class="ln">2916 </span></a><span class="s1">}</span>
<a name="l2917"><span class="ln">2917 </span></a>
<a name="l2918"><span class="ln">2918 </span></a><span class="s2">// Converts the four unsigned 16-bit integers in the lower 64 bits to four unsigned</span>
<a name="l2919"><span class="ln">2919 </span></a><span class="s2">// 32-bit integers.</span>
<a name="l2920"><span class="ln">2920 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu16_epi32(__m128i a)</span>
<a name="l2921"><span class="ln">2921 </span></a><span class="s1">{</span>
<a name="l2922"><span class="ln">2922 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u32(</span>
<a name="l2923"><span class="ln">2923 </span></a>        <span class="s1">vmovl_u16(vget_low_u16(vreinterpretq_u16_m128i(a))));</span>
<a name="l2924"><span class="ln">2924 </span></a><span class="s1">}</span>
<a name="l2925"><span class="ln">2925 </span></a>
<a name="l2926"><span class="ln">2926 </span></a><span class="s2">// Converts the two unsigned 16-bit integers in the lower 32 bits to two unsigned</span>
<a name="l2927"><span class="ln">2927 </span></a><span class="s2">// 64-bit integers.</span>
<a name="l2928"><span class="ln">2928 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu16_epi64(__m128i a)</span>
<a name="l2929"><span class="ln">2929 </span></a><span class="s1">{</span>
<a name="l2930"><span class="ln">2930 </span></a>    <span class="s1">uint16x8_t u16x8 = vreinterpretq_u16_m128i(a);     </span><span class="s2">/* xxxx xxxx xxxx 0B0A */</span>
<a name="l2931"><span class="ln">2931 </span></a>    <span class="s1">uint32x4_t u32x4 = vmovl_u16(vget_low_u16(u16x8)); </span><span class="s2">/* 000x 000x 000B 000A */</span>
<a name="l2932"><span class="ln">2932 </span></a>    <span class="s1">uint64x2_t u64x2 = vmovl_u32(vget_low_u32(u32x4)); </span><span class="s2">/* 0000 000B 0000 000A */</span>
<a name="l2933"><span class="ln">2933 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(u64x2);</span>
<a name="l2934"><span class="ln">2934 </span></a><span class="s1">}</span>
<a name="l2935"><span class="ln">2935 </span></a>
<a name="l2936"><span class="ln">2936 </span></a><span class="s2">// Converts the two unsigned 32-bit integers in the lower 64 bits to two unsigned</span>
<a name="l2937"><span class="ln">2937 </span></a><span class="s2">// 64-bit integers.</span>
<a name="l2938"><span class="ln">2938 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepu32_epi64(__m128i a)</span>
<a name="l2939"><span class="ln">2939 </span></a><span class="s1">{</span>
<a name="l2940"><span class="ln">2940 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(</span>
<a name="l2941"><span class="ln">2941 </span></a>        <span class="s1">vmovl_u32(vget_low_u32(vreinterpretq_u32_m128i(a))));</span>
<a name="l2942"><span class="ln">2942 </span></a><span class="s1">}</span>
<a name="l2943"><span class="ln">2943 </span></a>
<a name="l2944"><span class="ln">2944 </span></a><span class="s2">// Converts the two signed 32-bit integers in the lower 64 bits to two signed</span>
<a name="l2945"><span class="ln">2945 </span></a><span class="s2">// 64-bit integers.</span>
<a name="l2946"><span class="ln">2946 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtepi32_epi64(__m128i a)</span>
<a name="l2947"><span class="ln">2947 </span></a><span class="s1">{</span>
<a name="l2948"><span class="ln">2948 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(</span>
<a name="l2949"><span class="ln">2949 </span></a>        <span class="s1">vmovl_s32(vget_low_s32(vreinterpretq_s32_m128i(a))));</span>
<a name="l2950"><span class="ln">2950 </span></a><span class="s1">}</span>
<a name="l2951"><span class="ln">2951 </span></a>
<a name="l2952"><span class="ln">2952 </span></a><span class="s2">// Converts the four single-precision, floating-point values of a to signed</span>
<a name="l2953"><span class="ln">2953 </span></a><span class="s2">// 32-bit integer values.</span>
<a name="l2954"><span class="ln">2954 </span></a><span class="s2">//</span>
<a name="l2955"><span class="ln">2955 </span></a><span class="s2">//   r0 := (int) a0</span>
<a name="l2956"><span class="ln">2956 </span></a><span class="s2">//   r1 := (int) a1</span>
<a name="l2957"><span class="ln">2957 </span></a><span class="s2">//   r2 := (int) a2</span>
<a name="l2958"><span class="ln">2958 </span></a><span class="s2">//   r3 := (int) a3</span>
<a name="l2959"><span class="ln">2959 </span></a><span class="s2">//</span>
<a name="l2960"><span class="ln">2960 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/vstudio/xdc42k5e(v=vs.100).aspx</span>
<a name="l2961"><span class="ln">2961 </span></a><span class="s2">// *NOTE*. The default rounding mode on SSE is 'round to even', which ArmV7-A</span>
<a name="l2962"><span class="ln">2962 </span></a><span class="s2">// does not support! It is supported on ARMv8-A however.</span>
<a name="l2963"><span class="ln">2963 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtps_epi32(__m128 a)</span>
<a name="l2964"><span class="ln">2964 </span></a><span class="s1">{</span>
<a name="l2965"><span class="ln">2965 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l2966"><span class="ln">2966 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcvtnq_s32_f32(a));</span>
<a name="l2967"><span class="ln">2967 </span></a><span class="s0">#else</span>
<a name="l2968"><span class="ln">2968 </span></a>    <span class="s1">uint32x4_t signmask = vdupq_n_u32(</span><span class="s5">0x80000000</span><span class="s1">);</span>
<a name="l2969"><span class="ln">2969 </span></a>    <span class="s1">float32x4_t half = vbslq_f32(signmask, vreinterpretq_f32_m128(a),</span>
<a name="l2970"><span class="ln">2970 </span></a>                                 <span class="s1">vdupq_n_f32(</span><span class="s5">0</span><span class="s1">.</span><span class="s5">5</span><span class="s1">f)); </span><span class="s2">/* +/- 0.5 */</span>
<a name="l2971"><span class="ln">2971 </span></a>    <span class="s1">int32x4_t r_normal = vcvtq_s32_f32(vaddq_f32(</span>
<a name="l2972"><span class="ln">2972 </span></a>        <span class="s1">vreinterpretq_f32_m128(a), half)); </span><span class="s2">/* round to integer: [a + 0.5]*/</span>
<a name="l2973"><span class="ln">2973 </span></a>    <span class="s1">int32x4_t r_trunc =</span>
<a name="l2974"><span class="ln">2974 </span></a>        <span class="s1">vcvtq_s32_f32(vreinterpretq_f32_m128(a)); </span><span class="s2">/* truncate to integer: [a] */</span>
<a name="l2975"><span class="ln">2975 </span></a>    <span class="s1">int32x4_t plusone = vreinterpretq_s32_u32(vshrq_n_u32(</span>
<a name="l2976"><span class="ln">2976 </span></a>        <span class="s1">vreinterpretq_u32_s32(vnegq_s32(r_trunc)), </span><span class="s5">31</span><span class="s1">)); </span><span class="s2">/* 1 or 0 */</span>
<a name="l2977"><span class="ln">2977 </span></a>    <span class="s1">int32x4_t r_even = vbicq_s32(vaddq_s32(r_trunc, plusone),</span>
<a name="l2978"><span class="ln">2978 </span></a>                                 <span class="s1">vdupq_n_s32(</span><span class="s5">1</span><span class="s1">)); </span><span class="s2">/* ([a] + {0,1}) &amp; ~1 */</span>
<a name="l2979"><span class="ln">2979 </span></a>    <span class="s1">float32x4_t delta = vsubq_f32(</span>
<a name="l2980"><span class="ln">2980 </span></a>        <span class="s1">vreinterpretq_f32_m128(a),</span>
<a name="l2981"><span class="ln">2981 </span></a>        <span class="s1">vcvtq_f32_s32(r_trunc)); </span><span class="s2">/* compute delta: delta = (a - [a]) */</span>
<a name="l2982"><span class="ln">2982 </span></a>    <span class="s1">uint32x4_t is_delta_half = vceqq_f32(delta, half); </span><span class="s2">/* delta == +/- 0.5 */</span>
<a name="l2983"><span class="ln">2983 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vbslq_s32(is_delta_half, r_even, r_normal));</span>
<a name="l2984"><span class="ln">2984 </span></a><span class="s0">#endif</span>
<a name="l2985"><span class="ln">2985 </span></a><span class="s1">}</span>
<a name="l2986"><span class="ln">2986 </span></a>
<a name="l2987"><span class="ln">2987 </span></a><span class="s2">// Moves the least significant 32 bits of a to a 32-bit integer.</span>
<a name="l2988"><span class="ln">2988 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/5z7a9642%28v=vs.90%29.aspx</span>
<a name="l2989"><span class="ln">2989 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">int </span><span class="s1">_mm_cvtsi128_si32(__m128i a)</span>
<a name="l2990"><span class="ln">2990 </span></a><span class="s1">{</span>
<a name="l2991"><span class="ln">2991 </span></a>    <span class="s0">return </span><span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2992"><span class="ln">2992 </span></a><span class="s1">}</span>
<a name="l2993"><span class="ln">2993 </span></a>
<a name="l2994"><span class="ln">2994 </span></a><span class="s2">// Extracts the low order 64-bit integer from the parameter.</span>
<a name="l2995"><span class="ln">2995 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb531384(v=vs.120).aspx</span>
<a name="l2996"><span class="ln">2996 </span></a><span class="s1">FORCE_INLINE uint64_t _mm_cvtsi128_si64(__m128i a)</span>
<a name="l2997"><span class="ln">2997 </span></a><span class="s1">{</span>
<a name="l2998"><span class="ln">2998 </span></a>    <span class="s0">return </span><span class="s1">vgetq_lane_s64(vreinterpretq_s64_m128i(a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l2999"><span class="ln">2999 </span></a><span class="s1">}</span>
<a name="l3000"><span class="ln">3000 </span></a>
<a name="l3001"><span class="ln">3001 </span></a><span class="s2">// Moves 32-bit integer a to the least significant 32 bits of an __m128 object,</span>
<a name="l3002"><span class="ln">3002 </span></a><span class="s2">// zero extending the upper bits.</span>
<a name="l3003"><span class="ln">3003 </span></a><span class="s2">//</span>
<a name="l3004"><span class="ln">3004 </span></a><span class="s2">//   r0 := a</span>
<a name="l3005"><span class="ln">3005 </span></a><span class="s2">//   r1 := 0x0</span>
<a name="l3006"><span class="ln">3006 </span></a><span class="s2">//   r2 := 0x0</span>
<a name="l3007"><span class="ln">3007 </span></a><span class="s2">//   r3 := 0x0</span>
<a name="l3008"><span class="ln">3008 </span></a><span class="s2">//</span>
<a name="l3009"><span class="ln">3009 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ct3539ha%28v=vs.90%29.aspx</span>
<a name="l3010"><span class="ln">3010 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtsi32_si128(</span><span class="s0">int </span><span class="s1">a)</span>
<a name="l3011"><span class="ln">3011 </span></a><span class="s1">{</span>
<a name="l3012"><span class="ln">3012 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vsetq_lane_s32(a, vdupq_n_s32(</span><span class="s5">0</span><span class="s1">), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l3013"><span class="ln">3013 </span></a><span class="s1">}</span>
<a name="l3014"><span class="ln">3014 </span></a>
<a name="l3015"><span class="ln">3015 </span></a><span class="s2">// Moves 64-bit integer a to the least significant 64 bits of an __m128 object,</span>
<a name="l3016"><span class="ln">3016 </span></a><span class="s2">// zero extending the upper bits.</span>
<a name="l3017"><span class="ln">3017 </span></a><span class="s2">//</span>
<a name="l3018"><span class="ln">3018 </span></a><span class="s2">//   r0 := a</span>
<a name="l3019"><span class="ln">3019 </span></a><span class="s2">//   r1 := 0x0</span>
<a name="l3020"><span class="ln">3020 </span></a><span class="s1">FORCE_INLINE __m128i _mm_cvtsi64_si128(int64_t a)</span>
<a name="l3021"><span class="ln">3021 </span></a><span class="s1">{</span>
<a name="l3022"><span class="ln">3022 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vsetq_lane_s64(a, vdupq_n_s64(</span><span class="s5">0</span><span class="s1">), </span><span class="s5">0</span><span class="s1">));</span>
<a name="l3023"><span class="ln">3023 </span></a><span class="s1">}</span>
<a name="l3024"><span class="ln">3024 </span></a>
<a name="l3025"><span class="ln">3025 </span></a><span class="s2">// Applies a type cast to reinterpret four 32-bit floating point values passed</span>
<a name="l3026"><span class="ln">3026 </span></a><span class="s2">// in as a 128-bit parameter as packed 32-bit integers.</span>
<a name="l3027"><span class="ln">3027 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb514099.aspx</span>
<a name="l3028"><span class="ln">3028 </span></a><span class="s1">FORCE_INLINE __m128i _mm_castps_si128(__m128 a)</span>
<a name="l3029"><span class="ln">3029 </span></a><span class="s1">{</span>
<a name="l3030"><span class="ln">3030 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vreinterpretq_s32_m128(a));</span>
<a name="l3031"><span class="ln">3031 </span></a><span class="s1">}</span>
<a name="l3032"><span class="ln">3032 </span></a>
<a name="l3033"><span class="ln">3033 </span></a><span class="s2">// Applies a type cast to reinterpret four 32-bit integers passed in as a</span>
<a name="l3034"><span class="ln">3034 </span></a><span class="s2">// 128-bit parameter as packed 32-bit floating point values.</span>
<a name="l3035"><span class="ln">3035 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb514029.aspx</span>
<a name="l3036"><span class="ln">3036 </span></a><span class="s1">FORCE_INLINE __m128 _mm_castsi128_ps(__m128i a)</span>
<a name="l3037"><span class="ln">3037 </span></a><span class="s1">{</span>
<a name="l3038"><span class="ln">3038 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l3039"><span class="ln">3039 </span></a><span class="s1">}</span>
<a name="l3040"><span class="ln">3040 </span></a>
<a name="l3041"><span class="ln">3041 </span></a><span class="s2">// Loads 128-bit value. :</span>
<a name="l3042"><span class="ln">3042 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/atzzad1h(v=vs.80).aspx</span>
<a name="l3043"><span class="ln">3043 </span></a><span class="s1">FORCE_INLINE __m128i _mm_load_si128(</span><span class="s0">const </span><span class="s1">__m128i *p)</span>
<a name="l3044"><span class="ln">3044 </span></a><span class="s1">{</span>
<a name="l3045"><span class="ln">3045 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vld1q_s32((</span><span class="s0">const </span><span class="s1">int32_t *) p));</span>
<a name="l3046"><span class="ln">3046 </span></a><span class="s1">}</span>
<a name="l3047"><span class="ln">3047 </span></a>
<a name="l3048"><span class="ln">3048 </span></a><span class="s2">// Loads 128-bit value. :</span>
<a name="l3049"><span class="ln">3049 </span></a><span class="s2">// https://msdn.microsoft.com/zh-cn/library/f4k12ae8(v=vs.90).aspx</span>
<a name="l3050"><span class="ln">3050 </span></a><span class="s1">FORCE_INLINE __m128i _mm_loadu_si128(</span><span class="s0">const </span><span class="s1">__m128i *p)</span>
<a name="l3051"><span class="ln">3051 </span></a><span class="s1">{</span>
<a name="l3052"><span class="ln">3052 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vld1q_s32((</span><span class="s0">const </span><span class="s1">int32_t *) p));</span>
<a name="l3053"><span class="ln">3053 </span></a><span class="s1">}</span>
<a name="l3054"><span class="ln">3054 </span></a>
<a name="l3055"><span class="ln">3055 </span></a><span class="s2">// _mm_lddqu_si128 functions the same as _mm_loadu_si128.</span>
<a name="l3056"><span class="ln">3056 </span></a><span class="s0">#define </span><span class="s1">_mm_lddqu_si128 _mm_loadu_si128</span>
<a name="l3057"><span class="ln">3057 </span></a>
<a name="l3058"><span class="ln">3058 </span></a><span class="s2">// ******************************************</span>
<a name="l3059"><span class="ln">3059 </span></a><span class="s2">// Miscellaneous Operations</span>
<a name="l3060"><span class="ln">3060 </span></a><span class="s2">// ******************************************</span>
<a name="l3061"><span class="ln">3061 </span></a>
<a name="l3062"><span class="ln">3062 </span></a>
<a name="l3063"><span class="ln">3063 </span></a><span class="s2">// Shifts the 8 signed 16-bit integers in a right by count bits while shifting</span>
<a name="l3064"><span class="ln">3064 </span></a><span class="s2">// in the sign bit.</span>
<a name="l3065"><span class="ln">3065 </span></a><span class="s2">//</span>
<a name="l3066"><span class="ln">3066 </span></a><span class="s2">//   r0 := a0 &gt;&gt; count</span>
<a name="l3067"><span class="ln">3067 </span></a><span class="s2">//   r1 := a1 &gt;&gt; count</span>
<a name="l3068"><span class="ln">3068 </span></a><span class="s2">//   ...</span>
<a name="l3069"><span class="ln">3069 </span></a><span class="s2">//   r7 := a7 &gt;&gt; count</span>
<a name="l3070"><span class="ln">3070 </span></a><span class="s2">//</span>
<a name="l3071"><span class="ln">3071 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/3c9997dk(v%3dvs.90).aspx</span>
<a name="l3072"><span class="ln">3072 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sra_epi16(__m128i a, __m128i count)</span>
<a name="l3073"><span class="ln">3073 </span></a><span class="s1">{</span>
<a name="l3074"><span class="ln">3074 </span></a>    <span class="s1">int64_t c = (int64_t) vget_low_s64((int64x2_t) count);</span>
<a name="l3075"><span class="ln">3075 </span></a>    <span class="s0">if </span><span class="s1">(c &gt; </span><span class="s5">15</span><span class="s1">)</span>
<a name="l3076"><span class="ln">3076 </span></a>        <span class="s0">return </span><span class="s1">_mm_cmplt_epi16(a, _mm_setzero_si128());</span>
<a name="l3077"><span class="ln">3077 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vshlq_s16((int16x8_t) a, vdupq_n_s16(-c)));</span>
<a name="l3078"><span class="ln">3078 </span></a><span class="s1">}</span>
<a name="l3079"><span class="ln">3079 </span></a>
<a name="l3080"><span class="ln">3080 </span></a><span class="s2">// Shifts the 4 signed 32-bit integers in a right by count bits while shifting</span>
<a name="l3081"><span class="ln">3081 </span></a><span class="s2">// in the sign bit.</span>
<a name="l3082"><span class="ln">3082 </span></a><span class="s2">//</span>
<a name="l3083"><span class="ln">3083 </span></a><span class="s2">//   r0 := a0 &gt;&gt; count</span>
<a name="l3084"><span class="ln">3084 </span></a><span class="s2">//   r1 := a1 &gt;&gt; count</span>
<a name="l3085"><span class="ln">3085 </span></a><span class="s2">//   r2 := a2 &gt;&gt; count</span>
<a name="l3086"><span class="ln">3086 </span></a><span class="s2">//   r3 := a3 &gt;&gt; count</span>
<a name="l3087"><span class="ln">3087 </span></a><span class="s2">//</span>
<a name="l3088"><span class="ln">3088 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ce40009e(v%3dvs.100).aspx</span>
<a name="l3089"><span class="ln">3089 </span></a><span class="s1">FORCE_INLINE __m128i _mm_sra_epi32(__m128i a, __m128i count)</span>
<a name="l3090"><span class="ln">3090 </span></a><span class="s1">{</span>
<a name="l3091"><span class="ln">3091 </span></a>    <span class="s1">int64_t c = (int64_t) vget_low_s64((int64x2_t) count);</span>
<a name="l3092"><span class="ln">3092 </span></a>    <span class="s0">if </span><span class="s1">(c &gt; </span><span class="s5">31</span><span class="s1">)</span>
<a name="l3093"><span class="ln">3093 </span></a>        <span class="s0">return </span><span class="s1">_mm_cmplt_epi32(a, _mm_setzero_si128());</span>
<a name="l3094"><span class="ln">3094 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vshlq_s32((int32x4_t) a, vdupq_n_s32(-c)));</span>
<a name="l3095"><span class="ln">3095 </span></a><span class="s1">}</span>
<a name="l3096"><span class="ln">3096 </span></a>
<a name="l3097"><span class="ln">3097 </span></a><span class="s2">// Packs the 16 signed 16-bit integers from a and b into 8-bit integers and</span>
<a name="l3098"><span class="ln">3098 </span></a><span class="s2">// saturates.</span>
<a name="l3099"><span class="ln">3099 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/k4y4f7w5%28v=vs.90%29.aspx</span>
<a name="l3100"><span class="ln">3100 </span></a><span class="s1">FORCE_INLINE __m128i _mm_packs_epi16(__m128i a, __m128i b)</span>
<a name="l3101"><span class="ln">3101 </span></a><span class="s1">{</span>
<a name="l3102"><span class="ln">3102 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(</span>
<a name="l3103"><span class="ln">3103 </span></a>        <span class="s1">vcombine_s8(vqmovn_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l3104"><span class="ln">3104 </span></a>                    <span class="s1">vqmovn_s16(vreinterpretq_s16_m128i(b))));</span>
<a name="l3105"><span class="ln">3105 </span></a><span class="s1">}</span>
<a name="l3106"><span class="ln">3106 </span></a>
<a name="l3107"><span class="ln">3107 </span></a><span class="s2">// Packs the 16 signed 16 - bit integers from a and b into 8 - bit unsigned</span>
<a name="l3108"><span class="ln">3108 </span></a><span class="s2">// integers and saturates.</span>
<a name="l3109"><span class="ln">3109 </span></a><span class="s2">//</span>
<a name="l3110"><span class="ln">3110 </span></a><span class="s2">//   r0 := UnsignedSaturate(a0)</span>
<a name="l3111"><span class="ln">3111 </span></a><span class="s2">//   r1 := UnsignedSaturate(a1)</span>
<a name="l3112"><span class="ln">3112 </span></a><span class="s2">//   ...</span>
<a name="l3113"><span class="ln">3113 </span></a><span class="s2">//   r7 := UnsignedSaturate(a7)</span>
<a name="l3114"><span class="ln">3114 </span></a><span class="s2">//   r8 := UnsignedSaturate(b0)</span>
<a name="l3115"><span class="ln">3115 </span></a><span class="s2">//   r9 := UnsignedSaturate(b1)</span>
<a name="l3116"><span class="ln">3116 </span></a><span class="s2">//   ...</span>
<a name="l3117"><span class="ln">3117 </span></a><span class="s2">//   r15 := UnsignedSaturate(b7)</span>
<a name="l3118"><span class="ln">3118 </span></a><span class="s2">//</span>
<a name="l3119"><span class="ln">3119 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/07ad1wx4(v=vs.100).aspx</span>
<a name="l3120"><span class="ln">3120 </span></a><span class="s1">FORCE_INLINE __m128i _mm_packus_epi16(</span><span class="s0">const </span><span class="s1">__m128i a, </span><span class="s0">const </span><span class="s1">__m128i b)</span>
<a name="l3121"><span class="ln">3121 </span></a><span class="s1">{</span>
<a name="l3122"><span class="ln">3122 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l3123"><span class="ln">3123 </span></a>        <span class="s1">vcombine_u8(vqmovun_s16(vreinterpretq_s16_m128i(a)),</span>
<a name="l3124"><span class="ln">3124 </span></a>                    <span class="s1">vqmovun_s16(vreinterpretq_s16_m128i(b))));</span>
<a name="l3125"><span class="ln">3125 </span></a><span class="s1">}</span>
<a name="l3126"><span class="ln">3126 </span></a>
<a name="l3127"><span class="ln">3127 </span></a><span class="s2">// Packs the 8 signed 32-bit integers from a and b into signed 16-bit integers</span>
<a name="l3128"><span class="ln">3128 </span></a><span class="s2">// and saturates.</span>
<a name="l3129"><span class="ln">3129 </span></a><span class="s2">//</span>
<a name="l3130"><span class="ln">3130 </span></a><span class="s2">//   r0 := SignedSaturate(a0)</span>
<a name="l3131"><span class="ln">3131 </span></a><span class="s2">//   r1 := SignedSaturate(a1)</span>
<a name="l3132"><span class="ln">3132 </span></a><span class="s2">//   r2 := SignedSaturate(a2)</span>
<a name="l3133"><span class="ln">3133 </span></a><span class="s2">//   r3 := SignedSaturate(a3)</span>
<a name="l3134"><span class="ln">3134 </span></a><span class="s2">//   r4 := SignedSaturate(b0)</span>
<a name="l3135"><span class="ln">3135 </span></a><span class="s2">//   r5 := SignedSaturate(b1)</span>
<a name="l3136"><span class="ln">3136 </span></a><span class="s2">//   r6 := SignedSaturate(b2)</span>
<a name="l3137"><span class="ln">3137 </span></a><span class="s2">//   r7 := SignedSaturate(b3)</span>
<a name="l3138"><span class="ln">3138 </span></a><span class="s2">//</span>
<a name="l3139"><span class="ln">3139 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/393t56f9%28v=vs.90%29.aspx</span>
<a name="l3140"><span class="ln">3140 </span></a><span class="s1">FORCE_INLINE __m128i _mm_packs_epi32(__m128i a, __m128i b)</span>
<a name="l3141"><span class="ln">3141 </span></a><span class="s1">{</span>
<a name="l3142"><span class="ln">3142 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(</span>
<a name="l3143"><span class="ln">3143 </span></a>        <span class="s1">vcombine_s16(vqmovn_s32(vreinterpretq_s32_m128i(a)),</span>
<a name="l3144"><span class="ln">3144 </span></a>                     <span class="s1">vqmovn_s32(vreinterpretq_s32_m128i(b))));</span>
<a name="l3145"><span class="ln">3145 </span></a><span class="s1">}</span>
<a name="l3146"><span class="ln">3146 </span></a>
<a name="l3147"><span class="ln">3147 </span></a><span class="s2">// Packs the 8 unsigned 32-bit integers from a and b into unsigned 16-bit integers</span>
<a name="l3148"><span class="ln">3148 </span></a><span class="s2">// and saturates.</span>
<a name="l3149"><span class="ln">3149 </span></a><span class="s2">//</span>
<a name="l3150"><span class="ln">3150 </span></a><span class="s2">//   r0 := UnsignedSaturate(a0)</span>
<a name="l3151"><span class="ln">3151 </span></a><span class="s2">//   r1 := UnsignedSaturate(a1)</span>
<a name="l3152"><span class="ln">3152 </span></a><span class="s2">//   r2 := UnsignedSaturate(a2)</span>
<a name="l3153"><span class="ln">3153 </span></a><span class="s2">//   r3 := UnsignedSaturate(a3)</span>
<a name="l3154"><span class="ln">3154 </span></a><span class="s2">//   r4 := UnsignedSaturate(b0)</span>
<a name="l3155"><span class="ln">3155 </span></a><span class="s2">//   r5 := UnsignedSaturate(b1)</span>
<a name="l3156"><span class="ln">3156 </span></a><span class="s2">//   r6 := UnsignedSaturate(b2)</span>
<a name="l3157"><span class="ln">3157 </span></a><span class="s2">//   r7 := UnsignedSaturate(b3)</span>
<a name="l3158"><span class="ln">3158 </span></a><span class="s1">FORCE_INLINE __m128i _mm_packus_epi32(__m128i a, __m128i b)</span>
<a name="l3159"><span class="ln">3159 </span></a><span class="s1">{</span>
<a name="l3160"><span class="ln">3160 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u16(</span>
<a name="l3161"><span class="ln">3161 </span></a>        <span class="s1">vcombine_u16(vqmovn_u32(vreinterpretq_u32_m128i(a)),</span>
<a name="l3162"><span class="ln">3162 </span></a>                     <span class="s1">vqmovn_u32(vreinterpretq_u32_m128i(b))));</span>
<a name="l3163"><span class="ln">3163 </span></a><span class="s1">}</span>
<a name="l3164"><span class="ln">3164 </span></a>
<a name="l3165"><span class="ln">3165 </span></a><span class="s2">// Interleaves the lower 8 signed or unsigned 8-bit integers in a with the lower</span>
<a name="l3166"><span class="ln">3166 </span></a><span class="s2">// 8 signed or unsigned 8-bit integers in b.</span>
<a name="l3167"><span class="ln">3167 </span></a><span class="s2">//</span>
<a name="l3168"><span class="ln">3168 </span></a><span class="s2">//   r0 := a0</span>
<a name="l3169"><span class="ln">3169 </span></a><span class="s2">//   r1 := b0</span>
<a name="l3170"><span class="ln">3170 </span></a><span class="s2">//   r2 := a1</span>
<a name="l3171"><span class="ln">3171 </span></a><span class="s2">//   r3 := b1</span>
<a name="l3172"><span class="ln">3172 </span></a><span class="s2">//   ...</span>
<a name="l3173"><span class="ln">3173 </span></a><span class="s2">//   r14 := a7</span>
<a name="l3174"><span class="ln">3174 </span></a><span class="s2">//   r15 := b7</span>
<a name="l3175"><span class="ln">3175 </span></a><span class="s2">//</span>
<a name="l3176"><span class="ln">3176 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/xf7k860c%28v=vs.90%29.aspx</span>
<a name="l3177"><span class="ln">3177 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpacklo_epi8(__m128i a, __m128i b)</span>
<a name="l3178"><span class="ln">3178 </span></a><span class="s1">{</span>
<a name="l3179"><span class="ln">3179 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3180"><span class="ln">3180 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vzip1q_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l3181"><span class="ln">3181 </span></a><span class="s0">#else</span>
<a name="l3182"><span class="ln">3182 </span></a>    <span class="s1">int8x8_t a1 = vreinterpret_s8_s16(vget_low_s16(vreinterpretq_s16_m128i(a)));</span>
<a name="l3183"><span class="ln">3183 </span></a>    <span class="s1">int8x8_t b1 = vreinterpret_s8_s16(vget_low_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l3184"><span class="ln">3184 </span></a>    <span class="s1">int8x8x2_t result = vzip_s8(a1, b1);</span>
<a name="l3185"><span class="ln">3185 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vcombine_s8(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3186"><span class="ln">3186 </span></a><span class="s0">#endif</span>
<a name="l3187"><span class="ln">3187 </span></a><span class="s1">}</span>
<a name="l3188"><span class="ln">3188 </span></a>
<a name="l3189"><span class="ln">3189 </span></a><span class="s2">// Interleaves the lower 4 signed or unsigned 16-bit integers in a with the</span>
<a name="l3190"><span class="ln">3190 </span></a><span class="s2">// lower 4 signed or unsigned 16-bit integers in b.</span>
<a name="l3191"><span class="ln">3191 </span></a><span class="s2">//</span>
<a name="l3192"><span class="ln">3192 </span></a><span class="s2">//   r0 := a0</span>
<a name="l3193"><span class="ln">3193 </span></a><span class="s2">//   r1 := b0</span>
<a name="l3194"><span class="ln">3194 </span></a><span class="s2">//   r2 := a1</span>
<a name="l3195"><span class="ln">3195 </span></a><span class="s2">//   r3 := b1</span>
<a name="l3196"><span class="ln">3196 </span></a><span class="s2">//   r4 := a2</span>
<a name="l3197"><span class="ln">3197 </span></a><span class="s2">//   r5 := b2</span>
<a name="l3198"><span class="ln">3198 </span></a><span class="s2">//   r6 := a3</span>
<a name="l3199"><span class="ln">3199 </span></a><span class="s2">//   r7 := b3</span>
<a name="l3200"><span class="ln">3200 </span></a><span class="s2">//</span>
<a name="l3201"><span class="ln">3201 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/btxb17bw%28v=vs.90%29.aspx</span>
<a name="l3202"><span class="ln">3202 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpacklo_epi16(__m128i a, __m128i b)</span>
<a name="l3203"><span class="ln">3203 </span></a><span class="s1">{</span>
<a name="l3204"><span class="ln">3204 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3205"><span class="ln">3205 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vzip1q_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l3206"><span class="ln">3206 </span></a><span class="s0">#else</span>
<a name="l3207"><span class="ln">3207 </span></a>    <span class="s1">int16x4_t a1 = vget_low_s16(vreinterpretq_s16_m128i(a));</span>
<a name="l3208"><span class="ln">3208 </span></a>    <span class="s1">int16x4_t b1 = vget_low_s16(vreinterpretq_s16_m128i(b));</span>
<a name="l3209"><span class="ln">3209 </span></a>    <span class="s1">int16x4x2_t result = vzip_s16(a1, b1);</span>
<a name="l3210"><span class="ln">3210 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vcombine_s16(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3211"><span class="ln">3211 </span></a><span class="s0">#endif</span>
<a name="l3212"><span class="ln">3212 </span></a><span class="s1">}</span>
<a name="l3213"><span class="ln">3213 </span></a>
<a name="l3214"><span class="ln">3214 </span></a><span class="s2">// Interleaves the lower 2 signed or unsigned 32 - bit integers in a with the</span>
<a name="l3215"><span class="ln">3215 </span></a><span class="s2">// lower 2 signed or unsigned 32 - bit integers in b.</span>
<a name="l3216"><span class="ln">3216 </span></a><span class="s2">//</span>
<a name="l3217"><span class="ln">3217 </span></a><span class="s2">//   r0 := a0</span>
<a name="l3218"><span class="ln">3218 </span></a><span class="s2">//   r1 := b0</span>
<a name="l3219"><span class="ln">3219 </span></a><span class="s2">//   r2 := a1</span>
<a name="l3220"><span class="ln">3220 </span></a><span class="s2">//   r3 := b1</span>
<a name="l3221"><span class="ln">3221 </span></a><span class="s2">//</span>
<a name="l3222"><span class="ln">3222 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/x8atst9d(v=vs.100).aspx</span>
<a name="l3223"><span class="ln">3223 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpacklo_epi32(__m128i a, __m128i b)</span>
<a name="l3224"><span class="ln">3224 </span></a><span class="s1">{</span>
<a name="l3225"><span class="ln">3225 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3226"><span class="ln">3226 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vzip1q_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l3227"><span class="ln">3227 </span></a><span class="s0">#else</span>
<a name="l3228"><span class="ln">3228 </span></a>    <span class="s1">int32x2_t a1 = vget_low_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l3229"><span class="ln">3229 </span></a>    <span class="s1">int32x2_t b1 = vget_low_s32(vreinterpretq_s32_m128i(b));</span>
<a name="l3230"><span class="ln">3230 </span></a>    <span class="s1">int32x2x2_t result = vzip_s32(a1, b1);</span>
<a name="l3231"><span class="ln">3231 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3232"><span class="ln">3232 </span></a><span class="s0">#endif</span>
<a name="l3233"><span class="ln">3233 </span></a><span class="s1">}</span>
<a name="l3234"><span class="ln">3234 </span></a>
<a name="l3235"><span class="ln">3235 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpacklo_epi64(__m128i a, __m128i b)</span>
<a name="l3236"><span class="ln">3236 </span></a><span class="s1">{</span>
<a name="l3237"><span class="ln">3237 </span></a>    <span class="s1">int64x1_t a_l = vget_low_s64(vreinterpretq_s64_m128i(a));</span>
<a name="l3238"><span class="ln">3238 </span></a>    <span class="s1">int64x1_t b_l = vget_low_s64(vreinterpretq_s64_m128i(b));</span>
<a name="l3239"><span class="ln">3239 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vcombine_s64(a_l, b_l));</span>
<a name="l3240"><span class="ln">3240 </span></a><span class="s1">}</span>
<a name="l3241"><span class="ln">3241 </span></a>
<a name="l3242"><span class="ln">3242 </span></a><span class="s2">// Selects and interleaves the lower two single-precision, floating-point values</span>
<a name="l3243"><span class="ln">3243 </span></a><span class="s2">// from a and b.</span>
<a name="l3244"><span class="ln">3244 </span></a><span class="s2">//</span>
<a name="l3245"><span class="ln">3245 </span></a><span class="s2">//   r0 := a0</span>
<a name="l3246"><span class="ln">3246 </span></a><span class="s2">//   r1 := b0</span>
<a name="l3247"><span class="ln">3247 </span></a><span class="s2">//   r2 := a1</span>
<a name="l3248"><span class="ln">3248 </span></a><span class="s2">//   r3 := b1</span>
<a name="l3249"><span class="ln">3249 </span></a><span class="s2">//</span>
<a name="l3250"><span class="ln">3250 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/25st103b%28v=vs.90%29.aspx</span>
<a name="l3251"><span class="ln">3251 </span></a><span class="s1">FORCE_INLINE __m128 _mm_unpacklo_ps(__m128 a, __m128 b)</span>
<a name="l3252"><span class="ln">3252 </span></a><span class="s1">{</span>
<a name="l3253"><span class="ln">3253 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3254"><span class="ln">3254 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vzip1q_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l3255"><span class="ln">3255 </span></a><span class="s0">#else</span>
<a name="l3256"><span class="ln">3256 </span></a>    <span class="s1">float32x2_t a1 = vget_low_f32(vreinterpretq_f32_m128(a));</span>
<a name="l3257"><span class="ln">3257 </span></a>    <span class="s1">float32x2_t b1 = vget_low_f32(vreinterpretq_f32_m128(b));</span>
<a name="l3258"><span class="ln">3258 </span></a>    <span class="s1">float32x2x2_t result = vzip_f32(a1, b1);</span>
<a name="l3259"><span class="ln">3259 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3260"><span class="ln">3260 </span></a><span class="s0">#endif</span>
<a name="l3261"><span class="ln">3261 </span></a><span class="s1">}</span>
<a name="l3262"><span class="ln">3262 </span></a>
<a name="l3263"><span class="ln">3263 </span></a><span class="s2">// Selects and interleaves the upper two single-precision, floating-point values</span>
<a name="l3264"><span class="ln">3264 </span></a><span class="s2">// from a and b.</span>
<a name="l3265"><span class="ln">3265 </span></a><span class="s2">//</span>
<a name="l3266"><span class="ln">3266 </span></a><span class="s2">//   r0 := a2</span>
<a name="l3267"><span class="ln">3267 </span></a><span class="s2">//   r1 := b2</span>
<a name="l3268"><span class="ln">3268 </span></a><span class="s2">//   r2 := a3</span>
<a name="l3269"><span class="ln">3269 </span></a><span class="s2">//   r3 := b3</span>
<a name="l3270"><span class="ln">3270 </span></a><span class="s2">//</span>
<a name="l3271"><span class="ln">3271 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/skccxx7d%28v=vs.90%29.aspx</span>
<a name="l3272"><span class="ln">3272 </span></a><span class="s1">FORCE_INLINE __m128 _mm_unpackhi_ps(__m128 a, __m128 b)</span>
<a name="l3273"><span class="ln">3273 </span></a><span class="s1">{</span>
<a name="l3274"><span class="ln">3274 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3275"><span class="ln">3275 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vzip2q_f32(vreinterpretq_f32_m128(a), vreinterpretq_f32_m128(b)));</span>
<a name="l3276"><span class="ln">3276 </span></a><span class="s0">#else</span>
<a name="l3277"><span class="ln">3277 </span></a>    <span class="s1">float32x2_t a1 = vget_high_f32(vreinterpretq_f32_m128(a));</span>
<a name="l3278"><span class="ln">3278 </span></a>    <span class="s1">float32x2_t b1 = vget_high_f32(vreinterpretq_f32_m128(b));</span>
<a name="l3279"><span class="ln">3279 </span></a>    <span class="s1">float32x2x2_t result = vzip_f32(a1, b1);</span>
<a name="l3280"><span class="ln">3280 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128_f32(vcombine_f32(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3281"><span class="ln">3281 </span></a><span class="s0">#endif</span>
<a name="l3282"><span class="ln">3282 </span></a><span class="s1">}</span>
<a name="l3283"><span class="ln">3283 </span></a>
<a name="l3284"><span class="ln">3284 </span></a><span class="s2">// Interleaves the upper 8 signed or unsigned 8-bit integers in a with the upper</span>
<a name="l3285"><span class="ln">3285 </span></a><span class="s2">// 8 signed or unsigned 8-bit integers in b.</span>
<a name="l3286"><span class="ln">3286 </span></a><span class="s2">//</span>
<a name="l3287"><span class="ln">3287 </span></a><span class="s2">//   r0 := a8</span>
<a name="l3288"><span class="ln">3288 </span></a><span class="s2">//   r1 := b8</span>
<a name="l3289"><span class="ln">3289 </span></a><span class="s2">//   r2 := a9</span>
<a name="l3290"><span class="ln">3290 </span></a><span class="s2">//   r3 := b9</span>
<a name="l3291"><span class="ln">3291 </span></a><span class="s2">//   ...</span>
<a name="l3292"><span class="ln">3292 </span></a><span class="s2">//   r14 := a15</span>
<a name="l3293"><span class="ln">3293 </span></a><span class="s2">//   r15 := b15</span>
<a name="l3294"><span class="ln">3294 </span></a><span class="s2">//</span>
<a name="l3295"><span class="ln">3295 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/t5h7783k(v=vs.100).aspx</span>
<a name="l3296"><span class="ln">3296 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpackhi_epi8(__m128i a, __m128i b)</span>
<a name="l3297"><span class="ln">3297 </span></a><span class="s1">{</span>
<a name="l3298"><span class="ln">3298 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3299"><span class="ln">3299 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vzip2q_s8(vreinterpretq_s8_m128i(a), vreinterpretq_s8_m128i(b)));</span>
<a name="l3300"><span class="ln">3300 </span></a><span class="s0">#else</span>
<a name="l3301"><span class="ln">3301 </span></a>    <span class="s1">int8x8_t a1 =</span>
<a name="l3302"><span class="ln">3302 </span></a>        <span class="s1">vreinterpret_s8_s16(vget_high_s16(vreinterpretq_s16_m128i(a)));</span>
<a name="l3303"><span class="ln">3303 </span></a>    <span class="s1">int8x8_t b1 =</span>
<a name="l3304"><span class="ln">3304 </span></a>        <span class="s1">vreinterpret_s8_s16(vget_high_s16(vreinterpretq_s16_m128i(b)));</span>
<a name="l3305"><span class="ln">3305 </span></a>    <span class="s1">int8x8x2_t result = vzip_s8(a1, b1);</span>
<a name="l3306"><span class="ln">3306 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s8(vcombine_s8(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3307"><span class="ln">3307 </span></a><span class="s0">#endif</span>
<a name="l3308"><span class="ln">3308 </span></a><span class="s1">}</span>
<a name="l3309"><span class="ln">3309 </span></a>
<a name="l3310"><span class="ln">3310 </span></a><span class="s2">// Interleaves the upper 4 signed or unsigned 16-bit integers in a with the</span>
<a name="l3311"><span class="ln">3311 </span></a><span class="s2">// upper 4 signed or unsigned 16-bit integers in b.</span>
<a name="l3312"><span class="ln">3312 </span></a><span class="s2">//</span>
<a name="l3313"><span class="ln">3313 </span></a><span class="s2">//   r0 := a4</span>
<a name="l3314"><span class="ln">3314 </span></a><span class="s2">//   r1 := b4</span>
<a name="l3315"><span class="ln">3315 </span></a><span class="s2">//   r2 := a5</span>
<a name="l3316"><span class="ln">3316 </span></a><span class="s2">//   r3 := b5</span>
<a name="l3317"><span class="ln">3317 </span></a><span class="s2">//   r4 := a6</span>
<a name="l3318"><span class="ln">3318 </span></a><span class="s2">//   r5 := b6</span>
<a name="l3319"><span class="ln">3319 </span></a><span class="s2">//   r6 := a7</span>
<a name="l3320"><span class="ln">3320 </span></a><span class="s2">//   r7 := b7</span>
<a name="l3321"><span class="ln">3321 </span></a><span class="s2">//</span>
<a name="l3322"><span class="ln">3322 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/03196cz7(v=vs.100).aspx</span>
<a name="l3323"><span class="ln">3323 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpackhi_epi16(__m128i a, __m128i b)</span>
<a name="l3324"><span class="ln">3324 </span></a><span class="s1">{</span>
<a name="l3325"><span class="ln">3325 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3326"><span class="ln">3326 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vzip2q_s16(vreinterpretq_s16_m128i(a), vreinterpretq_s16_m128i(b)));</span>
<a name="l3327"><span class="ln">3327 </span></a><span class="s0">#else</span>
<a name="l3328"><span class="ln">3328 </span></a>    <span class="s1">int16x4_t a1 = vget_high_s16(vreinterpretq_s16_m128i(a));</span>
<a name="l3329"><span class="ln">3329 </span></a>    <span class="s1">int16x4_t b1 = vget_high_s16(vreinterpretq_s16_m128i(b));</span>
<a name="l3330"><span class="ln">3330 </span></a>    <span class="s1">int16x4x2_t result = vzip_s16(a1, b1);</span>
<a name="l3331"><span class="ln">3331 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s16(vcombine_s16(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3332"><span class="ln">3332 </span></a><span class="s0">#endif</span>
<a name="l3333"><span class="ln">3333 </span></a><span class="s1">}</span>
<a name="l3334"><span class="ln">3334 </span></a>
<a name="l3335"><span class="ln">3335 </span></a><span class="s2">// Interleaves the upper 2 signed or unsigned 32-bit integers in a with the</span>
<a name="l3336"><span class="ln">3336 </span></a><span class="s2">// upper 2 signed or unsigned 32-bit integers in b.</span>
<a name="l3337"><span class="ln">3337 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/65sa7cbs(v=vs.100).aspx</span>
<a name="l3338"><span class="ln">3338 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpackhi_epi32(__m128i a, __m128i b)</span>
<a name="l3339"><span class="ln">3339 </span></a><span class="s1">{</span>
<a name="l3340"><span class="ln">3340 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3341"><span class="ln">3341 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vzip2q_s32(vreinterpretq_s32_m128i(a), vreinterpretq_s32_m128i(b)));</span>
<a name="l3342"><span class="ln">3342 </span></a><span class="s0">#else</span>
<a name="l3343"><span class="ln">3343 </span></a>    <span class="s1">int32x2_t a1 = vget_high_s32(vreinterpretq_s32_m128i(a));</span>
<a name="l3344"><span class="ln">3344 </span></a>    <span class="s1">int32x2_t b1 = vget_high_s32(vreinterpretq_s32_m128i(b));</span>
<a name="l3345"><span class="ln">3345 </span></a>    <span class="s1">int32x2x2_t result = vzip_s32(a1, b1);</span>
<a name="l3346"><span class="ln">3346 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s32(vcombine_s32(result.val[</span><span class="s5">0</span><span class="s1">], result.val[</span><span class="s5">1</span><span class="s1">]));</span>
<a name="l3347"><span class="ln">3347 </span></a><span class="s0">#endif</span>
<a name="l3348"><span class="ln">3348 </span></a><span class="s1">}</span>
<a name="l3349"><span class="ln">3349 </span></a>
<a name="l3350"><span class="ln">3350 </span></a><span class="s2">// Interleaves the upper signed or unsigned 64-bit integer in a with the</span>
<a name="l3351"><span class="ln">3351 </span></a><span class="s2">// upper signed or unsigned 64-bit integer in b.</span>
<a name="l3352"><span class="ln">3352 </span></a><span class="s2">//</span>
<a name="l3353"><span class="ln">3353 </span></a><span class="s2">//   r0 := a1</span>
<a name="l3354"><span class="ln">3354 </span></a><span class="s2">//   r1 := b1</span>
<a name="l3355"><span class="ln">3355 </span></a><span class="s1">FORCE_INLINE __m128i _mm_unpackhi_epi64(__m128i a, __m128i b)</span>
<a name="l3356"><span class="ln">3356 </span></a><span class="s1">{</span>
<a name="l3357"><span class="ln">3357 </span></a>    <span class="s1">int64x1_t a_h = vget_high_s64(vreinterpretq_s64_m128i(a));</span>
<a name="l3358"><span class="ln">3358 </span></a>    <span class="s1">int64x1_t b_h = vget_high_s64(vreinterpretq_s64_m128i(b));</span>
<a name="l3359"><span class="ln">3359 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_s64(vcombine_s64(a_h, b_h));</span>
<a name="l3360"><span class="ln">3360 </span></a><span class="s1">}</span>
<a name="l3361"><span class="ln">3361 </span></a>
<a name="l3362"><span class="ln">3362 </span></a><span class="s2">// shift to right</span>
<a name="l3363"><span class="ln">3363 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/bb514041(v=vs.120).aspx</span>
<a name="l3364"><span class="ln">3364 </span></a><span class="s2">// http://blog.csdn.net/hemmingway/article/details/44828303</span>
<a name="l3365"><span class="ln">3365 </span></a><span class="s2">// Clang requires a macro here, as it is extremely picky about c being a literal.</span>
<a name="l3366"><span class="ln">3366 </span></a><span class="s0">#define </span><span class="s1">_mm_alignr_epi8(a, b, c) ((__m128i) vextq_s8((int8x16_t) (b), (int8x16_t) (a), (c)))</span>
<a name="l3367"><span class="ln">3367 </span></a>
<a name="l3368"><span class="ln">3368 </span></a><span class="s2">// Extracts the selected signed or unsigned 8-bit integer from a and zero</span>
<a name="l3369"><span class="ln">3369 </span></a><span class="s2">// extends.</span>
<a name="l3370"><span class="ln">3370 </span></a><span class="s2">// FORCE_INLINE int _mm_extract_epi8(__m128i a, __constrange(0,16) int imm)</span>
<a name="l3371"><span class="ln">3371 </span></a><span class="s0">#define </span><span class="s1">_mm_extract_epi8(a, imm) \</span>
<a name="l3372"><span class="ln">3372 </span></a>    <span class="s1">vgetq_lane_u8(vreinterpretq_u8_m128i(a), (imm))</span>
<a name="l3373"><span class="ln">3373 </span></a>
<a name="l3374"><span class="ln">3374 </span></a><span class="s2">// Inserts the least significant 8 bits of b into the selected 8-bit integer</span>
<a name="l3375"><span class="ln">3375 </span></a><span class="s2">// of a.</span>
<a name="l3376"><span class="ln">3376 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_insert_epi8(__m128i a, const int b,</span>
<a name="l3377"><span class="ln">3377 </span></a><span class="s2">// __constrange(0,16) int imm)</span>
<a name="l3378"><span class="ln">3378 </span></a><span class="s0">#define </span><span class="s1">_mm_insert_epi8(a, b, imm)                                  \</span>
<a name="l3379"><span class="ln">3379 </span></a>    <span class="s1">__extension__({                                                  \</span>
<a name="l3380"><span class="ln">3380 </span></a>        <span class="s1">vreinterpretq_m128i_s8(                                     \</span>
<a name="l3381"><span class="ln">3381 </span></a>            <span class="s1">vsetq_lane_s8((b), vreinterpretq_s8_m128i(a), (imm))); \</span>
<a name="l3382"><span class="ln">3382 </span></a>    <span class="s1">})</span>
<a name="l3383"><span class="ln">3383 </span></a>
<a name="l3384"><span class="ln">3384 </span></a><span class="s2">// Extracts the selected signed or unsigned 16-bit integer from a and zero</span>
<a name="l3385"><span class="ln">3385 </span></a><span class="s2">// extends.</span>
<a name="l3386"><span class="ln">3386 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/6dceta0c(v=vs.100).aspx</span>
<a name="l3387"><span class="ln">3387 </span></a><span class="s2">// FORCE_INLINE int _mm_extract_epi16(__m128i a, __constrange(0,8) int imm)</span>
<a name="l3388"><span class="ln">3388 </span></a><span class="s0">#define </span><span class="s1">_mm_extract_epi16(a, imm) \</span>
<a name="l3389"><span class="ln">3389 </span></a>    <span class="s1">vgetq_lane_u16(vreinterpretq_u16_m128i(a), (imm))</span>
<a name="l3390"><span class="ln">3390 </span></a>
<a name="l3391"><span class="ln">3391 </span></a><span class="s2">// Inserts the least significant 16 bits of b into the selected 16-bit integer</span>
<a name="l3392"><span class="ln">3392 </span></a><span class="s2">// of a.</span>
<a name="l3393"><span class="ln">3393 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/kaze8hz1%28v=vs.100%29.aspx</span>
<a name="l3394"><span class="ln">3394 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_insert_epi16(__m128i a, const int b,</span>
<a name="l3395"><span class="ln">3395 </span></a><span class="s2">// __constrange(0,8) int imm)</span>
<a name="l3396"><span class="ln">3396 </span></a><span class="s0">#define </span><span class="s1">_mm_insert_epi16(a, b, imm)                                  \</span>
<a name="l3397"><span class="ln">3397 </span></a>    <span class="s1">__extension__({                                                  \</span>
<a name="l3398"><span class="ln">3398 </span></a>        <span class="s1">vreinterpretq_m128i_s16(                                     \</span>
<a name="l3399"><span class="ln">3399 </span></a>            <span class="s1">vsetq_lane_s16((b), vreinterpretq_s16_m128i(a), (imm))); \</span>
<a name="l3400"><span class="ln">3400 </span></a>    <span class="s1">})</span>
<a name="l3401"><span class="ln">3401 </span></a>
<a name="l3402"><span class="ln">3402 </span></a><span class="s2">// Extracts the selected signed or unsigned 32-bit integer from a and zero</span>
<a name="l3403"><span class="ln">3403 </span></a><span class="s2">// extends.</span>
<a name="l3404"><span class="ln">3404 </span></a><span class="s2">// FORCE_INLINE int _mm_extract_epi32(__m128i a, __constrange(0,4) int imm)</span>
<a name="l3405"><span class="ln">3405 </span></a><span class="s0">#define </span><span class="s1">_mm_extract_epi32(a, imm) \</span>
<a name="l3406"><span class="ln">3406 </span></a>    <span class="s1">vgetq_lane_s32(vreinterpretq_s32_m128i(a), (imm))</span>
<a name="l3407"><span class="ln">3407 </span></a>
<a name="l3408"><span class="ln">3408 </span></a><span class="s2">// Inserts the least significant 32 bits of b into the selected 32-bit integer</span>
<a name="l3409"><span class="ln">3409 </span></a><span class="s2">// of a.</span>
<a name="l3410"><span class="ln">3410 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_insert_epi32(__m128i a, const int b,</span>
<a name="l3411"><span class="ln">3411 </span></a><span class="s2">// __constrange(0,4) int imm)</span>
<a name="l3412"><span class="ln">3412 </span></a><span class="s0">#define </span><span class="s1">_mm_insert_epi32(a, b, imm)                                  \</span>
<a name="l3413"><span class="ln">3413 </span></a>    <span class="s1">__extension__({                                                  \</span>
<a name="l3414"><span class="ln">3414 </span></a>        <span class="s1">vreinterpretq_m128i_s32(                                     \</span>
<a name="l3415"><span class="ln">3415 </span></a>            <span class="s1">vsetq_lane_s32((b), vreinterpretq_s32_m128i(a), (imm))); \</span>
<a name="l3416"><span class="ln">3416 </span></a>    <span class="s1">})</span>
<a name="l3417"><span class="ln">3417 </span></a>
<a name="l3418"><span class="ln">3418 </span></a>
<a name="l3419"><span class="ln">3419 </span></a><span class="s2">// Extracts the selected signed or unsigned 64-bit integer from a and zero</span>
<a name="l3420"><span class="ln">3420 </span></a><span class="s2">// extends.</span>
<a name="l3421"><span class="ln">3421 </span></a><span class="s2">// FORCE_INLINE __int64 _mm_extract_epi64(__m128i a, __constrange(0,2) int imm)</span>
<a name="l3422"><span class="ln">3422 </span></a><span class="s0">#define </span><span class="s1">_mm_extract_epi64(a, imm) \</span>
<a name="l3423"><span class="ln">3423 </span></a>    <span class="s1">vgetq_lane_s64(vreinterpretq_s64_m128i(a), (imm))</span>
<a name="l3424"><span class="ln">3424 </span></a>
<a name="l3425"><span class="ln">3425 </span></a><span class="s2">// Inserts the least significant 64 bits of b into the selected 64-bit integer</span>
<a name="l3426"><span class="ln">3426 </span></a><span class="s2">// of a.</span>
<a name="l3427"><span class="ln">3427 </span></a><span class="s2">// FORCE_INLINE __m128i _mm_insert_epi64(__m128i a, const __int64 b,</span>
<a name="l3428"><span class="ln">3428 </span></a><span class="s2">// __constrange(0,2) int imm)</span>
<a name="l3429"><span class="ln">3429 </span></a><span class="s0">#define </span><span class="s1">_mm_insert_epi64(a, b, imm)                                  \</span>
<a name="l3430"><span class="ln">3430 </span></a>    <span class="s1">__extension__({                                                  \</span>
<a name="l3431"><span class="ln">3431 </span></a>        <span class="s1">vreinterpretq_m128i_s64(                                     \</span>
<a name="l3432"><span class="ln">3432 </span></a>            <span class="s1">vsetq_lane_s64((b), vreinterpretq_s64_m128i(a), (imm))); \</span>
<a name="l3433"><span class="ln">3433 </span></a>    <span class="s1">})</span>
<a name="l3434"><span class="ln">3434 </span></a>
<a name="l3435"><span class="ln">3435 </span></a><span class="s2">// ******************************************</span>
<a name="l3436"><span class="ln">3436 </span></a><span class="s2">// Crypto Extensions</span>
<a name="l3437"><span class="ln">3437 </span></a><span class="s2">// ******************************************</span>
<a name="l3438"><span class="ln">3438 </span></a><span class="s0">#if </span><span class="s1">defined(__ARM_FEATURE_CRYPTO)</span>
<a name="l3439"><span class="ln">3439 </span></a><span class="s2">// Wraps vmull_p64</span>
<a name="l3440"><span class="ln">3440 </span></a><span class="s1">FORCE_INLINE uint64x2_t _sse2neon_vmull_p64(uint64x1_t _a, uint64x1_t _b)</span>
<a name="l3441"><span class="ln">3441 </span></a><span class="s1">{</span>
<a name="l3442"><span class="ln">3442 </span></a>    <span class="s1">poly64_t a = vget_lane_p64(vreinterpret_p64_u64(_a), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l3443"><span class="ln">3443 </span></a>    <span class="s1">poly64_t b = vget_lane_p64(vreinterpret_p64_u64(_b), </span><span class="s5">0</span><span class="s1">);</span>
<a name="l3444"><span class="ln">3444 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_u64_p128(vmull_p64(a, b));</span>
<a name="l3445"><span class="ln">3445 </span></a><span class="s1">}</span>
<a name="l3446"><span class="ln">3446 </span></a>
<a name="l3447"><span class="ln">3447 </span></a><span class="s0">#else </span><span class="s2">// ARMv7 polyfill</span>
<a name="l3448"><span class="ln">3448 </span></a><span class="s2">// ARMv7/some A64 lacks vmull_p64, but it has vmull_p8.</span>
<a name="l3449"><span class="ln">3449 </span></a><span class="s2">//</span>
<a name="l3450"><span class="ln">3450 </span></a><span class="s2">// vmull_p8 calculates 8 8-bit-&gt;16-bit polynomial multiplies, but we need a</span>
<a name="l3451"><span class="ln">3451 </span></a><span class="s2">// 64-bit-&gt;128-bit polynomial multiply.</span>
<a name="l3452"><span class="ln">3452 </span></a><span class="s2">//</span>
<a name="l3453"><span class="ln">3453 </span></a><span class="s2">// It needs some work and is somewhat slow, but it is still faster than all</span>
<a name="l3454"><span class="ln">3454 </span></a><span class="s2">// known scalar methods.</span>
<a name="l3455"><span class="ln">3455 </span></a><span class="s2">//</span>
<a name="l3456"><span class="ln">3456 </span></a><span class="s2">// Algorithm adapted to C from https://www.workofard.com/2017/07/ghash-for-low-end-cores/,</span>
<a name="l3457"><span class="ln">3457 </span></a><span class="s2">// which is adapted from &quot;Fast Software Polynomial Multiplication on</span>
<a name="l3458"><span class="ln">3458 </span></a><span class="s2">// ARM Processors Using the NEON Engine&quot; by Danilo Camara, Conrado Gouvea,</span>
<a name="l3459"><span class="ln">3459 </span></a><span class="s2">// Julio Lopez and Ricardo Dahab (https://hal.inria.fr/hal-01506572)</span>
<a name="l3460"><span class="ln">3460 </span></a><span class="s0">static </span><span class="s1">uint64x2_t _sse2neon_vmull_p64(uint64x1_t _a, uint64x1_t _b)</span>
<a name="l3461"><span class="ln">3461 </span></a><span class="s1">{</span>
<a name="l3462"><span class="ln">3462 </span></a>    <span class="s1">poly8x8_t a = vreinterpret_p8_u64(_a);</span>
<a name="l3463"><span class="ln">3463 </span></a>    <span class="s1">poly8x8_t b = vreinterpret_p8_u64(_b);</span>
<a name="l3464"><span class="ln">3464 </span></a>
<a name="l3465"><span class="ln">3465 </span></a>    <span class="s2">// Masks</span>
<a name="l3466"><span class="ln">3466 </span></a>    <span class="s1">uint8x16_t k48_32 = vcombine_u8(vcreate_u8(</span><span class="s5">0x0000ffffffffffff</span><span class="s1">), vcreate_u8(</span><span class="s5">0x00000000ffffffff</span><span class="s1">));</span>
<a name="l3467"><span class="ln">3467 </span></a>    <span class="s1">uint8x16_t k16_00 = vcombine_u8(vcreate_u8(</span><span class="s5">0x000000000000ffff</span><span class="s1">), vcreate_u8(</span><span class="s5">0x0000000000000000</span><span class="s1">));</span>
<a name="l3468"><span class="ln">3468 </span></a>
<a name="l3469"><span class="ln">3469 </span></a>    <span class="s2">// Do the multiplies, rotating with vext to get all combinations</span>
<a name="l3470"><span class="ln">3470 </span></a>    <span class="s1">uint8x16_t d = vreinterpretq_u8_p16(vmull_p8(a, b));                </span><span class="s2">// D = A0 * B0</span>
<a name="l3471"><span class="ln">3471 </span></a>    <span class="s1">uint8x16_t e = vreinterpretq_u8_p16(vmull_p8(a, vext_p8(b, b, </span><span class="s5">1</span><span class="s1">))); </span><span class="s2">// E = A0 * B1</span>
<a name="l3472"><span class="ln">3472 </span></a>    <span class="s1">uint8x16_t f = vreinterpretq_u8_p16(vmull_p8(vext_p8(a, a, </span><span class="s5">1</span><span class="s1">), b)); </span><span class="s2">// F = A1 * B0</span>
<a name="l3473"><span class="ln">3473 </span></a>    <span class="s1">uint8x16_t g = vreinterpretq_u8_p16(vmull_p8(a, vext_p8(b, b, </span><span class="s5">2</span><span class="s1">))); </span><span class="s2">// G = A0 * B2</span>
<a name="l3474"><span class="ln">3474 </span></a>    <span class="s1">uint8x16_t h = vreinterpretq_u8_p16(vmull_p8(vext_p8(a, a, </span><span class="s5">2</span><span class="s1">), b)); </span><span class="s2">// H = A2 * B0</span>
<a name="l3475"><span class="ln">3475 </span></a>    <span class="s1">uint8x16_t i = vreinterpretq_u8_p16(vmull_p8(a, vext_p8(b, b, </span><span class="s5">3</span><span class="s1">))); </span><span class="s2">// I = A0 * B3</span>
<a name="l3476"><span class="ln">3476 </span></a>    <span class="s1">uint8x16_t j = vreinterpretq_u8_p16(vmull_p8(vext_p8(a, a, </span><span class="s5">3</span><span class="s1">), b)); </span><span class="s2">// J = A3 * B0</span>
<a name="l3477"><span class="ln">3477 </span></a>    <span class="s1">uint8x16_t k = vreinterpretq_u8_p16(vmull_p8(a, vext_p8(b, b, </span><span class="s5">4</span><span class="s1">))); </span><span class="s2">// L = A0 * B4</span>
<a name="l3478"><span class="ln">3478 </span></a>
<a name="l3479"><span class="ln">3479 </span></a>    <span class="s2">// Add cross products</span>
<a name="l3480"><span class="ln">3480 </span></a>    <span class="s1">uint8x16_t l = veorq_u8(e, f); </span><span class="s2">// L = E + F</span>
<a name="l3481"><span class="ln">3481 </span></a>    <span class="s1">uint8x16_t m = veorq_u8(g, h); </span><span class="s2">// M = G + H</span>
<a name="l3482"><span class="ln">3482 </span></a>    <span class="s1">uint8x16_t n = veorq_u8(i, j); </span><span class="s2">// N = I + J</span>
<a name="l3483"><span class="ln">3483 </span></a>
<a name="l3484"><span class="ln">3484 </span></a>    <span class="s2">// Interleave. Using vzip1 and vzip2 prevents Clang from emitting TBL instructions.</span>
<a name="l3485"><span class="ln">3485 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3486"><span class="ln">3486 </span></a>    <span class="s1">uint8x16_t lm_p0 = vreinterpretq_u8_u64(vzip1q_u64(vreinterpretq_u64_u8(l), vreinterpretq_u64_u8(m)));</span>
<a name="l3487"><span class="ln">3487 </span></a>    <span class="s1">uint8x16_t lm_p1 = vreinterpretq_u8_u64(vzip2q_u64(vreinterpretq_u64_u8(l), vreinterpretq_u64_u8(m)));</span>
<a name="l3488"><span class="ln">3488 </span></a>    <span class="s1">uint8x16_t nk_p0 = vreinterpretq_u8_u64(vzip1q_u64(vreinterpretq_u64_u8(n), vreinterpretq_u64_u8(k)));</span>
<a name="l3489"><span class="ln">3489 </span></a>    <span class="s1">uint8x16_t nk_p1 = vreinterpretq_u8_u64(vzip2q_u64(vreinterpretq_u64_u8(n), vreinterpretq_u64_u8(k)));</span>
<a name="l3490"><span class="ln">3490 </span></a><span class="s0">#else</span>
<a name="l3491"><span class="ln">3491 </span></a>    <span class="s1">uint8x16_t lm_p0 = vcombine_u8(vget_low_u8(l),  vget_low_u8(m));</span>
<a name="l3492"><span class="ln">3492 </span></a>    <span class="s1">uint8x16_t lm_p1 = vcombine_u8(vget_high_u8(l), vget_high_u8(m));</span>
<a name="l3493"><span class="ln">3493 </span></a>    <span class="s1">uint8x16_t nk_p0 = vcombine_u8(vget_low_u8(n),  vget_low_u8(k));</span>
<a name="l3494"><span class="ln">3494 </span></a>    <span class="s1">uint8x16_t nk_p1 = vcombine_u8(vget_high_u8(n), vget_high_u8(k));</span>
<a name="l3495"><span class="ln">3495 </span></a><span class="s0">#endif</span>
<a name="l3496"><span class="ln">3496 </span></a>    <span class="s2">// t0 = (L) (P0 + P1) &lt;&lt; 8</span>
<a name="l3497"><span class="ln">3497 </span></a>    <span class="s2">// t1 = (M) (P2 + P3) &lt;&lt; 16</span>
<a name="l3498"><span class="ln">3498 </span></a>    <span class="s1">uint8x16_t t0t1_tmp = veorq_u8(lm_p0, lm_p1);</span>
<a name="l3499"><span class="ln">3499 </span></a>    <span class="s1">uint8x16_t t0t1_h = vandq_u8(lm_p1, k48_32);</span>
<a name="l3500"><span class="ln">3500 </span></a>    <span class="s1">uint8x16_t t0t1_l = veorq_u8(t0t1_tmp, t0t1_h);</span>
<a name="l3501"><span class="ln">3501 </span></a>
<a name="l3502"><span class="ln">3502 </span></a>    <span class="s2">// t2 = (N) (P4 + P5) &lt;&lt; 24</span>
<a name="l3503"><span class="ln">3503 </span></a>    <span class="s2">// t3 = (K) (P6 + P7) &lt;&lt; 32</span>
<a name="l3504"><span class="ln">3504 </span></a>    <span class="s1">uint8x16_t t2t3_tmp = veorq_u8(nk_p0, nk_p1);</span>
<a name="l3505"><span class="ln">3505 </span></a>    <span class="s1">uint8x16_t t2t3_h = vandq_u8(nk_p1, k16_00);</span>
<a name="l3506"><span class="ln">3506 </span></a>    <span class="s1">uint8x16_t t2t3_l = veorq_u8(t2t3_tmp, t2t3_h);</span>
<a name="l3507"><span class="ln">3507 </span></a>
<a name="l3508"><span class="ln">3508 </span></a>    <span class="s2">// De-interleave</span>
<a name="l3509"><span class="ln">3509 </span></a><span class="s0">#if </span><span class="s1">defined(__aarch64__)</span>
<a name="l3510"><span class="ln">3510 </span></a>    <span class="s1">uint8x16_t t0 = vreinterpretq_u8_u64(vuzp1q_u64(vreinterpretq_u64_u8(t0t1_l), vreinterpretq_u64_u8(t0t1_h)));</span>
<a name="l3511"><span class="ln">3511 </span></a>    <span class="s1">uint8x16_t t1 = vreinterpretq_u8_u64(vuzp2q_u64(vreinterpretq_u64_u8(t0t1_l), vreinterpretq_u64_u8(t0t1_h)));</span>
<a name="l3512"><span class="ln">3512 </span></a>    <span class="s1">uint8x16_t t2 = vreinterpretq_u8_u64(vuzp1q_u64(vreinterpretq_u64_u8(t2t3_l), vreinterpretq_u64_u8(t2t3_h)));</span>
<a name="l3513"><span class="ln">3513 </span></a>    <span class="s1">uint8x16_t t3 = vreinterpretq_u8_u64(vuzp2q_u64(vreinterpretq_u64_u8(t2t3_l), vreinterpretq_u64_u8(t2t3_h)));</span>
<a name="l3514"><span class="ln">3514 </span></a><span class="s0">#else</span>
<a name="l3515"><span class="ln">3515 </span></a>    <span class="s1">uint8x16_t t1 = vcombine_u8(vget_high_u8(t0t1_l), vget_high_u8(t0t1_h));</span>
<a name="l3516"><span class="ln">3516 </span></a>    <span class="s1">uint8x16_t t0 = vcombine_u8(vget_low_u8(t0t1_l),  vget_low_u8(t0t1_h));</span>
<a name="l3517"><span class="ln">3517 </span></a>    <span class="s1">uint8x16_t t3 = vcombine_u8(vget_high_u8(t2t3_l), vget_high_u8(t2t3_h));</span>
<a name="l3518"><span class="ln">3518 </span></a>    <span class="s1">uint8x16_t t2 = vcombine_u8(vget_low_u8(t2t3_l),  vget_low_u8(t2t3_h));</span>
<a name="l3519"><span class="ln">3519 </span></a><span class="s0">#endif</span>
<a name="l3520"><span class="ln">3520 </span></a>    <span class="s2">// Shift the cross products</span>
<a name="l3521"><span class="ln">3521 </span></a>    <span class="s1">uint8x16_t t0_shift = vextq_u8(t0, t0, </span><span class="s5">15</span><span class="s1">); </span><span class="s2">// t0 &lt;&lt; 8</span>
<a name="l3522"><span class="ln">3522 </span></a>    <span class="s1">uint8x16_t t1_shift = vextq_u8(t1, t1, </span><span class="s5">14</span><span class="s1">); </span><span class="s2">// t1 &lt;&lt; 16</span>
<a name="l3523"><span class="ln">3523 </span></a>    <span class="s1">uint8x16_t t2_shift = vextq_u8(t2, t2, </span><span class="s5">13</span><span class="s1">); </span><span class="s2">// t2 &lt;&lt; 24</span>
<a name="l3524"><span class="ln">3524 </span></a>    <span class="s1">uint8x16_t t3_shift = vextq_u8(t3, t3, </span><span class="s5">12</span><span class="s1">); </span><span class="s2">// t3 &lt;&lt; 32</span>
<a name="l3525"><span class="ln">3525 </span></a>
<a name="l3526"><span class="ln">3526 </span></a>    <span class="s2">// Accumulate the products</span>
<a name="l3527"><span class="ln">3527 </span></a>    <span class="s1">uint8x16_t cross1 = veorq_u8(t0_shift, t1_shift);</span>
<a name="l3528"><span class="ln">3528 </span></a>    <span class="s1">uint8x16_t cross2 = veorq_u8(t2_shift, t3_shift);</span>
<a name="l3529"><span class="ln">3529 </span></a>    <span class="s1">uint8x16_t mix    = veorq_u8(d, cross1);</span>
<a name="l3530"><span class="ln">3530 </span></a>    <span class="s1">uint8x16_t r      = veorq_u8(mix, cross2);</span>
<a name="l3531"><span class="ln">3531 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_u64_u8(r);</span>
<a name="l3532"><span class="ln">3532 </span></a><span class="s1">}</span>
<a name="l3533"><span class="ln">3533 </span></a>
<a name="l3534"><span class="ln">3534 </span></a><span class="s0">#endif </span><span class="s2">// ARMv7 polyfill</span>
<a name="l3535"><span class="ln">3535 </span></a><span class="s1">FORCE_INLINE __m128i _mm_clmulepi64_si128(__m128i _a, __m128i _b, </span><span class="s0">const int </span><span class="s1">imm)</span>
<a name="l3536"><span class="ln">3536 </span></a><span class="s1">{</span>
<a name="l3537"><span class="ln">3537 </span></a>    <span class="s1">uint64x2_t a = vreinterpretq_u64_m128i(_a);</span>
<a name="l3538"><span class="ln">3538 </span></a>    <span class="s1">uint64x2_t b = vreinterpretq_u64_m128i(_b);</span>
<a name="l3539"><span class="ln">3539 </span></a>    <span class="s0">switch </span><span class="s1">(imm &amp; </span><span class="s5">0x11</span><span class="s1">) {</span>
<a name="l3540"><span class="ln">3540 </span></a>        <span class="s0">case </span><span class="s5">0x00</span><span class="s1">: </span><span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(_sse2neon_vmull_p64(vget_low_u64(a),  vget_low_u64(b)));</span>
<a name="l3541"><span class="ln">3541 </span></a>        <span class="s0">case </span><span class="s5">0x01</span><span class="s1">: </span><span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(_sse2neon_vmull_p64(vget_high_u64(a), vget_low_u64(b)));</span>
<a name="l3542"><span class="ln">3542 </span></a>        <span class="s0">case </span><span class="s5">0x10</span><span class="s1">: </span><span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(_sse2neon_vmull_p64(vget_low_u64(a),  vget_high_u64(b)));</span>
<a name="l3543"><span class="ln">3543 </span></a>        <span class="s0">case </span><span class="s5">0x11</span><span class="s1">: </span><span class="s0">return </span><span class="s1">vreinterpretq_m128i_u64(_sse2neon_vmull_p64(vget_high_u64(a), vget_high_u64(b)));</span>
<a name="l3544"><span class="ln">3544 </span></a>        <span class="s0">default</span><span class="s1">: abort();</span>
<a name="l3545"><span class="ln">3545 </span></a>    <span class="s1">}</span>
<a name="l3546"><span class="ln">3546 </span></a><span class="s1">}</span>
<a name="l3547"><span class="ln">3547 </span></a>
<a name="l3548"><span class="ln">3548 </span></a><span class="s0">#if </span><span class="s1">!defined(__ARM_FEATURE_CRYPTO) &amp;&amp; defined(__aarch64__)</span>
<a name="l3549"><span class="ln">3549 </span></a><span class="s2">// In the absence of crypto extensions, implement aesenc using regular neon</span>
<a name="l3550"><span class="ln">3550 </span></a><span class="s2">// intrinsics instead. See:</span>
<a name="l3551"><span class="ln">3551 </span></a><span class="s2">// https://www.workofard.com/2017/01/accelerated-aes-for-the-arm64-linux-kernel/</span>
<a name="l3552"><span class="ln">3552 </span></a><span class="s2">// https://www.workofard.com/2017/07/ghash-for-low-end-cores/ and</span>
<a name="l3553"><span class="ln">3553 </span></a><span class="s2">// https://github.com/ColinIanKing/linux-next-mirror/blob/b5f466091e130caaf0735976648f72bd5e09aa84/crypto/aegis128-neon-inner.c#L52</span>
<a name="l3554"><span class="ln">3554 </span></a><span class="s2">// for more information Reproduced with permission of the author.</span>
<a name="l3555"><span class="ln">3555 </span></a><span class="s1">FORCE_INLINE __m128i _mm_aesenc_si128(__m128i EncBlock, __m128i RoundKey)</span>
<a name="l3556"><span class="ln">3556 </span></a><span class="s1">{</span>
<a name="l3557"><span class="ln">3557 </span></a>    <span class="s0">static const </span><span class="s1">uint8_t crypto_aes_sbox[</span><span class="s5">256</span><span class="s1">] = {</span>
<a name="l3558"><span class="ln">3558 </span></a>        <span class="s5">0x63</span><span class="s1">, </span><span class="s5">0x7c</span><span class="s1">, </span><span class="s5">0x77</span><span class="s1">, </span><span class="s5">0x7b</span><span class="s1">, </span><span class="s5">0xf2</span><span class="s1">, </span><span class="s5">0x6b</span><span class="s1">, </span><span class="s5">0x6f</span><span class="s1">, </span><span class="s5">0xc5</span><span class="s1">, </span><span class="s5">0x30</span><span class="s1">, </span><span class="s5">0x01</span><span class="s1">, </span><span class="s5">0x67</span><span class="s1">, </span><span class="s5">0x2b</span><span class="s1">,</span>
<a name="l3559"><span class="ln">3559 </span></a>        <span class="s5">0xfe</span><span class="s1">, </span><span class="s5">0xd7</span><span class="s1">, </span><span class="s5">0xab</span><span class="s1">, </span><span class="s5">0x76</span><span class="s1">, </span><span class="s5">0xca</span><span class="s1">, </span><span class="s5">0x82</span><span class="s1">, </span><span class="s5">0xc9</span><span class="s1">, </span><span class="s5">0x7d</span><span class="s1">, </span><span class="s5">0xfa</span><span class="s1">, </span><span class="s5">0x59</span><span class="s1">, </span><span class="s5">0x47</span><span class="s1">, </span><span class="s5">0xf0</span><span class="s1">,</span>
<a name="l3560"><span class="ln">3560 </span></a>        <span class="s5">0xad</span><span class="s1">, </span><span class="s5">0xd4</span><span class="s1">, </span><span class="s5">0xa2</span><span class="s1">, </span><span class="s5">0xaf</span><span class="s1">, </span><span class="s5">0x9c</span><span class="s1">, </span><span class="s5">0xa4</span><span class="s1">, </span><span class="s5">0x72</span><span class="s1">, </span><span class="s5">0xc0</span><span class="s1">, </span><span class="s5">0xb7</span><span class="s1">, </span><span class="s5">0xfd</span><span class="s1">, </span><span class="s5">0x93</span><span class="s1">, </span><span class="s5">0x26</span><span class="s1">,</span>
<a name="l3561"><span class="ln">3561 </span></a>        <span class="s5">0x36</span><span class="s1">, </span><span class="s5">0x3f</span><span class="s1">, </span><span class="s5">0xf7</span><span class="s1">, </span><span class="s5">0xcc</span><span class="s1">, </span><span class="s5">0x34</span><span class="s1">, </span><span class="s5">0xa5</span><span class="s1">, </span><span class="s5">0xe5</span><span class="s1">, </span><span class="s5">0xf1</span><span class="s1">, </span><span class="s5">0x71</span><span class="s1">, </span><span class="s5">0xd8</span><span class="s1">, </span><span class="s5">0x31</span><span class="s1">, </span><span class="s5">0x15</span><span class="s1">,</span>
<a name="l3562"><span class="ln">3562 </span></a>        <span class="s5">0x04</span><span class="s1">, </span><span class="s5">0xc7</span><span class="s1">, </span><span class="s5">0x23</span><span class="s1">, </span><span class="s5">0xc3</span><span class="s1">, </span><span class="s5">0x18</span><span class="s1">, </span><span class="s5">0x96</span><span class="s1">, </span><span class="s5">0x05</span><span class="s1">, </span><span class="s5">0x9a</span><span class="s1">, </span><span class="s5">0x07</span><span class="s1">, </span><span class="s5">0x12</span><span class="s1">, </span><span class="s5">0x80</span><span class="s1">, </span><span class="s5">0xe2</span><span class="s1">,</span>
<a name="l3563"><span class="ln">3563 </span></a>        <span class="s5">0xeb</span><span class="s1">, </span><span class="s5">0x27</span><span class="s1">, </span><span class="s5">0xb2</span><span class="s1">, </span><span class="s5">0x75</span><span class="s1">, </span><span class="s5">0x09</span><span class="s1">, </span><span class="s5">0x83</span><span class="s1">, </span><span class="s5">0x2c</span><span class="s1">, </span><span class="s5">0x1a</span><span class="s1">, </span><span class="s5">0x1b</span><span class="s1">, </span><span class="s5">0x6e</span><span class="s1">, </span><span class="s5">0x5a</span><span class="s1">, </span><span class="s5">0xa0</span><span class="s1">,</span>
<a name="l3564"><span class="ln">3564 </span></a>        <span class="s5">0x52</span><span class="s1">, </span><span class="s5">0x3b</span><span class="s1">, </span><span class="s5">0xd6</span><span class="s1">, </span><span class="s5">0xb3</span><span class="s1">, </span><span class="s5">0x29</span><span class="s1">, </span><span class="s5">0xe3</span><span class="s1">, </span><span class="s5">0x2f</span><span class="s1">, </span><span class="s5">0x84</span><span class="s1">, </span><span class="s5">0x53</span><span class="s1">, </span><span class="s5">0xd1</span><span class="s1">, </span><span class="s5">0x00</span><span class="s1">, </span><span class="s5">0xed</span><span class="s1">,</span>
<a name="l3565"><span class="ln">3565 </span></a>        <span class="s5">0x20</span><span class="s1">, </span><span class="s5">0xfc</span><span class="s1">, </span><span class="s5">0xb1</span><span class="s1">, </span><span class="s5">0x5b</span><span class="s1">, </span><span class="s5">0x6a</span><span class="s1">, </span><span class="s5">0xcb</span><span class="s1">, </span><span class="s5">0xbe</span><span class="s1">, </span><span class="s5">0x39</span><span class="s1">, </span><span class="s5">0x4a</span><span class="s1">, </span><span class="s5">0x4c</span><span class="s1">, </span><span class="s5">0x58</span><span class="s1">, </span><span class="s5">0xcf</span><span class="s1">,</span>
<a name="l3566"><span class="ln">3566 </span></a>        <span class="s5">0xd0</span><span class="s1">, </span><span class="s5">0xef</span><span class="s1">, </span><span class="s5">0xaa</span><span class="s1">, </span><span class="s5">0xfb</span><span class="s1">, </span><span class="s5">0x43</span><span class="s1">, </span><span class="s5">0x4d</span><span class="s1">, </span><span class="s5">0x33</span><span class="s1">, </span><span class="s5">0x85</span><span class="s1">, </span><span class="s5">0x45</span><span class="s1">, </span><span class="s5">0xf9</span><span class="s1">, </span><span class="s5">0x02</span><span class="s1">, </span><span class="s5">0x7f</span><span class="s1">,</span>
<a name="l3567"><span class="ln">3567 </span></a>        <span class="s5">0x50</span><span class="s1">, </span><span class="s5">0x3c</span><span class="s1">, </span><span class="s5">0x9f</span><span class="s1">, </span><span class="s5">0xa8</span><span class="s1">, </span><span class="s5">0x51</span><span class="s1">, </span><span class="s5">0xa3</span><span class="s1">, </span><span class="s5">0x40</span><span class="s1">, </span><span class="s5">0x8f</span><span class="s1">, </span><span class="s5">0x92</span><span class="s1">, </span><span class="s5">0x9d</span><span class="s1">, </span><span class="s5">0x38</span><span class="s1">, </span><span class="s5">0xf5</span><span class="s1">,</span>
<a name="l3568"><span class="ln">3568 </span></a>        <span class="s5">0xbc</span><span class="s1">, </span><span class="s5">0xb6</span><span class="s1">, </span><span class="s5">0xda</span><span class="s1">, </span><span class="s5">0x21</span><span class="s1">, </span><span class="s5">0x10</span><span class="s1">, </span><span class="s5">0xff</span><span class="s1">, </span><span class="s5">0xf3</span><span class="s1">, </span><span class="s5">0xd2</span><span class="s1">, </span><span class="s5">0xcd</span><span class="s1">, </span><span class="s5">0x0c</span><span class="s1">, </span><span class="s5">0x13</span><span class="s1">, </span><span class="s5">0xec</span><span class="s1">,</span>
<a name="l3569"><span class="ln">3569 </span></a>        <span class="s5">0x5f</span><span class="s1">, </span><span class="s5">0x97</span><span class="s1">, </span><span class="s5">0x44</span><span class="s1">, </span><span class="s5">0x17</span><span class="s1">, </span><span class="s5">0xc4</span><span class="s1">, </span><span class="s5">0xa7</span><span class="s1">, </span><span class="s5">0x7e</span><span class="s1">, </span><span class="s5">0x3d</span><span class="s1">, </span><span class="s5">0x64</span><span class="s1">, </span><span class="s5">0x5d</span><span class="s1">, </span><span class="s5">0x19</span><span class="s1">, </span><span class="s5">0x73</span><span class="s1">,</span>
<a name="l3570"><span class="ln">3570 </span></a>        <span class="s5">0x60</span><span class="s1">, </span><span class="s5">0x81</span><span class="s1">, </span><span class="s5">0x4f</span><span class="s1">, </span><span class="s5">0xdc</span><span class="s1">, </span><span class="s5">0x22</span><span class="s1">, </span><span class="s5">0x2a</span><span class="s1">, </span><span class="s5">0x90</span><span class="s1">, </span><span class="s5">0x88</span><span class="s1">, </span><span class="s5">0x46</span><span class="s1">, </span><span class="s5">0xee</span><span class="s1">, </span><span class="s5">0xb8</span><span class="s1">, </span><span class="s5">0x14</span><span class="s1">,</span>
<a name="l3571"><span class="ln">3571 </span></a>        <span class="s5">0xde</span><span class="s1">, </span><span class="s5">0x5e</span><span class="s1">, </span><span class="s5">0x0b</span><span class="s1">, </span><span class="s5">0xdb</span><span class="s1">, </span><span class="s5">0xe0</span><span class="s1">, </span><span class="s5">0x32</span><span class="s1">, </span><span class="s5">0x3a</span><span class="s1">, </span><span class="s5">0x0a</span><span class="s1">, </span><span class="s5">0x49</span><span class="s1">, </span><span class="s5">0x06</span><span class="s1">, </span><span class="s5">0x24</span><span class="s1">, </span><span class="s5">0x5c</span><span class="s1">,</span>
<a name="l3572"><span class="ln">3572 </span></a>        <span class="s5">0xc2</span><span class="s1">, </span><span class="s5">0xd3</span><span class="s1">, </span><span class="s5">0xac</span><span class="s1">, </span><span class="s5">0x62</span><span class="s1">, </span><span class="s5">0x91</span><span class="s1">, </span><span class="s5">0x95</span><span class="s1">, </span><span class="s5">0xe4</span><span class="s1">, </span><span class="s5">0x79</span><span class="s1">, </span><span class="s5">0xe7</span><span class="s1">, </span><span class="s5">0xc8</span><span class="s1">, </span><span class="s5">0x37</span><span class="s1">, </span><span class="s5">0x6d</span><span class="s1">,</span>
<a name="l3573"><span class="ln">3573 </span></a>        <span class="s5">0x8d</span><span class="s1">, </span><span class="s5">0xd5</span><span class="s1">, </span><span class="s5">0x4e</span><span class="s1">, </span><span class="s5">0xa9</span><span class="s1">, </span><span class="s5">0x6c</span><span class="s1">, </span><span class="s5">0x56</span><span class="s1">, </span><span class="s5">0xf4</span><span class="s1">, </span><span class="s5">0xea</span><span class="s1">, </span><span class="s5">0x65</span><span class="s1">, </span><span class="s5">0x7a</span><span class="s1">, </span><span class="s5">0xae</span><span class="s1">, </span><span class="s5">0x08</span><span class="s1">,</span>
<a name="l3574"><span class="ln">3574 </span></a>        <span class="s5">0xba</span><span class="s1">, </span><span class="s5">0x78</span><span class="s1">, </span><span class="s5">0x25</span><span class="s1">, </span><span class="s5">0x2e</span><span class="s1">, </span><span class="s5">0x1c</span><span class="s1">, </span><span class="s5">0xa6</span><span class="s1">, </span><span class="s5">0xb4</span><span class="s1">, </span><span class="s5">0xc6</span><span class="s1">, </span><span class="s5">0xe8</span><span class="s1">, </span><span class="s5">0xdd</span><span class="s1">, </span><span class="s5">0x74</span><span class="s1">, </span><span class="s5">0x1f</span><span class="s1">,</span>
<a name="l3575"><span class="ln">3575 </span></a>        <span class="s5">0x4b</span><span class="s1">, </span><span class="s5">0xbd</span><span class="s1">, </span><span class="s5">0x8b</span><span class="s1">, </span><span class="s5">0x8a</span><span class="s1">, </span><span class="s5">0x70</span><span class="s1">, </span><span class="s5">0x3e</span><span class="s1">, </span><span class="s5">0xb5</span><span class="s1">, </span><span class="s5">0x66</span><span class="s1">, </span><span class="s5">0x48</span><span class="s1">, </span><span class="s5">0x03</span><span class="s1">, </span><span class="s5">0xf6</span><span class="s1">, </span><span class="s5">0x0e</span><span class="s1">,</span>
<a name="l3576"><span class="ln">3576 </span></a>        <span class="s5">0x61</span><span class="s1">, </span><span class="s5">0x35</span><span class="s1">, </span><span class="s5">0x57</span><span class="s1">, </span><span class="s5">0xb9</span><span class="s1">, </span><span class="s5">0x86</span><span class="s1">, </span><span class="s5">0xc1</span><span class="s1">, </span><span class="s5">0x1d</span><span class="s1">, </span><span class="s5">0x9e</span><span class="s1">, </span><span class="s5">0xe1</span><span class="s1">, </span><span class="s5">0xf8</span><span class="s1">, </span><span class="s5">0x98</span><span class="s1">, </span><span class="s5">0x11</span><span class="s1">,</span>
<a name="l3577"><span class="ln">3577 </span></a>        <span class="s5">0x69</span><span class="s1">, </span><span class="s5">0xd9</span><span class="s1">, </span><span class="s5">0x8e</span><span class="s1">, </span><span class="s5">0x94</span><span class="s1">, </span><span class="s5">0x9b</span><span class="s1">, </span><span class="s5">0x1e</span><span class="s1">, </span><span class="s5">0x87</span><span class="s1">, </span><span class="s5">0xe9</span><span class="s1">, </span><span class="s5">0xce</span><span class="s1">, </span><span class="s5">0x55</span><span class="s1">, </span><span class="s5">0x28</span><span class="s1">, </span><span class="s5">0xdf</span><span class="s1">,</span>
<a name="l3578"><span class="ln">3578 </span></a>        <span class="s5">0x8c</span><span class="s1">, </span><span class="s5">0xa1</span><span class="s1">, </span><span class="s5">0x89</span><span class="s1">, </span><span class="s5">0x0d</span><span class="s1">, </span><span class="s5">0xbf</span><span class="s1">, </span><span class="s5">0xe6</span><span class="s1">, </span><span class="s5">0x42</span><span class="s1">, </span><span class="s5">0x68</span><span class="s1">, </span><span class="s5">0x41</span><span class="s1">, </span><span class="s5">0x99</span><span class="s1">, </span><span class="s5">0x2d</span><span class="s1">, </span><span class="s5">0x0f</span><span class="s1">,</span>
<a name="l3579"><span class="ln">3579 </span></a>        <span class="s5">0xb0</span><span class="s1">, </span><span class="s5">0x54</span><span class="s1">, </span><span class="s5">0xbb</span><span class="s1">, </span><span class="s5">0x16</span><span class="s1">};</span>
<a name="l3580"><span class="ln">3580 </span></a>    <span class="s0">static const </span><span class="s1">uint8_t shift_rows[] = {</span><span class="s5">0x0</span><span class="s1">, </span><span class="s5">0x5</span><span class="s1">, </span><span class="s5">0xa</span><span class="s1">, </span><span class="s5">0xf</span><span class="s1">, </span><span class="s5">0x4</span><span class="s1">, </span><span class="s5">0x9</span><span class="s1">,</span>
<a name="l3581"><span class="ln">3581 </span></a>                                         <span class="s5">0xe</span><span class="s1">, </span><span class="s5">0x3</span><span class="s1">, </span><span class="s5">0x8</span><span class="s1">, </span><span class="s5">0xd</span><span class="s1">, </span><span class="s5">0x2</span><span class="s1">, </span><span class="s5">0x7</span><span class="s1">,</span>
<a name="l3582"><span class="ln">3582 </span></a>                                         <span class="s5">0xc</span><span class="s1">, </span><span class="s5">0x1</span><span class="s1">, </span><span class="s5">0x6</span><span class="s1">, </span><span class="s5">0xb</span><span class="s1">};</span>
<a name="l3583"><span class="ln">3583 </span></a>    <span class="s0">static const </span><span class="s1">uint8_t ror32by8[] = {</span><span class="s5">0x1</span><span class="s1">, </span><span class="s5">0x2</span><span class="s1">, </span><span class="s5">0x3</span><span class="s1">, </span><span class="s5">0x0</span><span class="s1">, </span><span class="s5">0x5</span><span class="s1">, </span><span class="s5">0x6</span><span class="s1">, </span><span class="s5">0x7</span><span class="s1">, </span><span class="s5">0x4</span><span class="s1">,</span>
<a name="l3584"><span class="ln">3584 </span></a>                                       <span class="s5">0x9</span><span class="s1">, </span><span class="s5">0xa</span><span class="s1">, </span><span class="s5">0xb</span><span class="s1">, </span><span class="s5">0x8</span><span class="s1">, </span><span class="s5">0xd</span><span class="s1">, </span><span class="s5">0xe</span><span class="s1">, </span><span class="s5">0xf</span><span class="s1">, </span><span class="s5">0xc</span><span class="s1">};</span>
<a name="l3585"><span class="ln">3585 </span></a>
<a name="l3586"><span class="ln">3586 </span></a>    <span class="s1">uint8x16_t v;</span>
<a name="l3587"><span class="ln">3587 </span></a>    <span class="s1">uint8x16_t w = vreinterpretq_u8_m128i(EncBlock);</span>
<a name="l3588"><span class="ln">3588 </span></a>
<a name="l3589"><span class="ln">3589 </span></a>    <span class="s2">// shift rows</span>
<a name="l3590"><span class="ln">3590 </span></a>    <span class="s1">w = vqtbl1q_u8(w, vld1q_u8(shift_rows));</span>
<a name="l3591"><span class="ln">3591 </span></a>
<a name="l3592"><span class="ln">3592 </span></a>    <span class="s2">// sub bytes</span>
<a name="l3593"><span class="ln">3593 </span></a>    <span class="s1">v = vqtbl4q_u8(vld1q_u8_x4(crypto_aes_sbox), w);</span>
<a name="l3594"><span class="ln">3594 </span></a>    <span class="s1">v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + </span><span class="s5">0x40</span><span class="s1">), w - </span><span class="s5">0x40</span><span class="s1">);</span>
<a name="l3595"><span class="ln">3595 </span></a>    <span class="s1">v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + </span><span class="s5">0x80</span><span class="s1">), w - </span><span class="s5">0x80</span><span class="s1">);</span>
<a name="l3596"><span class="ln">3596 </span></a>    <span class="s1">v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + </span><span class="s5">0xc0</span><span class="s1">), w - </span><span class="s5">0xc0</span><span class="s1">);</span>
<a name="l3597"><span class="ln">3597 </span></a>
<a name="l3598"><span class="ln">3598 </span></a>    <span class="s2">// mix columns</span>
<a name="l3599"><span class="ln">3599 </span></a>    <span class="s1">w = (v &lt;&lt; </span><span class="s5">1</span><span class="s1">) ^ (uint8x16_t)(((int8x16_t) v &gt;&gt; </span><span class="s5">7</span><span class="s1">) &amp; </span><span class="s5">0x1b</span><span class="s1">);</span>
<a name="l3600"><span class="ln">3600 </span></a>    <span class="s1">w ^= (uint8x16_t) vrev32q_u16((uint16x8_t) v);</span>
<a name="l3601"><span class="ln">3601 </span></a>    <span class="s1">w ^= vqtbl1q_u8(v ^ w, vld1q_u8(ror32by8));</span>
<a name="l3602"><span class="ln">3602 </span></a>
<a name="l3603"><span class="ln">3603 </span></a>    <span class="s2">//  add round key</span>
<a name="l3604"><span class="ln">3604 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(w) ^ RoundKey;</span>
<a name="l3605"><span class="ln">3605 </span></a><span class="s1">}</span>
<a name="l3606"><span class="ln">3606 </span></a><span class="s1">#elif defined(__ARM_FEATURE_CRYPTO)</span>
<a name="l3607"><span class="ln">3607 </span></a><span class="s2">// Implements equivalent of 'aesenc' by combining AESE (with an empty key) and</span>
<a name="l3608"><span class="ln">3608 </span></a><span class="s2">// AESMC and then manually applying the real key as an xor operation This</span>
<a name="l3609"><span class="ln">3609 </span></a><span class="s2">// unfortunately means an additional xor op; the compiler should be able to</span>
<a name="l3610"><span class="ln">3610 </span></a><span class="s2">// optimise this away for repeated calls however See</span>
<a name="l3611"><span class="ln">3611 </span></a><span class="s2">// https://blog.michaelbrase.com/2018/05/08/emulating-x86-aes-intrinsics-on-armv8-a</span>
<a name="l3612"><span class="ln">3612 </span></a><span class="s2">// for more details.</span>
<a name="l3613"><span class="ln">3613 </span></a><span class="s4">inline </span><span class="s1">__m128i _mm_aesenc_si128(__m128i a, __m128i b)</span>
<a name="l3614"><span class="ln">3614 </span></a><span class="s1">{</span>
<a name="l3615"><span class="ln">3615 </span></a>    <span class="s0">return </span><span class="s1">vreinterpretq_m128i_u8(</span>
<a name="l3616"><span class="ln">3616 </span></a>        <span class="s1">vaesmcq_u8(vaeseq_u8(vreinterpretq_u8_m128i(a), vdupq_n_u8(</span><span class="s5">0</span><span class="s1">))) ^</span>
<a name="l3617"><span class="ln">3617 </span></a>        <span class="s1">vreinterpretq_u8_m128i(b));</span>
<a name="l3618"><span class="ln">3618 </span></a><span class="s1">}</span>
<a name="l3619"><span class="ln">3619 </span></a><span class="s0">#endif</span>
<a name="l3620"><span class="ln">3620 </span></a>
<a name="l3621"><span class="ln">3621 </span></a><span class="s2">// ******************************************</span>
<a name="l3622"><span class="ln">3622 </span></a><span class="s2">// Streaming Extensions</span>
<a name="l3623"><span class="ln">3623 </span></a><span class="s2">// ******************************************</span>
<a name="l3624"><span class="ln">3624 </span></a>
<a name="l3625"><span class="ln">3625 </span></a><span class="s2">// Guarantees that every preceding store is globally visible before any</span>
<a name="l3626"><span class="ln">3626 </span></a><span class="s2">// subsequent store.</span>
<a name="l3627"><span class="ln">3627 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/5h2w73d1%28v=vs.90%29.aspx</span>
<a name="l3628"><span class="ln">3628 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_sfence(</span><span class="s0">void</span><span class="s1">)</span>
<a name="l3629"><span class="ln">3629 </span></a><span class="s1">{</span>
<a name="l3630"><span class="ln">3630 </span></a>    <span class="s1">__sync_synchronize();</span>
<a name="l3631"><span class="ln">3631 </span></a><span class="s1">}</span>
<a name="l3632"><span class="ln">3632 </span></a>
<a name="l3633"><span class="ln">3633 </span></a><span class="s2">// Stores the data in a to the address p without polluting the caches.  If the</span>
<a name="l3634"><span class="ln">3634 </span></a><span class="s2">// cache line containing address p is already in the cache, the cache will be</span>
<a name="l3635"><span class="ln">3635 </span></a><span class="s2">// updated.Address p must be 16 - byte aligned.</span>
<a name="l3636"><span class="ln">3636 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ba08y07y%28v=vs.90%29.aspx</span>
<a name="l3637"><span class="ln">3637 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_stream_si128(__m128i *p, __m128i a)</span>
<a name="l3638"><span class="ln">3638 </span></a><span class="s1">{</span>
<a name="l3639"><span class="ln">3639 </span></a>    <span class="s1">vst1q_s64((int64_t *) p, vreinterpretq_s64_m128i(a));</span>
<a name="l3640"><span class="ln">3640 </span></a><span class="s1">}</span>
<a name="l3641"><span class="ln">3641 </span></a>
<a name="l3642"><span class="ln">3642 </span></a><span class="s2">// Cache line containing p is flushed and invalidated from all caches in the</span>
<a name="l3643"><span class="ln">3643 </span></a><span class="s2">// coherency domain. :</span>
<a name="l3644"><span class="ln">3644 </span></a><span class="s2">// https://msdn.microsoft.com/en-us/library/ba08y07y(v=vs.100).aspx</span>
<a name="l3645"><span class="ln">3645 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_clflush(</span><span class="s0">void const </span><span class="s1">*p)</span>
<a name="l3646"><span class="ln">3646 </span></a><span class="s1">{</span>
<a name="l3647"><span class="ln">3647 </span></a>    <span class="s1">(</span><span class="s0">void</span><span class="s1">)p;</span>
<a name="l3648"><span class="ln">3648 </span></a>    <span class="s2">// no corollary for Neon?</span>
<a name="l3649"><span class="ln">3649 </span></a><span class="s1">}</span>
<a name="l3650"><span class="ln">3650 </span></a>
<a name="l3651"><span class="ln">3651 </span></a><span class="s2">// Allocate aligned blocks of memory.</span>
<a name="l3652"><span class="ln">3652 </span></a><span class="s2">// https://software.intel.com/en-us/</span>
<a name="l3653"><span class="ln">3653 </span></a><span class="s2">//         cpp-compiler-developer-guide-and-reference-allocating-and-freeing-aligned-memory-blocks</span>
<a name="l3654"><span class="ln">3654 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">*_mm_malloc(size_t size, size_t align)</span>
<a name="l3655"><span class="ln">3655 </span></a><span class="s1">{</span>
<a name="l3656"><span class="ln">3656 </span></a>    <span class="s0">void </span><span class="s1">*ptr;</span>
<a name="l3657"><span class="ln">3657 </span></a>    <span class="s0">if </span><span class="s1">(align == </span><span class="s5">1</span><span class="s1">)</span>
<a name="l3658"><span class="ln">3658 </span></a>        <span class="s0">return </span><span class="s1">malloc(size);</span>
<a name="l3659"><span class="ln">3659 </span></a>    <span class="s0">if </span><span class="s1">(align == </span><span class="s5">2 </span><span class="s1">|| (</span><span class="s0">sizeof</span><span class="s1">(</span><span class="s0">void </span><span class="s1">*) == </span><span class="s5">8 </span><span class="s1">&amp;&amp; align == </span><span class="s5">4</span><span class="s1">))</span>
<a name="l3660"><span class="ln">3660 </span></a>        <span class="s1">align = </span><span class="s0">sizeof</span><span class="s1">(</span><span class="s0">void </span><span class="s1">*);</span>
<a name="l3661"><span class="ln">3661 </span></a>    <span class="s0">if </span><span class="s1">(!posix_memalign(&amp;ptr, align, size))</span>
<a name="l3662"><span class="ln">3662 </span></a>        <span class="s0">return </span><span class="s1">ptr;</span>
<a name="l3663"><span class="ln">3663 </span></a>    <span class="s0">return </span><span class="s1">NULL;</span>
<a name="l3664"><span class="ln">3664 </span></a><span class="s1">}</span>
<a name="l3665"><span class="ln">3665 </span></a>
<a name="l3666"><span class="ln">3666 </span></a><span class="s1">FORCE_INLINE </span><span class="s0">void </span><span class="s1">_mm_free(</span><span class="s0">void </span><span class="s1">*addr)</span>
<a name="l3667"><span class="ln">3667 </span></a><span class="s1">{</span>
<a name="l3668"><span class="ln">3668 </span></a>    <span class="s1">free(addr);</span>
<a name="l3669"><span class="ln">3669 </span></a><span class="s1">}</span>
<a name="l3670"><span class="ln">3670 </span></a>
<a name="l3671"><span class="ln">3671 </span></a><span class="s0">#if </span><span class="s1">defined(__GNUC__) || defined(__clang__)</span>
<a name="l3672"><span class="ln">3672 </span></a><span class="s1">#pragma pop_macro(</span><span class="s3">&quot;ALIGN_STRUCT&quot;</span><span class="s1">)</span>
<a name="l3673"><span class="ln">3673 </span></a><span class="s1">#pragma pop_macro(</span><span class="s3">&quot;FORCE_INLINE&quot;</span><span class="s1">)</span>
<a name="l3674"><span class="ln">3674 </span></a><span class="s0">#endif</span>
<a name="l3675"><span class="ln">3675 </span></a>
<a name="l3676"><span class="ln">3676 </span></a><span class="s0">#endif</span>
<a name="l3677"><span class="ln">3677 </span></a></pre>
</body>
</html>