{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518721059306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518721059306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 10:57:37 2018 " "Processing started: Thu Feb 15 10:57:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518721059306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721059306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721059306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518721059681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518721059681 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LEDtest.bdf " "Can't analyze file -- file LEDtest.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1518721066953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721066953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721066953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721066953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721066953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmcounter " "Found entity 1: lpmcounter" {  } { { "lpmcounter.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/lpmcounter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721066969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721066969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fatcount.v 1 1 " "Found 1 design units, including 1 entities, in source file fatcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 fatcount " "Found entity 1: fatcount" {  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/fatcount.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721066969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721066969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518721067078 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bout " "Converted elements in bus name \"bout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[1\] bout1 " "Converted element name(s) from \"bout\[1\]\" to \"bout1\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 312 96 224 336 "bout\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[2\] bout2 " "Converted element name(s) from \"bout\[2\]\" to \"bout2\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 448 96 238 465 "bout\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[3\] bout3 " "Converted element name(s) from \"bout\[3\]\" to \"bout3\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 576 96 238 593 "bout\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[4\] bout4 " "Converted element name(s) from \"bout\[4\]\" to \"bout4\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 696 88 240 720 "bout\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[5\] bout5 " "Converted element name(s) from \"bout\[5\]\" to \"bout5\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 832 192 234 849 "bout\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[3..0\] bout3..0 " "Converted element name(s) from \"bout\[3..0\]\" to \"bout3..0\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 192 304 384 209 "bout\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[6\] bout6 " "Converted element name(s) from \"bout\[6\]\" to \"bout6\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 856 192 232 873 "bout\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[7\] bout7 " "Converted element name(s) from \"bout\[7\]\" to \"bout7\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 880 192 235 897 "bout\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout\[7..4\] bout7..4 " "Converted element name(s) from \"bout\[7..4\]\" to \"bout7..4\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 320 304 384 337 "bout\[7..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067078 ""}  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 312 96 224 336 "bout\[1\]" "" } { 448 96 238 465 "bout\[2\]" "" } { 576 96 238 593 "bout\[3\]" "" } { 696 88 240 720 "bout\[4\]" "" } { 832 192 234 849 "bout\[5\]" "" } { 192 304 384 209 "bout\[3..0\]" "" } { 856 192 232 873 "bout\[6\]" "" } { 880 192 235 897 "bout\[7\]" "" } { 320 304 384 337 "bout\[7..4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1518721067078 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bout1 " "Converted elements in bus name \"bout1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bout1\[0\] bout10 " "Converted element name(s) from \"bout1\[0\]\" to \"bout10\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 192 96 240 209 "bout1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067094 ""}  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 192 96 240 209 "bout1\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1518721067094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segment 7segment:inst9 " "Elaborating entity \"7segment\" for hierarchy \"7segment:inst9\"" {  } { { "Counter.bdf" "inst9" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 48 384 528 144 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fatcount fatcount:inst2 " "Elaborating entity \"fatcount\" for hierarchy \"fatcount:inst2\"" {  } { { "Counter.bdf" "inst2" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 48 -24 120 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter fatcount:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"fatcount:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "fatcount.v" "LPM_COUNTER_component" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/fatcount.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fatcount:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"fatcount:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/fatcount.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fatcount:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"fatcount:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000000 " "Parameter \"lpm_modulus\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518721067157 ""}  } { { "fatcount.v" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/fatcount.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518721067157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnk " "Found entity 1: cntr_qnk" {  } { { "db/cntr_qnk.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/db/cntr_qnk.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721067188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721067188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnk fatcount:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_qnk:auto_generated " "Elaborating entity \"cntr_qnk\" for hierarchy \"fatcount:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_qnk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eic " "Found entity 1: cmpr_eic" {  } { { "db/cmpr_eic.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/db/cmpr_eic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518721067219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721067219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eic fatcount:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_qnk:auto_generated\|cmpr_eic:cmpr1 " "Elaborating entity \"cmpr_eic\" for hierarchy \"fatcount:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_qnk:auto_generated\|cmpr_eic:cmpr1\"" {  } { { "db/cntr_qnk.tdf" "cmpr1" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/db/cntr_qnk.tdf" 168 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518721067219 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "bout0 " "Node \"bout0\" is missing source" {  } { { "Counter.bdf" "bout0" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_3/Counter.bdf" { { 192 304 384 209 "bout\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1518721067719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518721068095 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 10:57:48 2018 " "Processing ended: Thu Feb 15 10:57:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518721068095 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518721068095 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518721068095 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721068095 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518721068845 ""}
