// Seed: 1451531446
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4
);
  always @(negedge id_0) $display(1'b0);
  wire id_6;
  module_0(
      id_6, id_6
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input wand id_8
);
  assign id_3 = (id_5);
  assign id_2 = id_5;
  supply1 id_10;
  assign id_10 = id_4;
  assign id_0  = 1'b0;
  tri0 id_11 = 1;
  module_0(
      id_11, id_11
  );
  uwire id_12 = 1;
  wire  id_13 = id_5;
endmodule
