
BOOTLOADER_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000014  08017000  08017000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004e98  08017020  08017020  00002020  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000844  0801beb8  0801beb8  00006eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801c6fc  0801c6fc  00008068  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0801c6fc  0801c6fc  000076fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801c704  0801c704  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801c704  0801c704  00007704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0801c708  0801c708  00007708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000068  20000000  0801c70c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001a38  20000068  0801c774  00008068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001aa0  0801c774  00008aa0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032f7e  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b80  00000000  00000000  0003b016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00029f08  00000000  00000000  0003fb96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010c8  00000000  00000000  00069aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00005443  00000000  00000000  0006ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028c37  00000000  00000000  0006ffab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002dbe6  00000000  00000000  00098be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f21c3  00000000  00000000  000c67c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001b898b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003668  00000000  00000000  001b89d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000009c  00000000  00000000  001bc038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08017020 <__do_global_dtors_aux>:
 8017020:	b510      	push	{r4, lr}
 8017022:	4c05      	ldr	r4, [pc, #20]	@ (8017038 <__do_global_dtors_aux+0x18>)
 8017024:	7823      	ldrb	r3, [r4, #0]
 8017026:	b933      	cbnz	r3, 8017036 <__do_global_dtors_aux+0x16>
 8017028:	4b04      	ldr	r3, [pc, #16]	@ (801703c <__do_global_dtors_aux+0x1c>)
 801702a:	b113      	cbz	r3, 8017032 <__do_global_dtors_aux+0x12>
 801702c:	4804      	ldr	r0, [pc, #16]	@ (8017040 <__do_global_dtors_aux+0x20>)
 801702e:	f3af 8000 	nop.w
 8017032:	2301      	movs	r3, #1
 8017034:	7023      	strb	r3, [r4, #0]
 8017036:	bd10      	pop	{r4, pc}
 8017038:	20000068 	.word	0x20000068
 801703c:	00000000 	.word	0x00000000
 8017040:	0801bea0 	.word	0x0801bea0

08017044 <frame_dummy>:
 8017044:	b508      	push	{r3, lr}
 8017046:	4b03      	ldr	r3, [pc, #12]	@ (8017054 <frame_dummy+0x10>)
 8017048:	b11b      	cbz	r3, 8017052 <frame_dummy+0xe>
 801704a:	4903      	ldr	r1, [pc, #12]	@ (8017058 <frame_dummy+0x14>)
 801704c:	4803      	ldr	r0, [pc, #12]	@ (801705c <frame_dummy+0x18>)
 801704e:	f3af 8000 	nop.w
 8017052:	bd08      	pop	{r3, pc}
 8017054:	00000000 	.word	0x00000000
 8017058:	2000006c 	.word	0x2000006c
 801705c:	0801bea0 	.word	0x0801bea0

08017060 <memchr>:
 8017060:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8017064:	2a10      	cmp	r2, #16
 8017066:	db2b      	blt.n	80170c0 <memchr+0x60>
 8017068:	f010 0f07 	tst.w	r0, #7
 801706c:	d008      	beq.n	8017080 <memchr+0x20>
 801706e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017072:	3a01      	subs	r2, #1
 8017074:	428b      	cmp	r3, r1
 8017076:	d02d      	beq.n	80170d4 <memchr+0x74>
 8017078:	f010 0f07 	tst.w	r0, #7
 801707c:	b342      	cbz	r2, 80170d0 <memchr+0x70>
 801707e:	d1f6      	bne.n	801706e <memchr+0xe>
 8017080:	b4f0      	push	{r4, r5, r6, r7}
 8017082:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8017086:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801708a:	f022 0407 	bic.w	r4, r2, #7
 801708e:	f07f 0700 	mvns.w	r7, #0
 8017092:	2300      	movs	r3, #0
 8017094:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8017098:	3c08      	subs	r4, #8
 801709a:	ea85 0501 	eor.w	r5, r5, r1
 801709e:	ea86 0601 	eor.w	r6, r6, r1
 80170a2:	fa85 f547 	uadd8	r5, r5, r7
 80170a6:	faa3 f587 	sel	r5, r3, r7
 80170aa:	fa86 f647 	uadd8	r6, r6, r7
 80170ae:	faa5 f687 	sel	r6, r5, r7
 80170b2:	b98e      	cbnz	r6, 80170d8 <memchr+0x78>
 80170b4:	d1ee      	bne.n	8017094 <memchr+0x34>
 80170b6:	bcf0      	pop	{r4, r5, r6, r7}
 80170b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80170bc:	f002 0207 	and.w	r2, r2, #7
 80170c0:	b132      	cbz	r2, 80170d0 <memchr+0x70>
 80170c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80170c6:	3a01      	subs	r2, #1
 80170c8:	ea83 0301 	eor.w	r3, r3, r1
 80170cc:	b113      	cbz	r3, 80170d4 <memchr+0x74>
 80170ce:	d1f8      	bne.n	80170c2 <memchr+0x62>
 80170d0:	2000      	movs	r0, #0
 80170d2:	4770      	bx	lr
 80170d4:	3801      	subs	r0, #1
 80170d6:	4770      	bx	lr
 80170d8:	2d00      	cmp	r5, #0
 80170da:	bf06      	itte	eq
 80170dc:	4635      	moveq	r5, r6
 80170de:	3803      	subeq	r0, #3
 80170e0:	3807      	subne	r0, #7
 80170e2:	f015 0f01 	tst.w	r5, #1
 80170e6:	d107      	bne.n	80170f8 <memchr+0x98>
 80170e8:	3001      	adds	r0, #1
 80170ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80170ee:	bf02      	ittt	eq
 80170f0:	3001      	addeq	r0, #1
 80170f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80170f6:	3001      	addeq	r0, #1
 80170f8:	bcf0      	pop	{r4, r5, r6, r7}
 80170fa:	3801      	subs	r0, #1
 80170fc:	4770      	bx	lr
 80170fe:	bf00      	nop

08017100 <__aeabi_uldivmod>:
 8017100:	b953      	cbnz	r3, 8017118 <__aeabi_uldivmod+0x18>
 8017102:	b94a      	cbnz	r2, 8017118 <__aeabi_uldivmod+0x18>
 8017104:	2900      	cmp	r1, #0
 8017106:	bf08      	it	eq
 8017108:	2800      	cmpeq	r0, #0
 801710a:	bf1c      	itt	ne
 801710c:	f04f 31ff 	movne.w	r1, #4294967295
 8017110:	f04f 30ff 	movne.w	r0, #4294967295
 8017114:	f000 b988 	b.w	8017428 <__aeabi_idiv0>
 8017118:	f1ad 0c08 	sub.w	ip, sp, #8
 801711c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8017120:	f000 f806 	bl	8017130 <__udivmoddi4>
 8017124:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801712c:	b004      	add	sp, #16
 801712e:	4770      	bx	lr

08017130 <__udivmoddi4>:
 8017130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017134:	9d08      	ldr	r5, [sp, #32]
 8017136:	468e      	mov	lr, r1
 8017138:	4604      	mov	r4, r0
 801713a:	4688      	mov	r8, r1
 801713c:	2b00      	cmp	r3, #0
 801713e:	d14a      	bne.n	80171d6 <__udivmoddi4+0xa6>
 8017140:	428a      	cmp	r2, r1
 8017142:	4617      	mov	r7, r2
 8017144:	d962      	bls.n	801720c <__udivmoddi4+0xdc>
 8017146:	fab2 f682 	clz	r6, r2
 801714a:	b14e      	cbz	r6, 8017160 <__udivmoddi4+0x30>
 801714c:	f1c6 0320 	rsb	r3, r6, #32
 8017150:	fa01 f806 	lsl.w	r8, r1, r6
 8017154:	fa20 f303 	lsr.w	r3, r0, r3
 8017158:	40b7      	lsls	r7, r6
 801715a:	ea43 0808 	orr.w	r8, r3, r8
 801715e:	40b4      	lsls	r4, r6
 8017160:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8017164:	fa1f fc87 	uxth.w	ip, r7
 8017168:	fbb8 f1fe 	udiv	r1, r8, lr
 801716c:	0c23      	lsrs	r3, r4, #16
 801716e:	fb0e 8811 	mls	r8, lr, r1, r8
 8017172:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8017176:	fb01 f20c 	mul.w	r2, r1, ip
 801717a:	429a      	cmp	r2, r3
 801717c:	d909      	bls.n	8017192 <__udivmoddi4+0x62>
 801717e:	18fb      	adds	r3, r7, r3
 8017180:	f101 30ff 	add.w	r0, r1, #4294967295
 8017184:	f080 80ea 	bcs.w	801735c <__udivmoddi4+0x22c>
 8017188:	429a      	cmp	r2, r3
 801718a:	f240 80e7 	bls.w	801735c <__udivmoddi4+0x22c>
 801718e:	3902      	subs	r1, #2
 8017190:	443b      	add	r3, r7
 8017192:	1a9a      	subs	r2, r3, r2
 8017194:	b2a3      	uxth	r3, r4
 8017196:	fbb2 f0fe 	udiv	r0, r2, lr
 801719a:	fb0e 2210 	mls	r2, lr, r0, r2
 801719e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80171a2:	fb00 fc0c 	mul.w	ip, r0, ip
 80171a6:	459c      	cmp	ip, r3
 80171a8:	d909      	bls.n	80171be <__udivmoddi4+0x8e>
 80171aa:	18fb      	adds	r3, r7, r3
 80171ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80171b0:	f080 80d6 	bcs.w	8017360 <__udivmoddi4+0x230>
 80171b4:	459c      	cmp	ip, r3
 80171b6:	f240 80d3 	bls.w	8017360 <__udivmoddi4+0x230>
 80171ba:	443b      	add	r3, r7
 80171bc:	3802      	subs	r0, #2
 80171be:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80171c2:	eba3 030c 	sub.w	r3, r3, ip
 80171c6:	2100      	movs	r1, #0
 80171c8:	b11d      	cbz	r5, 80171d2 <__udivmoddi4+0xa2>
 80171ca:	40f3      	lsrs	r3, r6
 80171cc:	2200      	movs	r2, #0
 80171ce:	e9c5 3200 	strd	r3, r2, [r5]
 80171d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80171d6:	428b      	cmp	r3, r1
 80171d8:	d905      	bls.n	80171e6 <__udivmoddi4+0xb6>
 80171da:	b10d      	cbz	r5, 80171e0 <__udivmoddi4+0xb0>
 80171dc:	e9c5 0100 	strd	r0, r1, [r5]
 80171e0:	2100      	movs	r1, #0
 80171e2:	4608      	mov	r0, r1
 80171e4:	e7f5      	b.n	80171d2 <__udivmoddi4+0xa2>
 80171e6:	fab3 f183 	clz	r1, r3
 80171ea:	2900      	cmp	r1, #0
 80171ec:	d146      	bne.n	801727c <__udivmoddi4+0x14c>
 80171ee:	4573      	cmp	r3, lr
 80171f0:	d302      	bcc.n	80171f8 <__udivmoddi4+0xc8>
 80171f2:	4282      	cmp	r2, r0
 80171f4:	f200 8105 	bhi.w	8017402 <__udivmoddi4+0x2d2>
 80171f8:	1a84      	subs	r4, r0, r2
 80171fa:	eb6e 0203 	sbc.w	r2, lr, r3
 80171fe:	2001      	movs	r0, #1
 8017200:	4690      	mov	r8, r2
 8017202:	2d00      	cmp	r5, #0
 8017204:	d0e5      	beq.n	80171d2 <__udivmoddi4+0xa2>
 8017206:	e9c5 4800 	strd	r4, r8, [r5]
 801720a:	e7e2      	b.n	80171d2 <__udivmoddi4+0xa2>
 801720c:	2a00      	cmp	r2, #0
 801720e:	f000 8090 	beq.w	8017332 <__udivmoddi4+0x202>
 8017212:	fab2 f682 	clz	r6, r2
 8017216:	2e00      	cmp	r6, #0
 8017218:	f040 80a4 	bne.w	8017364 <__udivmoddi4+0x234>
 801721c:	1a8a      	subs	r2, r1, r2
 801721e:	0c03      	lsrs	r3, r0, #16
 8017220:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8017224:	b280      	uxth	r0, r0
 8017226:	b2bc      	uxth	r4, r7
 8017228:	2101      	movs	r1, #1
 801722a:	fbb2 fcfe 	udiv	ip, r2, lr
 801722e:	fb0e 221c 	mls	r2, lr, ip, r2
 8017232:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017236:	fb04 f20c 	mul.w	r2, r4, ip
 801723a:	429a      	cmp	r2, r3
 801723c:	d907      	bls.n	801724e <__udivmoddi4+0x11e>
 801723e:	18fb      	adds	r3, r7, r3
 8017240:	f10c 38ff 	add.w	r8, ip, #4294967295
 8017244:	d202      	bcs.n	801724c <__udivmoddi4+0x11c>
 8017246:	429a      	cmp	r2, r3
 8017248:	f200 80e0 	bhi.w	801740c <__udivmoddi4+0x2dc>
 801724c:	46c4      	mov	ip, r8
 801724e:	1a9b      	subs	r3, r3, r2
 8017250:	fbb3 f2fe 	udiv	r2, r3, lr
 8017254:	fb0e 3312 	mls	r3, lr, r2, r3
 8017258:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 801725c:	fb02 f404 	mul.w	r4, r2, r4
 8017260:	429c      	cmp	r4, r3
 8017262:	d907      	bls.n	8017274 <__udivmoddi4+0x144>
 8017264:	18fb      	adds	r3, r7, r3
 8017266:	f102 30ff 	add.w	r0, r2, #4294967295
 801726a:	d202      	bcs.n	8017272 <__udivmoddi4+0x142>
 801726c:	429c      	cmp	r4, r3
 801726e:	f200 80ca 	bhi.w	8017406 <__udivmoddi4+0x2d6>
 8017272:	4602      	mov	r2, r0
 8017274:	1b1b      	subs	r3, r3, r4
 8017276:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 801727a:	e7a5      	b.n	80171c8 <__udivmoddi4+0x98>
 801727c:	f1c1 0620 	rsb	r6, r1, #32
 8017280:	408b      	lsls	r3, r1
 8017282:	fa22 f706 	lsr.w	r7, r2, r6
 8017286:	431f      	orrs	r7, r3
 8017288:	fa0e f401 	lsl.w	r4, lr, r1
 801728c:	fa20 f306 	lsr.w	r3, r0, r6
 8017290:	fa2e fe06 	lsr.w	lr, lr, r6
 8017294:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8017298:	4323      	orrs	r3, r4
 801729a:	fa00 f801 	lsl.w	r8, r0, r1
 801729e:	fa1f fc87 	uxth.w	ip, r7
 80172a2:	fbbe f0f9 	udiv	r0, lr, r9
 80172a6:	0c1c      	lsrs	r4, r3, #16
 80172a8:	fb09 ee10 	mls	lr, r9, r0, lr
 80172ac:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80172b0:	fb00 fe0c 	mul.w	lr, r0, ip
 80172b4:	45a6      	cmp	lr, r4
 80172b6:	fa02 f201 	lsl.w	r2, r2, r1
 80172ba:	d909      	bls.n	80172d0 <__udivmoddi4+0x1a0>
 80172bc:	193c      	adds	r4, r7, r4
 80172be:	f100 3aff 	add.w	sl, r0, #4294967295
 80172c2:	f080 809c 	bcs.w	80173fe <__udivmoddi4+0x2ce>
 80172c6:	45a6      	cmp	lr, r4
 80172c8:	f240 8099 	bls.w	80173fe <__udivmoddi4+0x2ce>
 80172cc:	3802      	subs	r0, #2
 80172ce:	443c      	add	r4, r7
 80172d0:	eba4 040e 	sub.w	r4, r4, lr
 80172d4:	fa1f fe83 	uxth.w	lr, r3
 80172d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80172dc:	fb09 4413 	mls	r4, r9, r3, r4
 80172e0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80172e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80172e8:	45a4      	cmp	ip, r4
 80172ea:	d908      	bls.n	80172fe <__udivmoddi4+0x1ce>
 80172ec:	193c      	adds	r4, r7, r4
 80172ee:	f103 3eff 	add.w	lr, r3, #4294967295
 80172f2:	f080 8082 	bcs.w	80173fa <__udivmoddi4+0x2ca>
 80172f6:	45a4      	cmp	ip, r4
 80172f8:	d97f      	bls.n	80173fa <__udivmoddi4+0x2ca>
 80172fa:	3b02      	subs	r3, #2
 80172fc:	443c      	add	r4, r7
 80172fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8017302:	eba4 040c 	sub.w	r4, r4, ip
 8017306:	fba0 ec02 	umull	lr, ip, r0, r2
 801730a:	4564      	cmp	r4, ip
 801730c:	4673      	mov	r3, lr
 801730e:	46e1      	mov	r9, ip
 8017310:	d362      	bcc.n	80173d8 <__udivmoddi4+0x2a8>
 8017312:	d05f      	beq.n	80173d4 <__udivmoddi4+0x2a4>
 8017314:	b15d      	cbz	r5, 801732e <__udivmoddi4+0x1fe>
 8017316:	ebb8 0203 	subs.w	r2, r8, r3
 801731a:	eb64 0409 	sbc.w	r4, r4, r9
 801731e:	fa04 f606 	lsl.w	r6, r4, r6
 8017322:	fa22 f301 	lsr.w	r3, r2, r1
 8017326:	431e      	orrs	r6, r3
 8017328:	40cc      	lsrs	r4, r1
 801732a:	e9c5 6400 	strd	r6, r4, [r5]
 801732e:	2100      	movs	r1, #0
 8017330:	e74f      	b.n	80171d2 <__udivmoddi4+0xa2>
 8017332:	fbb1 fcf2 	udiv	ip, r1, r2
 8017336:	0c01      	lsrs	r1, r0, #16
 8017338:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 801733c:	b280      	uxth	r0, r0
 801733e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8017342:	463b      	mov	r3, r7
 8017344:	4638      	mov	r0, r7
 8017346:	463c      	mov	r4, r7
 8017348:	46b8      	mov	r8, r7
 801734a:	46be      	mov	lr, r7
 801734c:	2620      	movs	r6, #32
 801734e:	fbb1 f1f7 	udiv	r1, r1, r7
 8017352:	eba2 0208 	sub.w	r2, r2, r8
 8017356:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 801735a:	e766      	b.n	801722a <__udivmoddi4+0xfa>
 801735c:	4601      	mov	r1, r0
 801735e:	e718      	b.n	8017192 <__udivmoddi4+0x62>
 8017360:	4610      	mov	r0, r2
 8017362:	e72c      	b.n	80171be <__udivmoddi4+0x8e>
 8017364:	f1c6 0220 	rsb	r2, r6, #32
 8017368:	fa2e f302 	lsr.w	r3, lr, r2
 801736c:	40b7      	lsls	r7, r6
 801736e:	40b1      	lsls	r1, r6
 8017370:	fa20 f202 	lsr.w	r2, r0, r2
 8017374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8017378:	430a      	orrs	r2, r1
 801737a:	fbb3 f8fe 	udiv	r8, r3, lr
 801737e:	b2bc      	uxth	r4, r7
 8017380:	fb0e 3318 	mls	r3, lr, r8, r3
 8017384:	0c11      	lsrs	r1, r2, #16
 8017386:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801738a:	fb08 f904 	mul.w	r9, r8, r4
 801738e:	40b0      	lsls	r0, r6
 8017390:	4589      	cmp	r9, r1
 8017392:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8017396:	b280      	uxth	r0, r0
 8017398:	d93e      	bls.n	8017418 <__udivmoddi4+0x2e8>
 801739a:	1879      	adds	r1, r7, r1
 801739c:	f108 3cff 	add.w	ip, r8, #4294967295
 80173a0:	d201      	bcs.n	80173a6 <__udivmoddi4+0x276>
 80173a2:	4589      	cmp	r9, r1
 80173a4:	d81f      	bhi.n	80173e6 <__udivmoddi4+0x2b6>
 80173a6:	eba1 0109 	sub.w	r1, r1, r9
 80173aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80173ae:	fb09 f804 	mul.w	r8, r9, r4
 80173b2:	fb0e 1119 	mls	r1, lr, r9, r1
 80173b6:	b292      	uxth	r2, r2
 80173b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80173bc:	4542      	cmp	r2, r8
 80173be:	d229      	bcs.n	8017414 <__udivmoddi4+0x2e4>
 80173c0:	18ba      	adds	r2, r7, r2
 80173c2:	f109 31ff 	add.w	r1, r9, #4294967295
 80173c6:	d2c4      	bcs.n	8017352 <__udivmoddi4+0x222>
 80173c8:	4542      	cmp	r2, r8
 80173ca:	d2c2      	bcs.n	8017352 <__udivmoddi4+0x222>
 80173cc:	f1a9 0102 	sub.w	r1, r9, #2
 80173d0:	443a      	add	r2, r7
 80173d2:	e7be      	b.n	8017352 <__udivmoddi4+0x222>
 80173d4:	45f0      	cmp	r8, lr
 80173d6:	d29d      	bcs.n	8017314 <__udivmoddi4+0x1e4>
 80173d8:	ebbe 0302 	subs.w	r3, lr, r2
 80173dc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80173e0:	3801      	subs	r0, #1
 80173e2:	46e1      	mov	r9, ip
 80173e4:	e796      	b.n	8017314 <__udivmoddi4+0x1e4>
 80173e6:	eba7 0909 	sub.w	r9, r7, r9
 80173ea:	4449      	add	r1, r9
 80173ec:	f1a8 0c02 	sub.w	ip, r8, #2
 80173f0:	fbb1 f9fe 	udiv	r9, r1, lr
 80173f4:	fb09 f804 	mul.w	r8, r9, r4
 80173f8:	e7db      	b.n	80173b2 <__udivmoddi4+0x282>
 80173fa:	4673      	mov	r3, lr
 80173fc:	e77f      	b.n	80172fe <__udivmoddi4+0x1ce>
 80173fe:	4650      	mov	r0, sl
 8017400:	e766      	b.n	80172d0 <__udivmoddi4+0x1a0>
 8017402:	4608      	mov	r0, r1
 8017404:	e6fd      	b.n	8017202 <__udivmoddi4+0xd2>
 8017406:	443b      	add	r3, r7
 8017408:	3a02      	subs	r2, #2
 801740a:	e733      	b.n	8017274 <__udivmoddi4+0x144>
 801740c:	f1ac 0c02 	sub.w	ip, ip, #2
 8017410:	443b      	add	r3, r7
 8017412:	e71c      	b.n	801724e <__udivmoddi4+0x11e>
 8017414:	4649      	mov	r1, r9
 8017416:	e79c      	b.n	8017352 <__udivmoddi4+0x222>
 8017418:	eba1 0109 	sub.w	r1, r1, r9
 801741c:	46c4      	mov	ip, r8
 801741e:	fbb1 f9fe 	udiv	r9, r1, lr
 8017422:	fb09 f804 	mul.w	r8, r9, r4
 8017426:	e7c4      	b.n	80173b2 <__udivmoddi4+0x282>

08017428 <__aeabi_idiv0>:
 8017428:	4770      	bx	lr
 801742a:	bf00      	nop

0801742c <Crypto_SHA256_Flash>:

/* * Calculates SHA-256 of the Flash Memory area
 * Returns 1 on Success, 0 on Failure
 */
int Crypto_SHA256_Flash(const uint8_t *addr, uint32_t size, uint8_t *digest)
{
 801742c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801742e:	b09d      	sub	sp, #116	@ 0x74
 8017430:	4605      	mov	r5, r0
 8017432:	460c      	mov	r4, r1
 8017434:	4616      	mov	r6, r2
    struct tc_sha256_state_struct s;
    (void)tc_sha256_init(&s);
 8017436:	4668      	mov	r0, sp
 8017438:	f003 fcac 	bl	801ad94 <tc_sha256_init>

    // Process in chunks to avoid blocking CPU for too long (optional but good practice)
    uint32_t remaining = size;
    const uint8_t *ptr = addr;

    while (remaining > 0) {
 801743c:	b934      	cbnz	r4, 801744c <Crypto_SHA256_Flash+0x20>
        (void)tc_sha256_update(&s, ptr, chunk);
        ptr += chunk;
        remaining -= chunk;
    }

    (void)tc_sha256_final(digest, &s);
 801743e:	4669      	mov	r1, sp
 8017440:	4630      	mov	r0, r6
 8017442:	f003 fcf9 	bl	801ae38 <tc_sha256_final>
    return 1;
}
 8017446:	2001      	movs	r0, #1
 8017448:	b01d      	add	sp, #116	@ 0x74
 801744a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 801744c:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8017450:	4627      	mov	r7, r4
        (void)tc_sha256_update(&s, ptr, chunk);
 8017452:	4629      	mov	r1, r5
 8017454:	4668      	mov	r0, sp
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 8017456:	bf28      	it	cs
 8017458:	f44f 5780 	movcs.w	r7, #4096	@ 0x1000
        (void)tc_sha256_update(&s, ptr, chunk);
 801745c:	463a      	mov	r2, r7
        ptr += chunk;
 801745e:	443d      	add	r5, r7
        remaining -= chunk;
 8017460:	1be4      	subs	r4, r4, r7
        (void)tc_sha256_update(&s, ptr, chunk);
 8017462:	f003 fcc3 	bl	801adec <tc_sha256_update>
        remaining -= chunk;
 8017466:	e7e9      	b.n	801743c <Crypto_SHA256_Flash+0x10>

08017468 <Crypto_ECDSA_P256_VerifyHash>:

/* * Verifies the ECDSA P-256 Signature
 * Returns 1 if Valid, 0 if Invalid
 */
int Crypto_ECDSA_P256_VerifyHash(const uint8_t *pubkey, const uint8_t *hash, const uint8_t *sig)
{
 8017468:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801746c:	b093      	sub	sp, #76	@ 0x4c
    // TinyCrypt expects the public key as 64 raw bytes (X + Y)
    // If your keys.c has them separate, we combine them here:
    uint8_t pub_key_combined[64];
    memcpy(pub_key_combined, public_key_x, 32);
 801746e:	4c14      	ldr	r4, [pc, #80]	@ (80174c0 <Crypto_ECDSA_P256_VerifyHash+0x58>)
{
 8017470:	460f      	mov	r7, r1
 8017472:	4690      	mov	r8, r2
    memcpy(pub_key_combined, public_key_x, 32);
 8017474:	ad02      	add	r5, sp, #8
 8017476:	f104 0320 	add.w	r3, r4, #32
 801747a:	46a9      	mov	r9, r5
 801747c:	6820      	ldr	r0, [r4, #0]
 801747e:	3408      	adds	r4, #8
 8017480:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8017484:	462e      	mov	r6, r5
 8017486:	429c      	cmp	r4, r3
 8017488:	c603      	stmia	r6!, {r0, r1}
 801748a:	4635      	mov	r5, r6
 801748c:	d1f6      	bne.n	801747c <Crypto_ECDSA_P256_VerifyHash+0x14>
    memcpy(&pub_key_combined[32], public_key_y, 32);
 801748e:	4c0d      	ldr	r4, [pc, #52]	@ (80174c4 <Crypto_ECDSA_P256_VerifyHash+0x5c>)
 8017490:	ab0a      	add	r3, sp, #40	@ 0x28
 8017492:	f104 0220 	add.w	r2, r4, #32
 8017496:	6820      	ldr	r0, [r4, #0]
 8017498:	3408      	adds	r4, #8
 801749a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 801749e:	461d      	mov	r5, r3
 80174a0:	4294      	cmp	r4, r2
 80174a2:	c503      	stmia	r5!, {r0, r1}
 80174a4:	462b      	mov	r3, r5
 80174a6:	d1f6      	bne.n	8017496 <Crypto_ECDSA_P256_VerifyHash+0x2e>
    // The signature in the footer is 64 bytes (R + S)
    // TinyCrypt verify function:
    // int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
    //                 unsigned hash_size, const uint8_t *signature, uECC_Curve curve);

    int result = uECC_verify(pub_key_combined,
 80174a8:	f003 f93a 	bl	801a720 <uECC_secp256r1>
 80174ac:	4643      	mov	r3, r8
 80174ae:	2220      	movs	r2, #32
 80174b0:	4639      	mov	r1, r7
 80174b2:	9000      	str	r0, [sp, #0]
 80174b4:	4648      	mov	r0, r9
 80174b6:	f003 fa23 	bl	801a900 <uECC_verify>
                             32, // SHA256 Hash size
                             sig,
                             uECC_secp256r1());

    return result; // uECC returns 1 on success
}
 80174ba:	b013      	add	sp, #76	@ 0x4c
 80174bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80174c0:	0801bf04 	.word	0x0801bf04
 80174c4:	0801bee4 	.word	0x0801bee4

080174c8 <Bootloader_InternalVerify>:
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80174c8:	294b      	cmp	r1, #75	@ 0x4b
{
 80174ca:	460b      	mov	r3, r1
 80174cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80174ce:	b089      	sub	sp, #36	@ 0x24
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80174d0:	d90a      	bls.n	80174e8 <Bootloader_InternalVerify+0x20>
	uint32_t slot_end = slot_start + slot_size;
 80174d2:	1846      	adds	r6, r0, r1
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80174d4:	f100 0c4c 	add.w	ip, r0, #76	@ 0x4c
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80174d8:	f8df e06c 	ldr.w	lr, [pc, #108]	@ 8017548 <Bootloader_InternalVerify+0x80>
 80174dc:	bf2c      	ite	cs
 80174de:	2701      	movcs	r7, #1
 80174e0:	2700      	movcc	r7, #0
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80174e2:	1f32      	subs	r2, r6, #4
 80174e4:	4562      	cmp	r2, ip
 80174e6:	d201      	bcs.n	80174ec <Bootloader_InternalVerify+0x24>
    if (footer_addr == 0) return BL_ERR_FOOTER_NOT_FOUND;
 80174e8:	2001      	movs	r0, #1
 80174ea:	e024      	b.n	8017536 <Bootloader_InternalVerify+0x6e>
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80174ec:	6811      	ldr	r1, [r2, #0]
 80174ee:	4571      	cmp	r1, lr
 80174f0:	d110      	bne.n	8017514 <Bootloader_InternalVerify+0x4c>
			if (f->version == 0 || f->version == 0xFFFFFFFF) continue;
 80174f2:	f852 1c08 	ldr.w	r1, [r2, #-8]
 80174f6:	f1a2 0548 	sub.w	r5, r2, #72	@ 0x48
 80174fa:	3901      	subs	r1, #1
 80174fc:	3103      	adds	r1, #3
 80174fe:	d809      	bhi.n	8017514 <Bootloader_InternalVerify+0x4c>
			if ((f->image_size % 4) != 0) continue;
 8017500:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8017504:	078c      	lsls	r4, r1, #30
 8017506:	d105      	bne.n	8017514 <Bootloader_InternalVerify+0x4c>
			if (f->image_size == 0 || f->image_size > slot_size) continue;
 8017508:	b121      	cbz	r1, 8017514 <Bootloader_InternalVerify+0x4c>
 801750a:	428b      	cmp	r3, r1
 801750c:	d302      	bcc.n	8017514 <Bootloader_InternalVerify+0x4c>
			uint32_t expected_footer_addr = slot_start + f->image_size;
 801750e:	1844      	adds	r4, r0, r1
			if (expected_footer_addr == footer_start)
 8017510:	42ac      	cmp	r4, r5
 8017512:	d014      	beq.n	801753e <Bootloader_InternalVerify+0x76>
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 8017514:	3a04      	subs	r2, #4
 8017516:	e7e5      	b.n	80174e4 <Bootloader_InternalVerify+0x1c>
    if (image_end > slot_end) return BL_ERR_IMAGE_RANGE_BAD;
 8017518:	42b4      	cmp	r4, r6
 801751a:	d812      	bhi.n	8017542 <Bootloader_InternalVerify+0x7a>
	if (!Crypto_SHA256_Flash((const uint8_t *)slot_start, f->image_size, hash)) {
 801751c:	466a      	mov	r2, sp
 801751e:	f7ff ff85 	bl	801742c <Crypto_SHA256_Flash>
 8017522:	b150      	cbz	r0, 801753a <Bootloader_InternalVerify+0x72>
	if (!Crypto_ECDSA_P256_VerifyHash(NULL, hash, f->signature)) {
 8017524:	4622      	mov	r2, r4
 8017526:	4669      	mov	r1, sp
 8017528:	2000      	movs	r0, #0
 801752a:	f7ff ff9d 	bl	8017468 <Crypto_ECDSA_P256_VerifyHash>
    return BL_OK;
 801752e:	2800      	cmp	r0, #0
 8017530:	bf0c      	ite	eq
 8017532:	2007      	moveq	r0, #7
 8017534:	2000      	movne	r0, #0
}
 8017536:	b009      	add	sp, #36	@ 0x24
 8017538:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return BL_ERR_HASH_FAIL;
 801753a:	2006      	movs	r0, #6
 801753c:	e7fb      	b.n	8017536 <Bootloader_InternalVerify+0x6e>
    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 801753e:	2f00      	cmp	r7, #0
 8017540:	d0ea      	beq.n	8017518 <Bootloader_InternalVerify+0x50>
 8017542:	2004      	movs	r0, #4
 8017544:	e7f7      	b.n	8017536 <Bootloader_InternalVerify+0x6e>
 8017546:	bf00      	nop
 8017548:	454e4421 	.word	0x454e4421

0801754c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 801754c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8017550:	4905      	ldr	r1, [pc, #20]	@ (8017568 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8017552:	4b06      	ldr	r3, [pc, #24]	@ (801756c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8017554:	68ca      	ldr	r2, [r1, #12]
 8017556:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 801755a:	4313      	orrs	r3, r2
 801755c:	60cb      	str	r3, [r1, #12]
 801755e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8017562:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8017564:	e7fd      	b.n	8017562 <__NVIC_SystemReset+0x16>
 8017566:	bf00      	nop
 8017568:	e000ed00 	.word	0xe000ed00
 801756c:	05fa0004 	.word	0x05fa0004

08017570 <Bootloader_SetStatus>:
// --- EXTERNAL VARIABLES (Fixes 'undeclared' errors) ---
// These tell the compiler: "Trust me, these exist in main.c and keys.c"
extern RTC_HandleTypeDef hrtc;           // Defined in main.c
extern const uint8_t AES_SECRET_KEY[16]; // Defined in keys.c

void Bootloader_SetStatus(uint32_t status) {
 8017570:	b510      	push	{r4, lr}
 8017572:	4604      	mov	r4, r0
    HAL_PWR_EnableBkUpAccess();
 8017574:	f001 f83a 	bl	80185ec <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
 8017578:	2101      	movs	r1, #1
 801757a:	4804      	ldr	r0, [pc, #16]	@ (801758c <Bootloader_SetStatus+0x1c>)
 801757c:	4622      	mov	r2, r4
 801757e:	f001 fe1e 	bl	80191be <HAL_RTCEx_BKUPWrite>
    HAL_PWREx_DisableBkUpReg();
}
 8017582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_PWREx_DisableBkUpReg();
 8017586:	f001 b839 	b.w	80185fc <HAL_PWREx_DisableBkUpReg>
 801758a:	bf00      	nop
 801758c:	2000190c 	.word	0x2000190c

08017590 <BL_RequestUpdate>:

void BL_RequestUpdate(void) {
 8017590:	b508      	push	{r3, lr}
    HAL_PWR_EnableBkUpAccess();
 8017592:	f001 f82b 	bl	80185ec <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE); // Magic Flag
 8017596:	4a03      	ldr	r2, [pc, #12]	@ (80175a4 <BL_RequestUpdate+0x14>)
 8017598:	2100      	movs	r1, #0
 801759a:	4803      	ldr	r0, [pc, #12]	@ (80175a8 <BL_RequestUpdate+0x18>)
 801759c:	f001 fe0f 	bl	80191be <HAL_RTCEx_BKUPWrite>
    NVIC_SystemReset();
 80175a0:	f7ff ffd4 	bl	801754c <__NVIC_SystemReset>
 80175a4:	cafebabe 	.word	0xcafebabe
 80175a8:	2000190c 	.word	0x2000190c

080175ac <BL_GetStatus>:
    HAL_PWREx_DisableBkUpReg();
}

uint32_t BL_GetStatus(void) {
    return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80175ac:	2101      	movs	r1, #1
 80175ae:	4801      	ldr	r0, [pc, #4]	@ (80175b4 <BL_GetStatus+0x8>)
 80175b0:	f001 be0a 	b.w	80191c8 <HAL_RTCEx_BKUPRead>
 80175b4:	2000190c 	.word	0x2000190c

080175b8 <Install_Update_Stream>:
}

/* Returns 1 on Success, 0 on Failure */
int Install_Update_Stream(uint8_t is_dry_run) {
 80175b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    struct tc_aes_key_sched_struct sched;
    uint8_t iv[16];
    uint8_t next_iv[16];

    /* Read Initial IV */
    memcpy(iv, (void*)read_addr, 16);
 80175bc:	4b33      	ldr	r3, [pc, #204]	@ (801768c <Install_Update_Stream+0xd4>)
int Install_Update_Stream(uint8_t is_dry_run) {
 80175be:	b0b7      	sub	sp, #220	@ 0xdc
 80175c0:	4680      	mov	r8, r0
    uint32_t write_addr = APP_ACTIVE_START_ADDR;
 80175c2:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 80176a8 <Install_Update_Stream+0xf0>
    memcpy(iv, (void*)read_addr, 16);
 80175c6:	ac02      	add	r4, sp, #8
    read_addr += 16;
 80175c8:	4f31      	ldr	r7, [pc, #196]	@ (8017690 <Install_Update_Stream+0xd8>)
    uint32_t end_addr = APP_DOWNLOAD_START_ADDR + APP_DOWNLOAD_SIZE;

    while (read_addr < end_addr) {

        // A. Read Encrypted Chunk
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80175ca:	f8df a0cc 	ldr.w	sl, [pc, #204]	@ 8017698 <Install_Update_Stream+0xe0>
		}

		// D. Decompress (LZ4)
		// Note: Input is &dec_buffer[2] (skipping the size header)
		//       Input Size is compressed_len (exact size)
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 80175ce:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 80176ac <Install_Update_Stream+0xf4>
    memcpy(iv, (void*)read_addr, 16);
 80175d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80175d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    tc_aes128_set_decrypt_key(&sched, AES_SECRET_KEY);
 80175d8:	492e      	ldr	r1, [pc, #184]	@ (8017694 <Install_Update_Stream+0xdc>)
 80175da:	a80a      	add	r0, sp, #40	@ 0x28
 80175dc:	f002 fb7c 	bl	8019cd8 <tc_aes128_set_decrypt_key>
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80175e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80175e4:	4639      	mov	r1, r7
 80175e6:	482c      	ldr	r0, [pc, #176]	@ (8017698 <Install_Update_Stream+0xe0>)
 80175e8:	f003 ff25 	bl	801b436 <memcpy>
        if (*(uint32_t*)enc_buffer == 0xFFFFFFFF) break;
 80175ec:	f8da 3000 	ldr.w	r3, [sl]
 80175f0:	3301      	adds	r3, #1
 80175f2:	d039      	beq.n	8017668 <Install_Update_Stream+0xb0>
        memcpy(next_iv, &enc_buffer[ENC_CHUNK_SIZE - 16], 16);
 80175f4:	4b29      	ldr	r3, [pc, #164]	@ (801769c <Install_Update_Stream+0xe4>)
 80175f6:	aa06      	add	r2, sp, #24
 80175f8:	f103 0c10 	add.w	ip, r3, #16
 80175fc:	4615      	mov	r5, r2
 80175fe:	6818      	ldr	r0, [r3, #0]
 8017600:	3308      	adds	r3, #8
 8017602:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8017606:	4616      	mov	r6, r2
 8017608:	4563      	cmp	r3, ip
 801760a:	c603      	stmia	r6!, {r0, r1}
 801760c:	4632      	mov	r2, r6
 801760e:	d1f6      	bne.n	80175fe <Install_Update_Stream+0x46>
		if (tc_cbc_mode_decrypt(dec_buffer, ENC_CHUNK_SIZE, enc_buffer, ENC_CHUNK_SIZE, iv, &sched) == 0) {
 8017610:	ab0a      	add	r3, sp, #40	@ 0x28
 8017612:	4e23      	ldr	r6, [pc, #140]	@ (80176a0 <Install_Update_Stream+0xe8>)
 8017614:	4652      	mov	r2, sl
 8017616:	4630      	mov	r0, r6
 8017618:	e9cd 4300 	strd	r4, r3, [sp]
 801761c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017620:	4619      	mov	r1, r3
 8017622:	f002 fc09 	bl	8019e38 <tc_cbc_mode_decrypt>
 8017626:	b918      	cbnz	r0, 8017630 <Install_Update_Stream+0x78>
			 return 0; // Decrypt Error
 8017628:	2000      	movs	r0, #0
        read_addr += ENC_CHUNK_SIZE;
        write_addr += bytes_out;
    }

    return 1; // Stream is valid
}
 801762a:	b037      	add	sp, #220	@ 0xdc
 801762c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		memcpy(iv, next_iv, 16); // Update IV
 8017630:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		uint16_t compressed_len = *(uint16_t*)dec_buffer;
 8017638:	8832      	ldrh	r2, [r6, #0]
		if (compressed_len > (ENC_CHUNK_SIZE - 2) || compressed_len == 0) {
 801763a:	f240 31fd 	movw	r1, #1021	@ 0x3fd
 801763e:	1e53      	subs	r3, r2, #1
 8017640:	b29b      	uxth	r3, r3
 8017642:	428b      	cmp	r3, r1
 8017644:	d8f0      	bhi.n	8017628 <Install_Update_Stream+0x70>
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 8017646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801764a:	4659      	mov	r1, fp
 801764c:	1cb0      	adds	r0, r6, #2
 801764e:	f002 f833 	bl	80196b8 <LZ4_decompress_safe>
		if (bytes_out < 0) return 0; // CORRUPTION DETECTED!
 8017652:	1e05      	subs	r5, r0, #0
 8017654:	dbe8      	blt.n	8017628 <Install_Update_Stream+0x70>
        if (!is_dry_run) {
 8017656:	f1b8 0f00 	cmp.w	r8, #0
 801765a:	d015      	beq.n	8017688 <Install_Update_Stream+0xd0>
        read_addr += ENC_CHUNK_SIZE;
 801765c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
    while (read_addr < end_addr) {
 8017660:	4b10      	ldr	r3, [pc, #64]	@ (80176a4 <Install_Update_Stream+0xec>)
        write_addr += bytes_out;
 8017662:	44a9      	add	r9, r5
    while (read_addr < end_addr) {
 8017664:	429f      	cmp	r7, r3
 8017666:	d1bb      	bne.n	80175e0 <Install_Update_Stream+0x28>
    return 1; // Stream is valid
 8017668:	2001      	movs	r0, #1
 801766a:	e7de      	b.n	801762a <Install_Update_Stream+0x72>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_addr + i, *(uint32_t*)(raw_buffer + i)) != HAL_OK) {
 801766c:	f85b 2006 	ldr.w	r2, [fp, r6]
 8017670:	2300      	movs	r3, #0
 8017672:	eb09 0106 	add.w	r1, r9, r6
 8017676:	2002      	movs	r0, #2
 8017678:	f000 fe06 	bl	8018288 <HAL_FLASH_Program>
 801767c:	2800      	cmp	r0, #0
 801767e:	d1d3      	bne.n	8017628 <Install_Update_Stream+0x70>
            for (int i = 0; i < bytes_out; i += 4) {
 8017680:	3604      	adds	r6, #4
 8017682:	42ae      	cmp	r6, r5
 8017684:	dbf2      	blt.n	801766c <Install_Update_Stream+0xb4>
 8017686:	e7e9      	b.n	801765c <Install_Update_Stream+0xa4>
 8017688:	4646      	mov	r6, r8
 801768a:	e7fa      	b.n	8017682 <Install_Update_Stream+0xca>
 801768c:	08080000 	.word	0x08080000
 8017690:	08080010 	.word	0x08080010
 8017694:	0801bf24 	.word	0x0801bf24
 8017698:	20001484 	.word	0x20001484
 801769c:	20001874 	.word	0x20001874
 80176a0:	20001084 	.word	0x20001084
 80176a4:	08100010 	.word	0x08100010
 80176a8:	08018000 	.word	0x08018000
 80176ac:	20000084 	.word	0x20000084

080176b0 <Bootloader_HandleUpdate>:

void Bootloader_HandleUpdate(void) {
 80176b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

    // --- STEP 1: SAFETY CHECK (DRY RUN) ---
    // We process the whole file but DO NOT erase or write anything.
    // This checks if the file is corrupt, truncated, or has the wrong key.

    if (Install_Update_Stream(1) == 0) {
 80176b2:	2001      	movs	r0, #1
 80176b4:	f7ff ff80 	bl	80175b8 <Install_Update_Stream>
 80176b8:	b920      	cbnz	r0, 80176c4 <Bootloader_HandleUpdate+0x14>
        // DRY RUN FAILED!
        // The download slot contains garbage.
        // We abort immediately. The Active Slot is still perfectly valid.
        Bootloader_SetStatus(BL_STATUS_ERROR);
 80176ba:	4818      	ldr	r0, [pc, #96]	@ (801771c <Bootloader_HandleUpdate+0x6c>)

        // --- STEP 4: FINAL SIGNATURE VERIFY ---
        // We verified the stream structure (LZ4), but now we verify
        // the cryptographic signature of the code we just wrote.
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 80176bc:	f7ff ff58 	bl	8017570 <Bootloader_SetStatus>
            NVIC_SystemReset();
 80176c0:	f7ff ff44 	bl	801754c <__NVIC_SystemReset>
    HAL_FLASH_Unlock();
 80176c4:	f000 fd98 	bl	80181f8 <HAL_FLASH_Unlock>
    EraseInit.Sector = FLASH_SECTOR_2;
 80176c8:	2200      	movs	r2, #0
 80176ca:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80176cc:	a802      	add	r0, sp, #8
    EraseInit.Sector = FLASH_SECTOR_2;
 80176ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
    EraseInit.NbSectors = 4; // Sectors 2,3,4,5
 80176d2:	2204      	movs	r2, #4
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80176d4:	eb0d 0102 	add.w	r1, sp, r2
    EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80176d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80176dc:	f000 fe46 	bl	801836c <HAL_FLASHEx_Erase>
 80176e0:	b118      	cbz	r0, 80176ea <Bootloader_HandleUpdate+0x3a>
        HAL_FLASH_Lock();
 80176e2:	f000 fd9b 	bl	801821c <HAL_FLASH_Lock>
        Error_Handler(); // Hardware failure
 80176e6:	f000 fa07 	bl	8017af8 <Error_Handler>
    if (Install_Update_Stream(0) == 1) {
 80176ea:	2000      	movs	r0, #0
 80176ec:	f7ff ff64 	bl	80175b8 <Install_Update_Stream>
 80176f0:	2801      	cmp	r0, #1
 80176f2:	d10b      	bne.n	801770c <Bootloader_HandleUpdate+0x5c>
        HAL_FLASH_Lock();
 80176f4:	f000 fd92 	bl	801821c <HAL_FLASH_Lock>
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
 80176f8:	f44f 21d0 	mov.w	r1, #425984	@ 0x68000
 80176fc:	4808      	ldr	r0, [pc, #32]	@ (8017720 <Bootloader_HandleUpdate+0x70>)
 80176fe:	f7ff fee3 	bl	80174c8 <Bootloader_InternalVerify>
 8017702:	2801      	cmp	r0, #1
 8017704:	d104      	bne.n	8017710 <Bootloader_HandleUpdate+0x60>
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 8017706:	f04f 30aa 	mov.w	r0, #2863311530	@ 0xaaaaaaaa
 801770a:	e7d7      	b.n	80176bc <Bootloader_HandleUpdate+0xc>
            // We are now bricked (Active Slot is erased/written but invalid).
            Error_Handler();
        }
    } else {
        // Write failed halfway?
        HAL_FLASH_Lock();
 801770c:	f000 fd86 	bl	801821c <HAL_FLASH_Lock>
        Error_Handler();
 8017710:	f000 f9f2 	bl	8017af8 <Error_Handler>
    }
}
 8017714:	b007      	add	sp, #28
 8017716:	f85d fb04 	ldr.w	pc, [sp], #4
 801771a:	bf00      	nop
 801771c:	deaddead 	.word	0xdeaddead
 8017720:	08018000 	.word	0x08018000

08017724 <Bootloader_JumpToApp>:
#include "jump_to_app.h"
#include "mem_layout.h"

void Bootloader_JumpToApp(void) {
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8017724:	4b14      	ldr	r3, [pc, #80]	@ (8017778 <Bootloader_JumpToApp+0x54>)
void Bootloader_JumpToApp(void) {
 8017726:	b570      	push	{r4, r5, r6, lr}
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8017728:	681d      	ldr	r5, [r3, #0]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 801772a:	685e      	ldr	r6, [r3, #4]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 801772c:	00ab      	lsls	r3, r5, #2
 801772e:	d521      	bpl.n	8017774 <Bootloader_JumpToApp+0x50>
        return;
    }

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();
 8017730:	f000 fc94 	bl	801805c <HAL_MPU_Disable>


    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 8017734:	2400      	movs	r4, #0
 8017736:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 801773a:	611c      	str	r4, [r3, #16]
    SysTick->LOAD = 0;
 801773c:	615c      	str	r4, [r3, #20]
    SysTick->VAL  = 0;
 801773e:	619c      	str	r4, [r3, #24]
    // 5. DE-INIT
    HAL_DeInit();
 8017740:	f000 fbca 	bl	8017ed8 <HAL_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 8017744:	b672      	cpsid	i
    // 6. DISABLE INTERRUPTS
    __disable_irq();

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8017746:	f04f 32ff 	mov.w	r2, #4294967295
 801774a:	00a3      	lsls	r3, r4, #2
    for (int i = 0; i < 8; i++) {
 801774c:	3401      	adds	r4, #1
 801774e:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8017752:	2c08      	cmp	r4, #8
 8017754:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
        NVIC->ICER[i] = 0xFFFFFFFF;
 8017758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        NVIC->ICPR[i] = 0xFFFFFFFF;
 801775c:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    for (int i = 0; i < 8; i++) {
 8017760:	d1f3      	bne.n	801774a <Bootloader_JumpToApp+0x26>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8017762:	4b06      	ldr	r3, [pc, #24]	@ (801777c <Bootloader_JumpToApp+0x58>)
 8017764:	4a04      	ldr	r2, [pc, #16]	@ (8017778 <Bootloader_JumpToApp+0x54>)
 8017766:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8017768:	f385 8808 	msr	MSP, r5

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
    pJump();
 801776c:	4633      	mov	r3, r6
}
 801776e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pJump();
 8017772:	4718      	bx	r3
}
 8017774:	bd70      	pop	{r4, r5, r6, pc}
 8017776:	bf00      	nop
 8017778:	08018000 	.word	0x08018000
 801777c:	e000ed00 	.word	0xe000ed00

08017780 <BL_VerifySlot_Wrapper>:
// But our internal function is: BL_Status_t Bootloader_InternalVerify(uint32_t slot_start, uint32_t slot_size)
// So we need this wrapper to bridge them.
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
    // Note: We ignore slot_id for now and verify the active slot constants.
    // In a multi-slot system, you would switch address based on slot_id.
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8017780:	f44f 21d0 	mov.w	r1, #425984	@ 0x68000
 8017784:	4803      	ldr	r0, [pc, #12]	@ (8017794 <BL_VerifySlot_Wrapper+0x14>)
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
 8017786:	b508      	push	{r3, lr}
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8017788:	f7ff fe9e 	bl	80174c8 <Bootloader_InternalVerify>
        return 1; // Valid
    }
    return 0; // Invalid
}
 801778c:	fab0 f080 	clz	r0, r0
 8017790:	0940      	lsrs	r0, r0, #5
 8017792:	bd08      	pop	{r3, pc}
 8017794:	08018000 	.word	0x08018000

08017798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8017798:	b500      	push	{lr}
 801779a:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801779c:	222c      	movs	r2, #44	@ 0x2c
 801779e:	2100      	movs	r1, #0
 80177a0:	a809      	add	r0, sp, #36	@ 0x24
 80177a2:	f003 fdbc 	bl	801b31e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80177a6:	2100      	movs	r1, #0
 80177a8:	2214      	movs	r2, #20
 80177aa:	a803      	add	r0, sp, #12
 80177ac:	f003 fdb7 	bl	801b31e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80177b0:	4b1a      	ldr	r3, [pc, #104]	@ (801781c <SystemClock_Config+0x84>)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80177b2:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 80177b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80177b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80177ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80177bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80177be:	4a18      	ldr	r2, [pc, #96]	@ (8017820 <SystemClock_Config+0x88>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80177c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80177c4:	9301      	str	r3, [sp, #4]
 80177c6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80177c8:	6813      	ldr	r3, [r2, #0]
 80177ca:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80177ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80177d2:	6013      	str	r3, [r2, #0]
 80177d4:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80177d6:	2210      	movs	r2, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80177d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80177dc:	9302      	str	r3, [sp, #8]
 80177de:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80177e0:	230a      	movs	r3, #10
 80177e2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80177e4:	2301      	movs	r3, #1
 80177e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80177ea:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80177ec:	2300      	movs	r3, #0
 80177ee:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80177f0:	f000 ff20 	bl	8018634 <HAL_RCC_OscConfig>
 80177f4:	4601      	mov	r1, r0
 80177f6:	b108      	cbz	r0, 80177fc <SystemClock_Config+0x64>
  __ASM volatile ("cpsid i" : : : "memory");
 80177f8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80177fa:	e7fe      	b.n	80177fa <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80177fc:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80177fe:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8017800:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8017804:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8017808:	a803      	add	r0, sp, #12
 801780a:	f001 f8fb 	bl	8018a04 <HAL_RCC_ClockConfig>
 801780e:	b108      	cbz	r0, 8017814 <SystemClock_Config+0x7c>
 8017810:	b672      	cpsid	i
  while (1)
 8017812:	e7fe      	b.n	8017812 <SystemClock_Config+0x7a>
}
 8017814:	b015      	add	sp, #84	@ 0x54
 8017816:	f85d fb04 	ldr.w	pc, [sp], #4
 801781a:	bf00      	nop
 801781c:	40023800 	.word	0x40023800
 8017820:	40007000 	.word	0x40007000

08017824 <main>:
{
 8017824:	b580      	push	{r7, lr}
 8017826:	b088      	sub	sp, #32
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8017828:	2210      	movs	r2, #16
 801782a:	2100      	movs	r1, #0
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 801782c:	2500      	movs	r5, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 801782e:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8017830:	2701      	movs	r7, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8017832:	f003 fd74 	bl	801b31e <memset>
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8017836:	f04f 0802 	mov.w	r8, #2
  HAL_MPU_Disable();
 801783a:	f000 fc0f 	bl	801805c <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 801783e:	f248 731f 	movw	r3, #34591	@ 0x871f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8017842:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8017844:	f8ad 700c 	strh.w	r7, [sp, #12]
  huart1.Instance = USART1;
 8017848:	4c59      	ldr	r4, [pc, #356]	@ (80179b0 <main+0x18c>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 801784a:	e9cd 5304 	strd	r5, r3, [sp, #16]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 801784e:	f240 1301 	movw	r3, #257	@ 0x101
 8017852:	9306      	str	r3, [sp, #24]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8017854:	f000 fc20 	bl	8018098 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8017858:	2004      	movs	r0, #4
 801785a:	f000 fc0d 	bl	8018078 <HAL_MPU_Enable>
  HAL_Init();
 801785e:	f000 fb75 	bl	8017f4c <HAL_Init>
  SystemClock_Config();
 8017862:	f7ff ff99 	bl	8017798 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017866:	2214      	movs	r2, #20
 8017868:	4629      	mov	r1, r5
 801786a:	a803      	add	r0, sp, #12
 801786c:	f003 fd57 	bl	801b31e <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8017870:	4b50      	ldr	r3, [pc, #320]	@ (80179b4 <main+0x190>)
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8017872:	2102      	movs	r1, #2
 8017874:	4850      	ldr	r0, [pc, #320]	@ (80179b8 <main+0x194>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8017876:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017878:	433a      	orrs	r2, r7
 801787a:	631a      	str	r2, [r3, #48]	@ 0x30
 801787c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801787e:	403a      	ands	r2, r7
 8017880:	9200      	str	r2, [sp, #0]
 8017882:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8017884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017886:	f042 0202 	orr.w	r2, r2, #2
 801788a:	631a      	str	r2, [r3, #48]	@ 0x30
 801788c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801788e:	f002 0202 	and.w	r2, r2, #2
 8017892:	9201      	str	r2, [sp, #4]
 8017894:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8017896:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017898:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801789c:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 801789e:	462a      	mov	r2, r5
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80178a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80178a6:	9302      	str	r3, [sp, #8]
 80178a8:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 80178aa:	f000 fe91 	bl	80185d0 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80178ae:	a903      	add	r1, sp, #12
 80178b0:	4841      	ldr	r0, [pc, #260]	@ (80179b8 <main+0x194>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80178b2:	e9cd 8703 	strd	r8, r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80178b6:	e9cd 5505 	strd	r5, r5, [sp, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80178ba:	f000 fda5 	bl	8018408 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 80178be:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80178c2:	493e      	ldr	r1, [pc, #248]	@ (80179bc <main+0x198>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80178c4:	4620      	mov	r0, r4
  huart1.Init.Parity = UART_PARITY_NONE;
 80178c6:	6125      	str	r5, [r4, #16]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80178c8:	6265      	str	r5, [r4, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 80178ca:	e9c4 1300 	strd	r1, r3, [r4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80178ce:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80178d0:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80178d4:	e9c4 3505 	strd	r3, r5, [r4, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80178d8:	e9c4 5507 	strd	r5, r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80178dc:	f001 febd 	bl	801965a <HAL_UART_Init>
 80178e0:	b108      	cbz	r0, 80178e6 <main+0xc2>
 80178e2:	b672      	cpsid	i
  while (1)
 80178e4:	e7fe      	b.n	80178e4 <main+0xc0>
  hrtc.Instance = RTC;
 80178e6:	4d36      	ldr	r5, [pc, #216]	@ (80179c0 <main+0x19c>)
  hrtc.Init.SynchPrediv = 255;
 80178e8:	227f      	movs	r2, #127	@ 0x7f
  hrtc.Instance = RTC;
 80178ea:	4b36      	ldr	r3, [pc, #216]	@ (80179c4 <main+0x1a0>)
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80178ec:	61a8      	str	r0, [r5, #24]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80178ee:	e9c5 3000 	strd	r3, r0, [r5]
  hrtc.Init.SynchPrediv = 255;
 80178f2:	23ff      	movs	r3, #255	@ 0xff
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80178f4:	e9c5 0004 	strd	r0, r0, [r5, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80178f8:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = 255;
 80178fa:	e9c5 2302 	strd	r2, r3, [r5, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80178fe:	f001 fc16 	bl	801912e <HAL_RTC_Init>
 8017902:	4606      	mov	r6, r0
 8017904:	b108      	cbz	r0, 801790a <main+0xe6>
 8017906:	b672      	cpsid	i
  while (1)
 8017908:	e7fe      	b.n	8017908 <main+0xe4>
  tfp_init(&huart1);
 801790a:	4620      	mov	r0, r4
 801790c:	f000 fa40 	bl	8017d90 <tfp_init>
  printf("\r\n========================================\r\n");
 8017910:	482d      	ldr	r0, [pc, #180]	@ (80179c8 <main+0x1a4>)
 8017912:	f000 fa43 	bl	8017d9c <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", MAJOR, MINOR);
 8017916:	4642      	mov	r2, r8
 8017918:	4639      	mov	r1, r7
 801791a:	482c      	ldr	r0, [pc, #176]	@ (80179cc <main+0x1a8>)
 801791c:	f000 fa3e 	bl	8017d9c <tfp_printf>
	printf("API Table Location: %p\r\n", &API_Table); // Debug print
 8017920:	492b      	ldr	r1, [pc, #172]	@ (80179d0 <main+0x1ac>)
 8017922:	482c      	ldr	r0, [pc, #176]	@ (80179d4 <main+0x1b0>)
 8017924:	f000 fa3a 	bl	8017d9c <tfp_printf>
	printf("========================================\r\n");
 8017928:	482b      	ldr	r0, [pc, #172]	@ (80179d8 <main+0x1b4>)
 801792a:	f000 fa37 	bl	8017d9c <tfp_printf>
	HAL_PWR_EnableBkUpAccess();
 801792e:	f000 fe5d 	bl	80185ec <HAL_PWR_EnableBkUpAccess>
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == BKP_FLAG_UPDATE_REQ) {
 8017932:	4631      	mov	r1, r6
 8017934:	4628      	mov	r0, r5
 8017936:	f001 fc47 	bl	80191c8 <HAL_RTCEx_BKUPRead>
 801793a:	4b28      	ldr	r3, [pc, #160]	@ (80179dc <main+0x1b8>)
 801793c:	4298      	cmp	r0, r3
 801793e:	d10b      	bne.n	8017958 <main+0x134>
		printf("[BL] Update Request Detected. Clearing Flag...\r\n");
 8017940:	4827      	ldr	r0, [pc, #156]	@ (80179e0 <main+0x1bc>)
 8017942:	f000 fa2b 	bl	8017d9c <tfp_printf>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x00000000);
 8017946:	4632      	mov	r2, r6
 8017948:	4631      	mov	r1, r6
 801794a:	4628      	mov	r0, r5
 801794c:	f001 fc37 	bl	80191be <HAL_RTCEx_BKUPWrite>
		HAL_PWREx_DisableBkUpReg();
 8017950:	f000 fe54 	bl	80185fc <HAL_PWREx_DisableBkUpReg>
		Bootloader_HandleUpdate();
 8017954:	f7ff feac 	bl	80176b0 <Bootloader_HandleUpdate>
	HAL_PWREx_DisableBkUpReg();
 8017958:	f000 fe50 	bl	80185fc <HAL_PWREx_DisableBkUpReg>
	printf("[BL] Verifying Application integrity...\r\n");
 801795c:	4821      	ldr	r0, [pc, #132]	@ (80179e4 <main+0x1c0>)
 801795e:	f000 fa1d 	bl	8017d9c <tfp_printf>
	if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8017962:	f44f 21d0 	mov.w	r1, #425984	@ 0x68000
 8017966:	4820      	ldr	r0, [pc, #128]	@ (80179e8 <main+0x1c4>)
 8017968:	f7ff fdae 	bl	80174c8 <Bootloader_InternalVerify>
 801796c:	b980      	cbnz	r0, 8017990 <main+0x16c>
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 801796e:	4c12      	ldr	r4, [pc, #72]	@ (80179b8 <main+0x194>)
		printf("[BL] Verification Success! Jumping to App.\r\n");
 8017970:	481e      	ldr	r0, [pc, #120]	@ (80179ec <main+0x1c8>)
 8017972:	f000 fa13 	bl	8017d9c <tfp_printf>
		HAL_MPU_Disable();
 8017976:	f000 fb71 	bl	801805c <HAL_MPU_Disable>
		Bootloader_JumpToApp();
 801797a:	f7ff fed3 	bl	8017724 <Bootloader_JumpToApp>
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 801797e:	4620      	mov	r0, r4
 8017980:	2102      	movs	r1, #2
 8017982:	f000 fe2a 	bl	80185da <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8017986:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801798a:	f000 fafd 	bl	8017f88 <HAL_Delay>
  while (1)
 801798e:	e7f6      	b.n	801797e <main+0x15a>
		printf("[BL] CRITICAL: No valid application found or Verification Failed!\r\n");
 8017990:	4817      	ldr	r0, [pc, #92]	@ (80179f0 <main+0x1cc>)
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 8017992:	4c09      	ldr	r4, [pc, #36]	@ (80179b8 <main+0x194>)
		printf("[BL] CRITICAL: No valid application found or Verification Failed!\r\n");
 8017994:	f000 fa02 	bl	8017d9c <tfp_printf>
		printf("[BL] Halting system.\r\n");
 8017998:	4816      	ldr	r0, [pc, #88]	@ (80179f4 <main+0x1d0>)
 801799a:	f000 f9ff 	bl	8017d9c <tfp_printf>
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 801799e:	4620      	mov	r0, r4
 80179a0:	2102      	movs	r1, #2
 80179a2:	f000 fe1a 	bl	80185da <HAL_GPIO_TogglePin>
			HAL_Delay(200); // Fast blink for error
 80179a6:	20c8      	movs	r0, #200	@ 0xc8
 80179a8:	f000 faee 	bl	8017f88 <HAL_Delay>
		while (1)
 80179ac:	e7f7      	b.n	801799e <main+0x17a>
 80179ae:	bf00      	nop
 80179b0:	20001884 	.word	0x20001884
 80179b4:	40023800 	.word	0x40023800
 80179b8:	40022000 	.word	0x40022000
 80179bc:	40011000 	.word	0x40011000
 80179c0:	2000190c 	.word	0x2000190c
 80179c4:	40002800 	.word	0x40002800
 80179c8:	0801bf34 	.word	0x0801bf34
 80179cc:	0801bf61 	.word	0x0801bf61
 80179d0:	08017000 	.word	0x08017000
 80179d4:	0801bf87 	.word	0x0801bf87
 80179d8:	0801bf36 	.word	0x0801bf36
 80179dc:	cafebabe 	.word	0xcafebabe
 80179e0:	0801bfa0 	.word	0x0801bfa0
 80179e4:	0801bfd1 	.word	0x0801bfd1
 80179e8:	08018000 	.word	0x08018000
 80179ec:	0801bffb 	.word	0x0801bffb
 80179f0:	0801c028 	.word	0x0801c028
 80179f4:	0801c06c 	.word	0x0801c06c

080179f8 <print_hardfault_reason>:
void print_hardfault_reason(void) {
 80179f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    volatile uint32_t cfsr  = SCB->CFSR;
 80179fa:	4b2f      	ldr	r3, [pc, #188]	@ (8017ab8 <print_hardfault_reason+0xc0>)
    printf("\r\n--- Hard Fault Detected ---\r\n");
 80179fc:	482f      	ldr	r0, [pc, #188]	@ (8017abc <print_hardfault_reason+0xc4>)
    volatile uint32_t cfsr  = SCB->CFSR;
 80179fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017a00:	9200      	str	r2, [sp, #0]
    volatile uint32_t hfsr  = SCB->HFSR;
 8017a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a04:	9201      	str	r2, [sp, #4]
    volatile uint32_t mmfar = SCB->MMFAR;
 8017a06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8017a08:	9202      	str	r2, [sp, #8]
    volatile uint32_t bfar  = SCB->BFAR;
 8017a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017a0c:	9303      	str	r3, [sp, #12]
    printf("\r\n--- Hard Fault Detected ---\r\n");
 8017a0e:	f000 f9c5 	bl	8017d9c <tfp_printf>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8017a12:	9900      	ldr	r1, [sp, #0]
 8017a14:	482a      	ldr	r0, [pc, #168]	@ (8017ac0 <print_hardfault_reason+0xc8>)
 8017a16:	f000 f9c1 	bl	8017d9c <tfp_printf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 8017a1a:	9901      	ldr	r1, [sp, #4]
 8017a1c:	4829      	ldr	r0, [pc, #164]	@ (8017ac4 <print_hardfault_reason+0xcc>)
 8017a1e:	f000 f9bd 	bl	8017d9c <tfp_printf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8017a22:	9902      	ldr	r1, [sp, #8]
 8017a24:	4828      	ldr	r0, [pc, #160]	@ (8017ac8 <print_hardfault_reason+0xd0>)
 8017a26:	f000 f9b9 	bl	8017d9c <tfp_printf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 8017a2a:	9903      	ldr	r1, [sp, #12]
 8017a2c:	4827      	ldr	r0, [pc, #156]	@ (8017acc <print_hardfault_reason+0xd4>)
 8017a2e:	f000 f9b5 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 8017a32:	9b00      	ldr	r3, [sp, #0]
 8017a34:	01da      	lsls	r2, r3, #7
 8017a36:	d502      	bpl.n	8017a3e <print_hardfault_reason+0x46>
 8017a38:	4825      	ldr	r0, [pc, #148]	@ (8017ad0 <print_hardfault_reason+0xd8>)
 8017a3a:	f000 f9af 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 8017a3e:	9b00      	ldr	r3, [sp, #0]
 8017a40:	019b      	lsls	r3, r3, #6
 8017a42:	d502      	bpl.n	8017a4a <print_hardfault_reason+0x52>
 8017a44:	4823      	ldr	r0, [pc, #140]	@ (8017ad4 <print_hardfault_reason+0xdc>)
 8017a46:	f000 f9a9 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 8017a4a:	9b00      	ldr	r3, [sp, #0]
 8017a4c:	0358      	lsls	r0, r3, #13
 8017a4e:	d502      	bpl.n	8017a56 <print_hardfault_reason+0x5e>
 8017a50:	4821      	ldr	r0, [pc, #132]	@ (8017ad8 <print_hardfault_reason+0xe0>)
 8017a52:	f000 f9a3 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 8017a56:	9b00      	ldr	r3, [sp, #0]
 8017a58:	0399      	lsls	r1, r3, #14
 8017a5a:	d502      	bpl.n	8017a62 <print_hardfault_reason+0x6a>
 8017a5c:	481f      	ldr	r0, [pc, #124]	@ (8017adc <print_hardfault_reason+0xe4>)
 8017a5e:	f000 f99d 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 8017a62:	9b00      	ldr	r3, [sp, #0]
 8017a64:	03da      	lsls	r2, r3, #15
 8017a66:	d502      	bpl.n	8017a6e <print_hardfault_reason+0x76>
 8017a68:	481d      	ldr	r0, [pc, #116]	@ (8017ae0 <print_hardfault_reason+0xe8>)
 8017a6a:	f000 f997 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 8017a6e:	9b00      	ldr	r3, [sp, #0]
 8017a70:	07db      	lsls	r3, r3, #31
 8017a72:	d502      	bpl.n	8017a7a <print_hardfault_reason+0x82>
 8017a74:	481b      	ldr	r0, [pc, #108]	@ (8017ae4 <print_hardfault_reason+0xec>)
 8017a76:	f000 f991 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 8017a7a:	9b00      	ldr	r3, [sp, #0]
 8017a7c:	0798      	lsls	r0, r3, #30
 8017a7e:	d502      	bpl.n	8017a86 <print_hardfault_reason+0x8e>
 8017a80:	4819      	ldr	r0, [pc, #100]	@ (8017ae8 <print_hardfault_reason+0xf0>)
 8017a82:	f000 f98b 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 8017a86:	9b00      	ldr	r3, [sp, #0]
 8017a88:	05d9      	lsls	r1, r3, #23
 8017a8a:	d502      	bpl.n	8017a92 <print_hardfault_reason+0x9a>
 8017a8c:	4817      	ldr	r0, [pc, #92]	@ (8017aec <print_hardfault_reason+0xf4>)
 8017a8e:	f000 f985 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 8017a92:	9b00      	ldr	r3, [sp, #0]
 8017a94:	059a      	lsls	r2, r3, #22
 8017a96:	d502      	bpl.n	8017a9e <print_hardfault_reason+0xa6>
 8017a98:	4815      	ldr	r0, [pc, #84]	@ (8017af0 <print_hardfault_reason+0xf8>)
 8017a9a:	f000 f97f 	bl	8017d9c <tfp_printf>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8017a9e:	9b00      	ldr	r3, [sp, #0]
 8017aa0:	041b      	lsls	r3, r3, #16
 8017aa2:	d506      	bpl.n	8017ab2 <print_hardfault_reason+0xba>
 8017aa4:	9903      	ldr	r1, [sp, #12]
 8017aa6:	4813      	ldr	r0, [pc, #76]	@ (8017af4 <print_hardfault_reason+0xfc>)
}
 8017aa8:	b005      	add	sp, #20
 8017aaa:	f85d eb04 	ldr.w	lr, [sp], #4
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8017aae:	f000 b975 	b.w	8017d9c <tfp_printf>
}
 8017ab2:	b005      	add	sp, #20
 8017ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ab8:	e000ed00 	.word	0xe000ed00
 8017abc:	0801c083 	.word	0x0801c083
 8017ac0:	0801c0a3 	.word	0x0801c0a3
 8017ac4:	0801c0b4 	.word	0x0801c0b4
 8017ac8:	0801c0c5 	.word	0x0801c0c5
 8017acc:	0801c0d6 	.word	0x0801c0d6
 8017ad0:	0801c0e7 	.word	0x0801c0e7
 8017ad4:	0801c109 	.word	0x0801c109
 8017ad8:	0801c129 	.word	0x0801c129
 8017adc:	0801c145 	.word	0x0801c145
 8017ae0:	0801c15b 	.word	0x0801c15b
 8017ae4:	0801c16f 	.word	0x0801c16f
 8017ae8:	0801c198 	.word	0x0801c198
 8017aec:	0801c1ba 	.word	0x0801c1ba
 8017af0:	0801c1d6 	.word	0x0801c1d6
 8017af4:	0801c1f3 	.word	0x0801c1f3

08017af8 <Error_Handler>:
 8017af8:	b672      	cpsid	i
  while (1)
 8017afa:	e7fe      	b.n	8017afa <Error_Handler+0x2>

08017afc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8017afc:	4b0a      	ldr	r3, [pc, #40]	@ (8017b28 <HAL_MspInit+0x2c>)
{
 8017afe:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8017b00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8017b02:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8017b06:	641a      	str	r2, [r3, #64]	@ 0x40
 8017b08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8017b0a:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8017b0e:	9200      	str	r2, [sp, #0]
 8017b10:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8017b12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017b14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8017b18:	645a      	str	r2, [r3, #68]	@ 0x44
 8017b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017b20:	9301      	str	r3, [sp, #4]
 8017b22:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8017b24:	b002      	add	sp, #8
 8017b26:	4770      	bx	lr
 8017b28:	40023800 	.word	0x40023800

08017b2c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8017b2c:	b510      	push	{r4, lr}
 8017b2e:	b0a2      	sub	sp, #136	@ 0x88
 8017b30:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017b32:	2284      	movs	r2, #132	@ 0x84
 8017b34:	2100      	movs	r1, #0
 8017b36:	a801      	add	r0, sp, #4
 8017b38:	f003 fbf1 	bl	801b31e <memset>
  if(hrtc->Instance==RTC)
 8017b3c:	6822      	ldr	r2, [r4, #0]
 8017b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8017b68 <HAL_RTC_MspInit+0x3c>)
 8017b40:	429a      	cmp	r2, r3
 8017b42:	d10f      	bne.n	8017b64 <HAL_RTC_MspInit+0x38>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8017b44:	2320      	movs	r3, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b46:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8017b48:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8017b4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8017b4e:	930d      	str	r3, [sp, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b50:	f001 f816 	bl	8018b80 <HAL_RCCEx_PeriphCLKConfig>
 8017b54:	b108      	cbz	r0, 8017b5a <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8017b56:	f7ff ffcf 	bl	8017af8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8017b5a:	4a04      	ldr	r2, [pc, #16]	@ (8017b6c <HAL_RTC_MspInit+0x40>)
 8017b5c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8017b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8017b62:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8017b64:	b022      	add	sp, #136	@ 0x88
 8017b66:	bd10      	pop	{r4, pc}
 8017b68:	40002800 	.word	0x40002800
 8017b6c:	40023800 	.word	0x40023800

08017b70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8017b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017b72:	b0ab      	sub	sp, #172	@ 0xac
 8017b74:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017b76:	2214      	movs	r2, #20
 8017b78:	2100      	movs	r1, #0
 8017b7a:	a804      	add	r0, sp, #16
 8017b7c:	f003 fbcf 	bl	801b31e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017b80:	2284      	movs	r2, #132	@ 0x84
 8017b82:	2100      	movs	r1, #0
 8017b84:	a809      	add	r0, sp, #36	@ 0x24
 8017b86:	f003 fbca 	bl	801b31e <memset>
  if(huart->Instance==USART1)
 8017b8a:	6822      	ldr	r2, [r4, #0]
 8017b8c:	4b20      	ldr	r3, [pc, #128]	@ (8017c10 <HAL_UART_MspInit+0xa0>)
 8017b8e:	429a      	cmp	r2, r3
 8017b90:	d13c      	bne.n	8017c0c <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8017b92:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b94:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8017b96:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b98:	f000 fff2 	bl	8018b80 <HAL_RCCEx_PeriphCLKConfig>
 8017b9c:	b108      	cbz	r0, 8017ba2 <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8017b9e:	f7ff ffab 	bl	8017af8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8017ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8017c14 <HAL_UART_MspInit+0xa4>)
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017ba4:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017ba6:	2600      	movs	r6, #0
 8017ba8:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8017baa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8017bac:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017bae:	a904      	add	r1, sp, #16
 8017bb0:	4819      	ldr	r0, [pc, #100]	@ (8017c18 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8017bb2:	f042 0210 	orr.w	r2, r2, #16
 8017bb6:	645a      	str	r2, [r3, #68]	@ 0x44
 8017bb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017bba:	f002 0210 	and.w	r2, r2, #16
 8017bbe:	9201      	str	r2, [sp, #4]
 8017bc0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8017bc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017bc4:	f042 0202 	orr.w	r2, r2, #2
 8017bc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8017bca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017bcc:	f002 0202 	and.w	r2, r2, #2
 8017bd0:	9202      	str	r2, [sp, #8]
 8017bd2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017bd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017bd6:	f042 0201 	orr.w	r2, r2, #1
 8017bda:	631a      	str	r2, [r3, #48]	@ 0x30
 8017bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8017bde:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017be0:	f003 0301 	and.w	r3, r3, #1
 8017be4:	9303      	str	r3, [sp, #12]
 8017be6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017be8:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017bea:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017bee:	e9cd 3704 	strd	r3, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017bf2:	f000 fc09 	bl	8018408 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8017bf6:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017bfa:	a904      	add	r1, sp, #16
 8017bfc:	4807      	ldr	r0, [pc, #28]	@ (8017c1c <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8017bfe:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017c00:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017c04:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017c08:	f000 fbfe 	bl	8018408 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8017c0c:	b02b      	add	sp, #172	@ 0xac
 8017c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017c10:	40011000 	.word	0x40011000
 8017c14:	40023800 	.word	0x40023800
 8017c18:	40020400 	.word	0x40020400
 8017c1c:	40020000 	.word	0x40020000

08017c20 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8017c20:	e7fe      	b.n	8017c20 <NMI_Handler>

08017c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8017c22:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8017c24:	f7ff fee8 	bl	80179f8 <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8017c28:	e7fe      	b.n	8017c28 <HardFault_Handler+0x6>

08017c2a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8017c2a:	e7fe      	b.n	8017c2a <MemManage_Handler>

08017c2c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8017c2c:	e7fe      	b.n	8017c2c <BusFault_Handler>

08017c2e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8017c2e:	e7fe      	b.n	8017c2e <UsageFault_Handler>

08017c30 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8017c30:	4770      	bx	lr

08017c32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8017c32:	4770      	bx	lr

08017c34 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8017c34:	4770      	bx	lr

08017c36 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8017c36:	f000 b995 	b.w	8017f64 <HAL_IncTick>

08017c3a <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8017c3a:	2001      	movs	r0, #1
 8017c3c:	4770      	bx	lr

08017c3e <_kill>:

int _kill(int pid, int sig)
{
 8017c3e:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8017c40:	f003 fbcc 	bl	801b3dc <__errno>
 8017c44:	2316      	movs	r3, #22
 8017c46:	6003      	str	r3, [r0, #0]
  return -1;
}
 8017c48:	f04f 30ff 	mov.w	r0, #4294967295
 8017c4c:	bd08      	pop	{r3, pc}

08017c4e <_exit>:

void _exit (int status)
{
 8017c4e:	b508      	push	{r3, lr}
  errno = EINVAL;
 8017c50:	f003 fbc4 	bl	801b3dc <__errno>
 8017c54:	2316      	movs	r3, #22
 8017c56:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8017c58:	e7fe      	b.n	8017c58 <_exit+0xa>

08017c5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8017c5a:	b570      	push	{r4, r5, r6, lr}
 8017c5c:	460d      	mov	r5, r1
 8017c5e:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8017c60:	460e      	mov	r6, r1
 8017c62:	1b73      	subs	r3, r6, r5
 8017c64:	429c      	cmp	r4, r3
 8017c66:	dc01      	bgt.n	8017c6c <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8017c68:	4620      	mov	r0, r4
 8017c6a:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8017c6c:	f3af 8000 	nop.w
 8017c70:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8017c74:	e7f5      	b.n	8017c62 <_read+0x8>

08017c76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8017c76:	b570      	push	{r4, r5, r6, lr}
 8017c78:	460d      	mov	r5, r1
 8017c7a:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8017c7c:	460e      	mov	r6, r1
 8017c7e:	1b73      	subs	r3, r6, r5
 8017c80:	429c      	cmp	r4, r3
 8017c82:	dc01      	bgt.n	8017c88 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8017c84:	4620      	mov	r0, r4
 8017c86:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8017c88:	f816 0b01 	ldrb.w	r0, [r6], #1
 8017c8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8017c90:	e7f5      	b.n	8017c7e <_write+0x8>

08017c92 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8017c92:	f04f 30ff 	mov.w	r0, #4294967295
 8017c96:	4770      	bx	lr

08017c98 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8017c98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8017c9c:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8017c9e:	604b      	str	r3, [r1, #4]
}
 8017ca0:	4770      	bx	lr

08017ca2 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8017ca2:	2001      	movs	r0, #1
 8017ca4:	4770      	bx	lr

08017ca6 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8017ca6:	2000      	movs	r0, #0
 8017ca8:	4770      	bx	lr
	...

08017cac <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8017cac:	4a0b      	ldr	r2, [pc, #44]	@ (8017cdc <_sbrk+0x30>)
{
 8017cae:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8017cb0:	6811      	ldr	r1, [r2, #0]
{
 8017cb2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8017cb4:	b909      	cbnz	r1, 8017cba <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8017cb6:	490a      	ldr	r1, [pc, #40]	@ (8017ce0 <_sbrk+0x34>)
 8017cb8:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8017cba:	6810      	ldr	r0, [r2, #0]
 8017cbc:	4909      	ldr	r1, [pc, #36]	@ (8017ce4 <_sbrk+0x38>)
 8017cbe:	4c0a      	ldr	r4, [pc, #40]	@ (8017ce8 <_sbrk+0x3c>)
 8017cc0:	4403      	add	r3, r0
 8017cc2:	1b09      	subs	r1, r1, r4
 8017cc4:	428b      	cmp	r3, r1
 8017cc6:	d906      	bls.n	8017cd6 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8017cc8:	f003 fb88 	bl	801b3dc <__errno>
 8017ccc:	230c      	movs	r3, #12
 8017cce:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8017cd0:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8017cd4:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8017cd6:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8017cd8:	e7fc      	b.n	8017cd4 <_sbrk+0x28>
 8017cda:	bf00      	nop
 8017cdc:	2000192c 	.word	0x2000192c
 8017ce0:	20001aa0 	.word	0x20001aa0
 8017ce4:	20050000 	.word	0x20050000
 8017ce8:	00000400 	.word	0x00000400

08017cec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8017cec:	4a03      	ldr	r2, [pc, #12]	@ (8017cfc <SystemInit+0x10>)
 8017cee:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8017cf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017cf6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8017cfa:	4770      	bx	lr
 8017cfc:	e000ed00 	.word	0xe000ed00

08017d00 <_tfp_putc>:
void tfp_init(void* handle) {
    g_uart_handle = (UART_HandleTypeDef*)handle;
}

static void _tfp_putc(char c) {
    if (g_uart_handle) {
 8017d00:	4b07      	ldr	r3, [pc, #28]	@ (8017d20 <_tfp_putc+0x20>)
static void _tfp_putc(char c) {
 8017d02:	b507      	push	{r0, r1, r2, lr}
 8017d04:	f88d 0007 	strb.w	r0, [sp, #7]
    if (g_uart_handle) {
 8017d08:	6818      	ldr	r0, [r3, #0]
 8017d0a:	b128      	cbz	r0, 8017d18 <_tfp_putc+0x18>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8017d0c:	2364      	movs	r3, #100	@ 0x64
 8017d0e:	2201      	movs	r2, #1
 8017d10:	f10d 0107 	add.w	r1, sp, #7
 8017d14:	f001 fc21 	bl	801955a <HAL_UART_Transmit>
    }
}
 8017d18:	b003      	add	sp, #12
 8017d1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8017d1e:	bf00      	nop
 8017d20:	20001930 	.word	0x20001930

08017d24 <_tfp_print_unsigned>:

static void _tfp_puts(char *s) {
    while (*s) _tfp_putc(*s++);
}

static void _tfp_print_unsigned(uint32_t i, int base) {
 8017d24:	b5f0      	push	{r4, r5, r6, r7, lr}
    const char hex[] = "0123456789ABCDEF";
 8017d26:	4a19      	ldr	r2, [pc, #100]	@ (8017d8c <_tfp_print_unsigned+0x68>)
static void _tfp_print_unsigned(uint32_t i, int base) {
 8017d28:	b08f      	sub	sp, #60	@ 0x3c
 8017d2a:	4603      	mov	r3, r0
 8017d2c:	460d      	mov	r5, r1
    const char hex[] = "0123456789ABCDEF";
 8017d2e:	ac01      	add	r4, sp, #4
 8017d30:	f102 0710 	add.w	r7, r2, #16
 8017d34:	6810      	ldr	r0, [r2, #0]
 8017d36:	3208      	adds	r2, #8
 8017d38:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8017d3c:	4626      	mov	r6, r4
 8017d3e:	42ba      	cmp	r2, r7
 8017d40:	c603      	stmia	r6!, {r0, r1}
 8017d42:	4634      	mov	r4, r6
 8017d44:	d1f6      	bne.n	8017d34 <_tfp_print_unsigned+0x10>
 8017d46:	7812      	ldrb	r2, [r2, #0]
 8017d48:	7032      	strb	r2, [r6, #0]
    char buf[32];
    int pos = 0;
    if (i == 0) {
 8017d4a:	b92b      	cbnz	r3, 8017d58 <_tfp_print_unsigned+0x34>
        _tfp_putc('0');
 8017d4c:	2030      	movs	r0, #48	@ 0x30
    while (i > 0) {
        buf[pos++] = hex[i % base];
        i /= base;
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
}
 8017d4e:	b00f      	add	sp, #60	@ 0x3c
 8017d50:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        _tfp_putc('0');
 8017d54:	f7ff bfd4 	b.w	8017d00 <_tfp_putc>
 8017d58:	aa06      	add	r2, sp, #24
    int pos = 0;
 8017d5a:	2400      	movs	r4, #0
 8017d5c:	4616      	mov	r6, r2
        buf[pos++] = hex[i % base];
 8017d5e:	3401      	adds	r4, #1
 8017d60:	fbb3 f0f5 	udiv	r0, r3, r5
 8017d64:	fb05 3110 	mls	r1, r5, r0, r3
 8017d68:	3138      	adds	r1, #56	@ 0x38
 8017d6a:	4469      	add	r1, sp
 8017d6c:	f811 1c34 	ldrb.w	r1, [r1, #-52]
 8017d70:	f802 1b01 	strb.w	r1, [r2], #1
        i /= base;
 8017d74:	4619      	mov	r1, r3
 8017d76:	4603      	mov	r3, r0
    while (i > 0) {
 8017d78:	428d      	cmp	r5, r1
 8017d7a:	d9f0      	bls.n	8017d5e <_tfp_print_unsigned+0x3a>
    while (pos > 0) _tfp_putc(buf[--pos]);
 8017d7c:	3c01      	subs	r4, #1
 8017d7e:	5d30      	ldrb	r0, [r6, r4]
 8017d80:	f7ff ffbe 	bl	8017d00 <_tfp_putc>
 8017d84:	2c00      	cmp	r4, #0
 8017d86:	d1f9      	bne.n	8017d7c <_tfp_print_unsigned+0x58>
}
 8017d88:	b00f      	add	sp, #60	@ 0x3c
 8017d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d8c:	0801c215 	.word	0x0801c215

08017d90 <tfp_init>:
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8017d90:	4b01      	ldr	r3, [pc, #4]	@ (8017d98 <tfp_init+0x8>)
 8017d92:	6018      	str	r0, [r3, #0]
}
 8017d94:	4770      	bx	lr
 8017d96:	bf00      	nop
 8017d98:	20001930 	.word	0x20001930

08017d9c <tfp_printf>:
        i = -i;
    }
    _tfp_print_unsigned((uint32_t)i, 10);
}

void tfp_printf(const char *fmt, ...) {
 8017d9c:	b40f      	push	{r0, r1, r2, r3}
 8017d9e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017da0:	ab06      	add	r3, sp, #24
 8017da2:	f853 4b04 	ldr.w	r4, [r3], #4
    va_list va;
    va_start(va, fmt);
 8017da6:	9301      	str	r3, [sp, #4]
    char ch;

    while ((ch = *fmt++) != 0) {
 8017da8:	7820      	ldrb	r0, [r4, #0]
 8017daa:	b920      	cbnz	r0, 8017db6 <tfp_printf+0x1a>
            default: _tfp_putc(ch); break;
        }
    }
end:
    va_end(va);
}
 8017dac:	b003      	add	sp, #12
 8017dae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017db2:	b004      	add	sp, #16
 8017db4:	4770      	bx	lr
        if (ch != '%') {
 8017db6:	2825      	cmp	r0, #37	@ 0x25
 8017db8:	d003      	beq.n	8017dc2 <tfp_printf+0x26>
    while ((ch = *fmt++) != 0) {
 8017dba:	3401      	adds	r4, #1
            _tfp_putc(ch);
 8017dbc:	f7ff ffa0 	bl	8017d00 <_tfp_putc>
            continue;
 8017dc0:	e7f2      	b.n	8017da8 <tfp_printf+0xc>
        ch = *fmt++;
 8017dc2:	7860      	ldrb	r0, [r4, #1]
        switch (ch) {
 8017dc4:	2878      	cmp	r0, #120	@ 0x78
 8017dc6:	d808      	bhi.n	8017dda <tfp_printf+0x3e>
 8017dc8:	286f      	cmp	r0, #111	@ 0x6f
 8017dca:	d809      	bhi.n	8017de0 <tfp_printf+0x44>
 8017dcc:	2863      	cmp	r0, #99	@ 0x63
 8017dce:	d03b      	beq.n	8017e48 <tfp_printf+0xac>
 8017dd0:	d820      	bhi.n	8017e14 <tfp_printf+0x78>
 8017dd2:	2800      	cmp	r0, #0
 8017dd4:	d0ea      	beq.n	8017dac <tfp_printf+0x10>
 8017dd6:	2858      	cmp	r0, #88	@ 0x58
 8017dd8:	d031      	beq.n	8017e3e <tfp_printf+0xa2>
            default: _tfp_putc(ch); break;
 8017dda:	f7ff ff91 	bl	8017d00 <_tfp_putc>
 8017dde:	e040      	b.n	8017e62 <tfp_printf+0xc6>
        switch (ch) {
 8017de0:	f1a0 0370 	sub.w	r3, r0, #112	@ 0x70
 8017de4:	2b08      	cmp	r3, #8
 8017de6:	d8f8      	bhi.n	8017dda <tfp_printf+0x3e>
 8017de8:	a201      	add	r2, pc, #4	@ (adr r2, 8017df0 <tfp_printf+0x54>)
 8017dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017dee:	bf00      	nop
 8017df0:	08017e37 	.word	0x08017e37
 8017df4:	08017ddb 	.word	0x08017ddb
 8017df8:	08017ddb 	.word	0x08017ddb
 8017dfc:	08017e53 	.word	0x08017e53
 8017e00:	08017ddb 	.word	0x08017ddb
 8017e04:	08017e6d 	.word	0x08017e6d
 8017e08:	08017ddb 	.word	0x08017ddb
 8017e0c:	08017ddb 	.word	0x08017ddb
 8017e10:	08017e3f 	.word	0x08017e3f
 8017e14:	2864      	cmp	r0, #100	@ 0x64
 8017e16:	d1e0      	bne.n	8017dda <tfp_printf+0x3e>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8017e18:	9b01      	ldr	r3, [sp, #4]
 8017e1a:	681d      	ldr	r5, [r3, #0]
 8017e1c:	1d1a      	adds	r2, r3, #4
    if (i < 0) {
 8017e1e:	2d00      	cmp	r5, #0
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8017e20:	9201      	str	r2, [sp, #4]
    if (i < 0) {
 8017e22:	da03      	bge.n	8017e2c <tfp_printf+0x90>
        i = -i;
 8017e24:	426d      	negs	r5, r5
        _tfp_putc('-');
 8017e26:	202d      	movs	r0, #45	@ 0x2d
 8017e28:	f7ff ff6a 	bl	8017d00 <_tfp_putc>
    _tfp_print_unsigned((uint32_t)i, 10);
 8017e2c:	210a      	movs	r1, #10
 8017e2e:	4628      	mov	r0, r5
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8017e30:	f7ff ff78 	bl	8017d24 <_tfp_print_unsigned>
                break;
 8017e34:	e015      	b.n	8017e62 <tfp_printf+0xc6>
 8017e36:	4d12      	ldr	r5, [pc, #72]	@ (8017e80 <tfp_printf+0xe4>)
    while (*s) _tfp_putc(*s++);
 8017e38:	f815 0b01 	ldrb.w	r0, [r5], #1
 8017e3c:	b9e0      	cbnz	r0, 8017e78 <tfp_printf+0xdc>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8017e3e:	9b01      	ldr	r3, [sp, #4]
 8017e40:	2110      	movs	r1, #16
 8017e42:	1d1a      	adds	r2, r3, #4
 8017e44:	9201      	str	r2, [sp, #4]
 8017e46:	e015      	b.n	8017e74 <tfp_printf+0xd8>
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8017e48:	9b01      	ldr	r3, [sp, #4]
 8017e4a:	1d1a      	adds	r2, r3, #4
 8017e4c:	7818      	ldrb	r0, [r3, #0]
 8017e4e:	9201      	str	r2, [sp, #4]
 8017e50:	e7c3      	b.n	8017dda <tfp_printf+0x3e>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8017e52:	9b01      	ldr	r3, [sp, #4]
 8017e54:	681d      	ldr	r5, [r3, #0]
 8017e56:	1d1a      	adds	r2, r3, #4
 8017e58:	3d01      	subs	r5, #1
 8017e5a:	9201      	str	r2, [sp, #4]
    while (*s) _tfp_putc(*s++);
 8017e5c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8017e60:	b908      	cbnz	r0, 8017e66 <tfp_printf+0xca>
        ch = *fmt++;
 8017e62:	3402      	adds	r4, #2
 8017e64:	e7a0      	b.n	8017da8 <tfp_printf+0xc>
    while (*s) _tfp_putc(*s++);
 8017e66:	f7ff ff4b 	bl	8017d00 <_tfp_putc>
 8017e6a:	e7f7      	b.n	8017e5c <tfp_printf+0xc0>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8017e6c:	9b01      	ldr	r3, [sp, #4]
 8017e6e:	210a      	movs	r1, #10
 8017e70:	1d1a      	adds	r2, r3, #4
 8017e72:	9201      	str	r2, [sp, #4]
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8017e74:	6818      	ldr	r0, [r3, #0]
 8017e76:	e7db      	b.n	8017e30 <tfp_printf+0x94>
    while (*s) _tfp_putc(*s++);
 8017e78:	f7ff ff42 	bl	8017d00 <_tfp_putc>
 8017e7c:	e7dc      	b.n	8017e38 <tfp_printf+0x9c>
 8017e7e:	bf00      	nop
 8017e80:	0801c226 	.word	0x0801c226

08017e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8017e84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8017ebc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8017e88:	f7ff ff30 	bl	8017cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8017e8c:	480c      	ldr	r0, [pc, #48]	@ (8017ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8017e8e:	490d      	ldr	r1, [pc, #52]	@ (8017ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8017e90:	4a0d      	ldr	r2, [pc, #52]	@ (8017ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8017e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8017e94:	e002      	b.n	8017e9c <LoopCopyDataInit>

08017e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8017e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8017e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8017e9a:	3304      	adds	r3, #4

08017e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8017e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8017e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8017ea0:	d3f9      	bcc.n	8017e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8017ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8017ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8017ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8017ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8017ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8017ea8:	e001      	b.n	8017eae <LoopFillZerobss>

08017eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8017eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8017eac:	3204      	adds	r2, #4

08017eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8017eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8017eb0:	d3fb      	bcc.n	8017eaa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8017eb2:	f003 fa99 	bl	801b3e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8017eb6:	f7ff fcb5 	bl	8017824 <main>
  bx  lr    
 8017eba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8017ebc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8017ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8017ec4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8017ec8:	0801c70c 	.word	0x0801c70c
  ldr r2, =_sbss
 8017ecc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8017ed0:	20001aa0 	.word	0x20001aa0

08017ed4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8017ed4:	e7fe      	b.n	8017ed4 <ADC_IRQHandler>

08017ed6 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8017ed6:	4770      	bx	lr

08017ed8 <HAL_DeInit>:
{
 8017ed8:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8017eda:	4b09      	ldr	r3, [pc, #36]	@ (8017f00 <HAL_DeInit+0x28>)
 8017edc:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 8017ee0:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8017ee2:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8017ee4:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 8017ee6:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8017ee8:	625c      	str	r4, [r3, #36]	@ 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 8017eea:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8017eec:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 8017eee:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8017ef0:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 8017ef2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8017ef4:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 8017ef6:	f7ff ffee 	bl	8017ed6 <HAL_MspDeInit>
}
 8017efa:	4620      	mov	r0, r4
 8017efc:	bd10      	pop	{r4, pc}
 8017efe:	bf00      	nop
 8017f00:	40023800 	.word	0x40023800

08017f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8017f04:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8017f06:	4b0e      	ldr	r3, [pc, #56]	@ (8017f40 <HAL_InitTick+0x3c>)
{
 8017f08:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8017f0a:	781a      	ldrb	r2, [r3, #0]
 8017f0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8017f14:	4a0b      	ldr	r2, [pc, #44]	@ (8017f44 <HAL_InitTick+0x40>)
 8017f16:	6810      	ldr	r0, [r2, #0]
 8017f18:	fbb0 f0f3 	udiv	r0, r0, r3
 8017f1c:	f000 f88a 	bl	8018034 <HAL_SYSTICK_Config>
 8017f20:	4604      	mov	r4, r0
 8017f22:	b958      	cbnz	r0, 8017f3c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8017f24:	2d0f      	cmp	r5, #15
 8017f26:	d809      	bhi.n	8017f3c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8017f28:	4602      	mov	r2, r0
 8017f2a:	4629      	mov	r1, r5
 8017f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8017f30:	f000 f84e 	bl	8017fd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8017f34:	4b04      	ldr	r3, [pc, #16]	@ (8017f48 <HAL_InitTick+0x44>)
 8017f36:	4620      	mov	r0, r4
 8017f38:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8017f3a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8017f3c:	2001      	movs	r0, #1
 8017f3e:	e7fc      	b.n	8017f3a <HAL_InitTick+0x36>
 8017f40:	20000004 	.word	0x20000004
 8017f44:	20000000 	.word	0x20000000
 8017f48:	20000008 	.word	0x20000008

08017f4c <HAL_Init>:
{
 8017f4c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8017f4e:	2003      	movs	r0, #3
 8017f50:	f000 f82c 	bl	8017fac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8017f54:	200f      	movs	r0, #15
 8017f56:	f7ff ffd5 	bl	8017f04 <HAL_InitTick>
  HAL_MspInit();
 8017f5a:	f7ff fdcf 	bl	8017afc <HAL_MspInit>
}
 8017f5e:	2000      	movs	r0, #0
 8017f60:	bd08      	pop	{r3, pc}
	...

08017f64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8017f64:	4a03      	ldr	r2, [pc, #12]	@ (8017f74 <HAL_IncTick+0x10>)
 8017f66:	4b04      	ldr	r3, [pc, #16]	@ (8017f78 <HAL_IncTick+0x14>)
 8017f68:	6811      	ldr	r1, [r2, #0]
 8017f6a:	781b      	ldrb	r3, [r3, #0]
 8017f6c:	440b      	add	r3, r1
 8017f6e:	6013      	str	r3, [r2, #0]
}
 8017f70:	4770      	bx	lr
 8017f72:	bf00      	nop
 8017f74:	20001934 	.word	0x20001934
 8017f78:	20000004 	.word	0x20000004

08017f7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8017f7c:	4b01      	ldr	r3, [pc, #4]	@ (8017f84 <HAL_GetTick+0x8>)
 8017f7e:	6818      	ldr	r0, [r3, #0]
}
 8017f80:	4770      	bx	lr
 8017f82:	bf00      	nop
 8017f84:	20001934 	.word	0x20001934

08017f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8017f88:	b538      	push	{r3, r4, r5, lr}
 8017f8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8017f8c:	f7ff fff6 	bl	8017f7c <HAL_GetTick>
 8017f90:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8017f92:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8017f94:	bf1e      	ittt	ne
 8017f96:	4b04      	ldrne	r3, [pc, #16]	@ (8017fa8 <HAL_Delay+0x20>)
 8017f98:	781b      	ldrbne	r3, [r3, #0]
 8017f9a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8017f9c:	f7ff ffee 	bl	8017f7c <HAL_GetTick>
 8017fa0:	1b43      	subs	r3, r0, r5
 8017fa2:	42a3      	cmp	r3, r4
 8017fa4:	d3fa      	bcc.n	8017f9c <HAL_Delay+0x14>
  {
  }
}
 8017fa6:	bd38      	pop	{r3, r4, r5, pc}
 8017fa8:	20000004 	.word	0x20000004

08017fac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8017fac:	4907      	ldr	r1, [pc, #28]	@ (8017fcc <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8017fae:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8017fb0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8017fb2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8017fb6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8017fba:	0412      	lsls	r2, r2, #16
 8017fbc:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8017fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8017fc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8017fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8017fc8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8017fca:	4770      	bx	lr
 8017fcc:	e000ed00 	.word	0xe000ed00

08017fd0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8017fd0:	4b16      	ldr	r3, [pc, #88]	@ (801802c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8017fd2:	b530      	push	{r4, r5, lr}
 8017fd4:	68dc      	ldr	r4, [r3, #12]
 8017fd6:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8017fda:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8017fde:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8017fe0:	2b04      	cmp	r3, #4
 8017fe2:	bf28      	it	cs
 8017fe4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8017fe6:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8017fe8:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8017fec:	bf8c      	ite	hi
 8017fee:	3c03      	subhi	r4, #3
 8017ff0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8017ff2:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8017ff6:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8017ff8:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8017ffc:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8018000:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8018004:	fa03 f304 	lsl.w	r3, r3, r4
 8018008:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801800c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8018010:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8018012:	db06      	blt.n	8018022 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8018014:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8018018:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 801801c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8018020:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8018022:	f000 000f 	and.w	r0, r0, #15
 8018026:	4a02      	ldr	r2, [pc, #8]	@ (8018030 <HAL_NVIC_SetPriority+0x60>)
 8018028:	5413      	strb	r3, [r2, r0]
 801802a:	e7f9      	b.n	8018020 <HAL_NVIC_SetPriority+0x50>
 801802c:	e000ed00 	.word	0xe000ed00
 8018030:	e000ed14 	.word	0xe000ed14

08018034 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8018034:	3801      	subs	r0, #1
 8018036:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 801803a:	d20b      	bcs.n	8018054 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801803c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8018040:	4a05      	ldr	r2, [pc, #20]	@ (8018058 <HAL_SYSTICK_Config+0x24>)
 8018042:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8018044:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8018046:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8018048:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801804c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 801804e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8018050:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8018052:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8018054:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8018056:	4770      	bx	lr
 8018058:	e000ed00 	.word	0xe000ed00

0801805c <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 801805c:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8018060:	4b04      	ldr	r3, [pc, #16]	@ (8018074 <HAL_MPU_Disable+0x18>)
 8018062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018064:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8018068:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 801806a:	2200      	movs	r2, #0
 801806c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8018070:	4770      	bx	lr
 8018072:	bf00      	nop
 8018074:	e000ed00 	.word	0xe000ed00

08018078 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8018078:	4b06      	ldr	r3, [pc, #24]	@ (8018094 <HAL_MPU_Enable+0x1c>)
 801807a:	f040 0001 	orr.w	r0, r0, #1
 801807e:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8018082:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018084:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8018088:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 801808a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 801808e:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8018092:	4770      	bx	lr
 8018094:	e000ed00 	.word	0xe000ed00

08018098 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8018098:	7843      	ldrb	r3, [r0, #1]
 801809a:	4a14      	ldr	r2, [pc, #80]	@ (80180ec <HAL_MPU_ConfigRegion+0x54>)
 801809c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80180a0:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80180a4:	f023 0301 	bic.w	r3, r3, #1
 80180a8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80180ac:	6843      	ldr	r3, [r0, #4]
 80180ae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80180b2:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80180b4:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80180b6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80180b8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80180bc:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180be:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80180c0:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180c2:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80180c6:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180c8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80180cc:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180ce:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80180d2:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80180d8:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80180da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80180de:	7a01      	ldrb	r1, [r0, #8]
 80180e0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80180e4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80180e8:	4770      	bx	lr
 80180ea:	bf00      	nop
 80180ec:	e000ed00 	.word	0xe000ed00

080180f0 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80180f0:	490a      	ldr	r1, [pc, #40]	@ (801811c <FLASH_Program_DoubleWord+0x2c>)
{
 80180f2:	b510      	push	{r4, lr}
  FLASH->CR &= CR_PSIZE_MASK;
 80180f4:	690c      	ldr	r4, [r1, #16]
 80180f6:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 80180fa:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80180fc:	690c      	ldr	r4, [r1, #16]
 80180fe:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 8018102:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8018104:	690c      	ldr	r4, [r1, #16]
 8018106:	f044 0401 	orr.w	r4, r4, #1
 801810a:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 801810c:	6002      	str	r2, [r0, #0]
 801810e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8018112:	6043      	str	r3, [r0, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8018114:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8018118:	bd10      	pop	{r4, pc}
 801811a:	bf00      	nop
 801811c:	40023c00 	.word	0x40023c00

08018120 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8018120:	4b08      	ldr	r3, [pc, #32]	@ (8018144 <FLASH_Program_Word+0x24>)
 8018122:	691a      	ldr	r2, [r3, #16]
 8018124:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8018128:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 801812a:	691a      	ldr	r2, [r3, #16]
 801812c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8018130:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8018132:	691a      	ldr	r2, [r3, #16]
 8018134:	f042 0201 	orr.w	r2, r2, #1
 8018138:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 801813a:	6001      	str	r1, [r0, #0]
 801813c:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8018140:	4770      	bx	lr
 8018142:	bf00      	nop
 8018144:	40023c00 	.word	0x40023c00

08018148 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8018148:	4b08      	ldr	r3, [pc, #32]	@ (801816c <FLASH_Program_HalfWord+0x24>)
 801814a:	691a      	ldr	r2, [r3, #16]
 801814c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8018150:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8018152:	691a      	ldr	r2, [r3, #16]
 8018154:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018158:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 801815a:	691a      	ldr	r2, [r3, #16]
 801815c:	f042 0201 	orr.w	r2, r2, #1
 8018160:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8018162:	8001      	strh	r1, [r0, #0]
 8018164:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8018168:	4770      	bx	lr
 801816a:	bf00      	nop
 801816c:	40023c00 	.word	0x40023c00

08018170 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8018170:	4b07      	ldr	r3, [pc, #28]	@ (8018190 <FLASH_Program_Byte+0x20>)
 8018172:	691a      	ldr	r2, [r3, #16]
 8018174:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8018178:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 801817a:	691a      	ldr	r2, [r3, #16]
 801817c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 801817e:	691a      	ldr	r2, [r3, #16]
 8018180:	f042 0201 	orr.w	r2, r2, #1
 8018184:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8018186:	7001      	strb	r1, [r0, #0]
 8018188:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 801818c:	4770      	bx	lr
 801818e:	bf00      	nop
 8018190:	40023c00 	.word	0x40023c00

08018194 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8018194:	4a16      	ldr	r2, [pc, #88]	@ (80181f0 <FLASH_SetErrorCode+0x5c>)
 8018196:	68d3      	ldr	r3, [r2, #12]
 8018198:	079b      	lsls	r3, r3, #30
 801819a:	d504      	bpl.n	80181a6 <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 801819c:	4915      	ldr	r1, [pc, #84]	@ (80181f4 <FLASH_SetErrorCode+0x60>)
 801819e:	698b      	ldr	r3, [r1, #24]
 80181a0:	f043 0320 	orr.w	r3, r3, #32
 80181a4:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80181a6:	68d3      	ldr	r3, [r2, #12]
 80181a8:	06d8      	lsls	r0, r3, #27
 80181aa:	d504      	bpl.n	80181b6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80181ac:	4a11      	ldr	r2, [pc, #68]	@ (80181f4 <FLASH_SetErrorCode+0x60>)
 80181ae:	6993      	ldr	r3, [r2, #24]
 80181b0:	f043 0310 	orr.w	r3, r3, #16
 80181b4:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80181b6:	4a0e      	ldr	r2, [pc, #56]	@ (80181f0 <FLASH_SetErrorCode+0x5c>)
 80181b8:	68d3      	ldr	r3, [r2, #12]
 80181ba:	0699      	lsls	r1, r3, #26
 80181bc:	d504      	bpl.n	80181c8 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80181be:	490d      	ldr	r1, [pc, #52]	@ (80181f4 <FLASH_SetErrorCode+0x60>)
 80181c0:	698b      	ldr	r3, [r1, #24]
 80181c2:	f043 0308 	orr.w	r3, r3, #8
 80181c6:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80181c8:	68d3      	ldr	r3, [r2, #12]
 80181ca:	065a      	lsls	r2, r3, #25
 80181cc:	d504      	bpl.n	80181d8 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80181ce:	4a09      	ldr	r2, [pc, #36]	@ (80181f4 <FLASH_SetErrorCode+0x60>)
 80181d0:	6993      	ldr	r3, [r2, #24]
 80181d2:	f043 0304 	orr.w	r3, r3, #4
 80181d6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 80181d8:	4a05      	ldr	r2, [pc, #20]	@ (80181f0 <FLASH_SetErrorCode+0x5c>)
 80181da:	68d3      	ldr	r3, [r2, #12]
 80181dc:	061b      	lsls	r3, r3, #24
 80181de:	d504      	bpl.n	80181ea <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 80181e0:	4904      	ldr	r1, [pc, #16]	@ (80181f4 <FLASH_SetErrorCode+0x60>)
 80181e2:	698b      	ldr	r3, [r1, #24]
 80181e4:	f043 0302 	orr.w	r3, r3, #2
 80181e8:	618b      	str	r3, [r1, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80181ea:	23f2      	movs	r3, #242	@ 0xf2
 80181ec:	60d3      	str	r3, [r2, #12]
}
 80181ee:	4770      	bx	lr
 80181f0:	40023c00 	.word	0x40023c00
 80181f4:	20001938 	.word	0x20001938

080181f8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80181f8:	4b06      	ldr	r3, [pc, #24]	@ (8018214 <HAL_FLASH_Unlock+0x1c>)
 80181fa:	691a      	ldr	r2, [r3, #16]
 80181fc:	2a00      	cmp	r2, #0
 80181fe:	da07      	bge.n	8018210 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8018200:	4a05      	ldr	r2, [pc, #20]	@ (8018218 <HAL_FLASH_Unlock+0x20>)
 8018202:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8018204:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8018208:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801820a:	6918      	ldr	r0, [r3, #16]
 801820c:	0fc0      	lsrs	r0, r0, #31
 801820e:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8018210:	2000      	movs	r0, #0
}
 8018212:	4770      	bx	lr
 8018214:	40023c00 	.word	0x40023c00
 8018218:	45670123 	.word	0x45670123

0801821c <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 801821c:	4a03      	ldr	r2, [pc, #12]	@ (801822c <HAL_FLASH_Lock+0x10>)
}
 801821e:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 8018220:	6913      	ldr	r3, [r2, #16]
 8018222:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8018226:	6113      	str	r3, [r2, #16]
}
 8018228:	4770      	bx	lr
 801822a:	bf00      	nop
 801822c:	40023c00 	.word	0x40023c00

08018230 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8018230:	4b13      	ldr	r3, [pc, #76]	@ (8018280 <FLASH_WaitForLastOperation+0x50>)
 8018232:	2200      	movs	r2, #0
{ 
 8018234:	b570      	push	{r4, r5, r6, lr}
 8018236:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8018238:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801823a:	4d12      	ldr	r5, [pc, #72]	@ (8018284 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 801823c:	f7ff fe9e 	bl	8017f7c <HAL_GetTick>
 8018240:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8018242:	68eb      	ldr	r3, [r5, #12]
 8018244:	03da      	lsls	r2, r3, #15
 8018246:	d407      	bmi.n	8018258 <FLASH_WaitForLastOperation+0x28>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8018248:	68eb      	ldr	r3, [r5, #12]
 801824a:	f013 0ff2 	tst.w	r3, #242	@ 0xf2
 801824e:	d00e      	beq.n	801826e <FLASH_WaitForLastOperation+0x3e>
    FLASH_SetErrorCode();
 8018250:	f7ff ffa0 	bl	8018194 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8018254:	2001      	movs	r0, #1
 8018256:	e003      	b.n	8018260 <FLASH_WaitForLastOperation+0x30>
    if(Timeout != HAL_MAX_DELAY)
 8018258:	1c61      	adds	r1, r4, #1
 801825a:	d0f2      	beq.n	8018242 <FLASH_WaitForLastOperation+0x12>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 801825c:	b90c      	cbnz	r4, 8018262 <FLASH_WaitForLastOperation+0x32>
        return HAL_TIMEOUT;
 801825e:	2003      	movs	r0, #3
}  
 8018260:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8018262:	f7ff fe8b 	bl	8017f7c <HAL_GetTick>
 8018266:	1b80      	subs	r0, r0, r6
 8018268:	42a0      	cmp	r0, r4
 801826a:	d9ea      	bls.n	8018242 <FLASH_WaitForLastOperation+0x12>
 801826c:	e7f7      	b.n	801825e <FLASH_WaitForLastOperation+0x2e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 801826e:	68eb      	ldr	r3, [r5, #12]
 8018270:	07db      	lsls	r3, r3, #31
 8018272:	d401      	bmi.n	8018278 <FLASH_WaitForLastOperation+0x48>
  return HAL_OK;
 8018274:	2000      	movs	r0, #0
 8018276:	e7f3      	b.n	8018260 <FLASH_WaitForLastOperation+0x30>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8018278:	2301      	movs	r3, #1
 801827a:	60eb      	str	r3, [r5, #12]
 801827c:	e7fa      	b.n	8018274 <FLASH_WaitForLastOperation+0x44>
 801827e:	bf00      	nop
 8018280:	20001938 	.word	0x20001938
 8018284:	40023c00 	.word	0x40023c00

08018288 <HAL_FLASH_Program>:
{
 8018288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 801828c:	4f1b      	ldr	r7, [pc, #108]	@ (80182fc <HAL_FLASH_Program+0x74>)
{
 801828e:	4698      	mov	r8, r3
 8018290:	4606      	mov	r6, r0
 8018292:	460c      	mov	r4, r1
  __HAL_LOCK(&pFlash);
 8018294:	7d3b      	ldrb	r3, [r7, #20]
{
 8018296:	4615      	mov	r5, r2
  __HAL_LOCK(&pFlash);
 8018298:	2b01      	cmp	r3, #1
 801829a:	d02d      	beq.n	80182f8 <HAL_FLASH_Program+0x70>
 801829c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801829e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 80182a2:	753b      	strb	r3, [r7, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80182a4:	f7ff ffc4 	bl	8018230 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80182a8:	b990      	cbnz	r0, 80182d0 <HAL_FLASH_Program+0x48>
    switch(TypeProgram)
 80182aa:	2e03      	cmp	r6, #3
 80182ac:	d807      	bhi.n	80182be <HAL_FLASH_Program+0x36>
 80182ae:	e8df f006 	tbb	[pc, r6]
 80182b2:	1302      	.short	0x1302
 80182b4:	1d18      	.short	0x1d18
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80182b6:	b2e9      	uxtb	r1, r5
 80182b8:	4620      	mov	r0, r4
 80182ba:	f7ff ff59 	bl	8018170 <FLASH_Program_Byte>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80182be:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80182c2:	f7ff ffb5 	bl	8018230 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 80182c6:	4a0e      	ldr	r2, [pc, #56]	@ (8018300 <HAL_FLASH_Program+0x78>)
 80182c8:	6913      	ldr	r3, [r2, #16]
 80182ca:	f023 0301 	bic.w	r3, r3, #1
 80182ce:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80182d0:	2300      	movs	r3, #0
 80182d2:	753b      	strb	r3, [r7, #20]
}
 80182d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80182d8:	b2a9      	uxth	r1, r5
 80182da:	4620      	mov	r0, r4
 80182dc:	f7ff ff34 	bl	8018148 <FLASH_Program_HalfWord>
        break;
 80182e0:	e7ed      	b.n	80182be <HAL_FLASH_Program+0x36>
        FLASH_Program_Word(Address, (uint32_t) Data);
 80182e2:	4629      	mov	r1, r5
 80182e4:	4620      	mov	r0, r4
 80182e6:	f7ff ff1b 	bl	8018120 <FLASH_Program_Word>
        break;
 80182ea:	e7e8      	b.n	80182be <HAL_FLASH_Program+0x36>
        FLASH_Program_DoubleWord(Address, Data);
 80182ec:	462a      	mov	r2, r5
 80182ee:	4643      	mov	r3, r8
 80182f0:	4620      	mov	r0, r4
 80182f2:	f7ff fefd 	bl	80180f0 <FLASH_Program_DoubleWord>
        break;
 80182f6:	e7e2      	b.n	80182be <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 80182f8:	2002      	movs	r0, #2
 80182fa:	e7eb      	b.n	80182d4 <HAL_FLASH_Program+0x4c>
 80182fc:	20001938 	.word	0x20001938
 8018300:	40023c00 	.word	0x40023c00

08018304 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8018304:	4b08      	ldr	r3, [pc, #32]	@ (8018328 <FLASH_MassErase+0x24>)
 8018306:	691a      	ldr	r2, [r3, #16]
 8018308:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 801830c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 801830e:	691a      	ldr	r2, [r3, #16]
 8018310:	f042 0204 	orr.w	r2, r2, #4
 8018314:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8018316:	691a      	ldr	r2, [r3, #16]
 8018318:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 801831c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8018320:	611a      	str	r2, [r3, #16]
 8018322:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8018326:	4770      	bx	lr
 8018328:	40023c00 	.word	0x40023c00

0801832c <FLASH_Erase_Sector>:
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 801832c:	4b0e      	ldr	r3, [pc, #56]	@ (8018368 <FLASH_Erase_Sector+0x3c>)
 801832e:	2902      	cmp	r1, #2
 8018330:	691a      	ldr	r2, [r3, #16]
 8018332:	bf94      	ite	ls
 8018334:	0209      	lslls	r1, r1, #8
{
 8018336:	f44f 7140 	movhi.w	r1, #768	@ 0x300
  FLASH->CR &= CR_PSIZE_MASK;
 801833a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 801833e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8018340:	691a      	ldr	r2, [r3, #16]
 8018342:	430a      	orrs	r2, r1
 8018344:	611a      	str	r2, [r3, #16]
  FLASH->CR &= SECTOR_MASK;
 8018346:	691a      	ldr	r2, [r3, #16]
 8018348:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 801834c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801834e:	691a      	ldr	r2, [r3, #16]
 8018350:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8018354:	f040 0002 	orr.w	r0, r0, #2
 8018358:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 801835a:	691a      	ldr	r2, [r3, #16]
 801835c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8018360:	611a      	str	r2, [r3, #16]
 8018362:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8018366:	4770      	bx	lr
 8018368:	40023c00 	.word	0x40023c00

0801836c <HAL_FLASHEx_Erase>:
{
 801836c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8018370:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8018404 <HAL_FLASHEx_Erase+0x98>
{
 8018374:	4605      	mov	r5, r0
 8018376:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 8018378:	f898 3014 	ldrb.w	r3, [r8, #20]
 801837c:	2b01      	cmp	r3, #1
 801837e:	d03d      	beq.n	80183fc <HAL_FLASHEx_Erase+0x90>
 8018380:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8018382:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8018386:	f888 3014 	strb.w	r3, [r8, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801838a:	f7ff ff51 	bl	8018230 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 801838e:	4604      	mov	r4, r0
 8018390:	b990      	cbnz	r0, 80183b8 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8018392:	f04f 33ff 	mov.w	r3, #4294967295
 8018396:	603b      	str	r3, [r7, #0]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8018398:	682b      	ldr	r3, [r5, #0]
 801839a:	2b01      	cmp	r3, #1
 801839c:	d112      	bne.n	80183c4 <HAL_FLASHEx_Erase+0x58>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 801839e:	7b28      	ldrb	r0, [r5, #12]
 80183a0:	f7ff ffb0 	bl	8018304 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80183a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80183a8:	f7ff ff42 	bl	8018230 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 80183ac:	4a14      	ldr	r2, [pc, #80]	@ (8018400 <HAL_FLASHEx_Erase+0x94>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80183ae:	4604      	mov	r4, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 80183b0:	6913      	ldr	r3, [r2, #16]
 80183b2:	f023 0304 	bic.w	r3, r3, #4
 80183b6:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80183b8:	2300      	movs	r3, #0
 80183ba:	f888 3014 	strb.w	r3, [r8, #20]
}
 80183be:	4620      	mov	r0, r4
 80183c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80183c4:	686e      	ldr	r6, [r5, #4]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80183c6:	f8df 9038 	ldr.w	r9, [pc, #56]	@ 8018400 <HAL_FLASHEx_Erase+0x94>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80183ca:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 80183ce:	4413      	add	r3, r2
 80183d0:	42b3      	cmp	r3, r6
 80183d2:	d9f1      	bls.n	80183b8 <HAL_FLASHEx_Erase+0x4c>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80183d4:	7b29      	ldrb	r1, [r5, #12]
 80183d6:	4630      	mov	r0, r6
 80183d8:	f7ff ffa8 	bl	801832c <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80183dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80183e0:	f7ff ff26 	bl	8018230 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80183e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80183e8:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80183ec:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80183f0:	b110      	cbz	r0, 80183f8 <HAL_FLASHEx_Erase+0x8c>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80183f2:	4604      	mov	r4, r0
          *SectorError = index;
 80183f4:	603e      	str	r6, [r7, #0]
          break;
 80183f6:	e7df      	b.n	80183b8 <HAL_FLASHEx_Erase+0x4c>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80183f8:	3601      	adds	r6, #1
 80183fa:	e7e6      	b.n	80183ca <HAL_FLASHEx_Erase+0x5e>
  __HAL_LOCK(&pFlash);
 80183fc:	2402      	movs	r4, #2
 80183fe:	e7de      	b.n	80183be <HAL_FLASHEx_Erase+0x52>
 8018400:	40023c00 	.word	0x40023c00
 8018404:	20001938 	.word	0x20001938

08018408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8018408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 801840c:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801840e:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 80185cc <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8018412:	4a6c      	ldr	r2, [pc, #432]	@ (80185c4 <HAL_GPIO_Init+0x1bc>)
    ioposition = ((uint32_t)0x01) << position;
 8018414:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8018416:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8018418:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801841a:	ea04 0605 	and.w	r6, r4, r5
    if (iocurrent == ioposition)
 801841e:	43ac      	bics	r4, r5
 8018420:	f040 80b7 	bne.w	8018592 <HAL_GPIO_Init+0x18a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8018424:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8018426:	2703      	movs	r7, #3
 8018428:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801842c:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8018430:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8018434:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8018436:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801843a:	2f01      	cmp	r7, #1
 801843c:	d834      	bhi.n	80184a8 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 801843e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8018440:	ea07 080c 	and.w	r8, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 8018444:	68cf      	ldr	r7, [r1, #12]
 8018446:	fa07 f70e 	lsl.w	r7, r7, lr
 801844a:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OSPEEDR = temp;
 801844e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8018450:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8018452:	ea27 0806 	bic.w	r8, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8018456:	f3c5 1700 	ubfx	r7, r5, #4, #1
 801845a:	409f      	lsls	r7, r3
 801845c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8018460:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8018462:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8018464:	2c02      	cmp	r4, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8018466:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 801846a:	688f      	ldr	r7, [r1, #8]
 801846c:	fa07 f70e 	lsl.w	r7, r7, lr
 8018470:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 8018474:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8018476:	d119      	bne.n	80184ac <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
 8018478:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 801847c:	f003 0a07 	and.w	sl, r3, #7
 8018480:	f04f 0b0f 	mov.w	fp, #15
 8018484:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8018488:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 801848c:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8018490:	fa0b fb0a 	lsl.w	fp, fp, sl
 8018494:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8018498:	690f      	ldr	r7, [r1, #16]
 801849a:	fa07 f70a 	lsl.w	r7, r7, sl
 801849e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3] = temp;
 80184a2:	f8c8 7020 	str.w	r7, [r8, #32]
 80184a6:	e001      	b.n	80184ac <HAL_GPIO_Init+0xa4>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80184a8:	2c03      	cmp	r4, #3
 80184aa:	d1da      	bne.n	8018462 <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 80184ac:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80184ae:	fa04 f40e 	lsl.w	r4, r4, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80184b2:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80184b6:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80184ba:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 80184be:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80184c0:	d067      	beq.n	8018592 <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80184c2:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 80184c6:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80184ca:	f003 0c03 	and.w	ip, r3, #3
 80184ce:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80184d2:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80184d6:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80184da:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80184de:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 80184e2:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 80184e6:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80184ea:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80184ee:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 80184f2:	9401      	str	r4, [sp, #4]
 80184f4:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80184f6:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80184f8:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80184fc:	4c32      	ldr	r4, [pc, #200]	@ (80185c8 <HAL_GPIO_Init+0x1c0>)
 80184fe:	42a0      	cmp	r0, r4
 8018500:	d04e      	beq.n	80185a0 <HAL_GPIO_Init+0x198>
 8018502:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8018506:	42a0      	cmp	r0, r4
 8018508:	d04c      	beq.n	80185a4 <HAL_GPIO_Init+0x19c>
 801850a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 801850e:	42a0      	cmp	r0, r4
 8018510:	d04a      	beq.n	80185a8 <HAL_GPIO_Init+0x1a0>
 8018512:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8018516:	42a0      	cmp	r0, r4
 8018518:	d048      	beq.n	80185ac <HAL_GPIO_Init+0x1a4>
 801851a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 801851e:	42a0      	cmp	r0, r4
 8018520:	d046      	beq.n	80185b0 <HAL_GPIO_Init+0x1a8>
 8018522:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8018526:	42a0      	cmp	r0, r4
 8018528:	d044      	beq.n	80185b4 <HAL_GPIO_Init+0x1ac>
 801852a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 801852e:	42a0      	cmp	r0, r4
 8018530:	d042      	beq.n	80185b8 <HAL_GPIO_Init+0x1b0>
 8018532:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8018536:	42a0      	cmp	r0, r4
 8018538:	d040      	beq.n	80185bc <HAL_GPIO_Init+0x1b4>
 801853a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 801853e:	42a0      	cmp	r0, r4
 8018540:	d03e      	beq.n	80185c0 <HAL_GPIO_Init+0x1b8>
 8018542:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8018546:	42a0      	cmp	r0, r4
 8018548:	bf14      	ite	ne
 801854a:	240a      	movne	r4, #10
 801854c:	2409      	moveq	r4, #9
 801854e:	fa04 f40c 	lsl.w	r4, r4, ip
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8018552:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8018556:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 801855a:	60bc      	str	r4, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 801855c:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->RTSR;
 8018560:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8018562:	bf0c      	ite	eq
 8018564:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8018566:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8018568:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 801856c:	6094      	str	r4, [r2, #8]
        temp = EXTI->FTSR;
 801856e:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8018570:	bf0c      	ite	eq
 8018572:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8018574:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8018576:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 801857a:	60d4      	str	r4, [r2, #12]
        temp = EXTI->EMR;
 801857c:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 801857e:	bf0c      	ite	eq
 8018580:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8018582:	4334      	orrne	r4, r6
        EXTI->EMR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8018584:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 8018586:	6054      	str	r4, [r2, #4]
        temp = EXTI->IMR;
 8018588:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 801858a:	bf54      	ite	pl
 801858c:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 801858e:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 8018590:	6014      	str	r4, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8018592:	3301      	adds	r3, #1
 8018594:	2b10      	cmp	r3, #16
 8018596:	f47f af3d 	bne.w	8018414 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 801859a:	b003      	add	sp, #12
 801859c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80185a0:	2400      	movs	r4, #0
 80185a2:	e7d4      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185a4:	2401      	movs	r4, #1
 80185a6:	e7d2      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185a8:	2402      	movs	r4, #2
 80185aa:	e7d0      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185ac:	2403      	movs	r4, #3
 80185ae:	e7ce      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185b0:	2404      	movs	r4, #4
 80185b2:	e7cc      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185b4:	2405      	movs	r4, #5
 80185b6:	e7ca      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185b8:	2406      	movs	r4, #6
 80185ba:	e7c8      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185bc:	2407      	movs	r4, #7
 80185be:	e7c6      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185c0:	2408      	movs	r4, #8
 80185c2:	e7c4      	b.n	801854e <HAL_GPIO_Init+0x146>
 80185c4:	40013c00 	.word	0x40013c00
 80185c8:	40020000 	.word	0x40020000
 80185cc:	40023800 	.word	0x40023800

080185d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80185d0:	b10a      	cbz	r2, 80185d6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80185d2:	6181      	str	r1, [r0, #24]
  }
}
 80185d4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80185d6:	0409      	lsls	r1, r1, #16
 80185d8:	e7fb      	b.n	80185d2 <HAL_GPIO_WritePin+0x2>

080185da <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80185da:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80185dc:	ea01 0203 	and.w	r2, r1, r3
 80185e0:	ea21 0103 	bic.w	r1, r1, r3
 80185e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80185e8:	6181      	str	r1, [r0, #24]
}
 80185ea:	4770      	bx	lr

080185ec <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80185ec:	4a02      	ldr	r2, [pc, #8]	@ (80185f8 <HAL_PWR_EnableBkUpAccess+0xc>)
 80185ee:	6813      	ldr	r3, [r2, #0]
 80185f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80185f4:	6013      	str	r3, [r2, #0]
}
 80185f6:	4770      	bx	lr
 80185f8:	40007000 	.word	0x40007000

080185fc <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 80185fc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Disable Backup regulator */
  PWR->CSR1 &= (uint32_t)~((uint32_t)PWR_CSR1_BRE);
 80185fe:	4c0c      	ldr	r4, [pc, #48]	@ (8018630 <HAL_PWREx_DisableBkUpReg+0x34>)
 8018600:	6863      	ldr	r3, [r4, #4]
 8018602:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8018606:	6063      	str	r3, [r4, #4]
  
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 8018608:	6863      	ldr	r3, [r4, #4]
 801860a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801860e:	6063      	str	r3, [r4, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 8018610:	f7ff fcb4 	bl	8017f7c <HAL_GetTick>
 8018614:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8018616:	6860      	ldr	r0, [r4, #4]
 8018618:	f010 0008 	ands.w	r0, r0, #8
 801861c:	d100      	bne.n	8018620 <HAL_PWREx_DisableBkUpReg+0x24>
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
}
 801861e:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8018620:	f7ff fcac 	bl	8017f7c <HAL_GetTick>
 8018624:	1b40      	subs	r0, r0, r5
 8018626:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 801862a:	d9f4      	bls.n	8018616 <HAL_PWREx_DisableBkUpReg+0x1a>
      return HAL_TIMEOUT;
 801862c:	2003      	movs	r0, #3
 801862e:	e7f6      	b.n	801861e <HAL_PWREx_DisableBkUpReg+0x22>
 8018630:	40007000 	.word	0x40007000

08018634 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8018634:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8018638:	4604      	mov	r4, r0
 801863a:	b340      	cbz	r0, 801868e <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801863c:	6803      	ldr	r3, [r0, #0]
 801863e:	07de      	lsls	r6, r3, #31
 8018640:	d410      	bmi.n	8018664 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8018642:	6823      	ldr	r3, [r4, #0]
 8018644:	079d      	lsls	r5, r3, #30
 8018646:	d461      	bmi.n	801870c <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8018648:	6823      	ldr	r3, [r4, #0]
 801864a:	0719      	lsls	r1, r3, #28
 801864c:	f100 80a6 	bmi.w	801879c <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8018650:	6823      	ldr	r3, [r4, #0]
 8018652:	075a      	lsls	r2, r3, #29
 8018654:	f100 80c7 	bmi.w	80187e6 <HAL_RCC_OscConfig+0x1b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8018658:	69a2      	ldr	r2, [r4, #24]
 801865a:	2a00      	cmp	r2, #0
 801865c:	f040 8130 	bne.w	80188c0 <HAL_RCC_OscConfig+0x28c>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8018660:	2000      	movs	r0, #0
 8018662:	e02c      	b.n	80186be <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8018664:	4b94      	ldr	r3, [pc, #592]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018666:	689a      	ldr	r2, [r3, #8]
 8018668:	f002 020c 	and.w	r2, r2, #12
 801866c:	2a04      	cmp	r2, #4
 801866e:	d007      	beq.n	8018680 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8018670:	689a      	ldr	r2, [r3, #8]
 8018672:	f002 020c 	and.w	r2, r2, #12
 8018676:	2a08      	cmp	r2, #8
 8018678:	d10b      	bne.n	8018692 <HAL_RCC_OscConfig+0x5e>
 801867a:	685b      	ldr	r3, [r3, #4]
 801867c:	0259      	lsls	r1, r3, #9
 801867e:	d508      	bpl.n	8018692 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8018680:	4b8d      	ldr	r3, [pc, #564]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	039a      	lsls	r2, r3, #14
 8018686:	d5dc      	bpl.n	8018642 <HAL_RCC_OscConfig+0xe>
 8018688:	6863      	ldr	r3, [r4, #4]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d1d9      	bne.n	8018642 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 801868e:	2001      	movs	r0, #1
 8018690:	e015      	b.n	80186be <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8018692:	6863      	ldr	r3, [r4, #4]
 8018694:	4d88      	ldr	r5, [pc, #544]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018696:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801869a:	d113      	bne.n	80186c4 <HAL_RCC_OscConfig+0x90>
 801869c:	682b      	ldr	r3, [r5, #0]
 801869e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80186a2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80186a4:	f7ff fc6a 	bl	8017f7c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80186a8:	4e83      	ldr	r6, [pc, #524]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 80186aa:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80186ac:	6833      	ldr	r3, [r6, #0]
 80186ae:	039b      	lsls	r3, r3, #14
 80186b0:	d4c7      	bmi.n	8018642 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80186b2:	f7ff fc63 	bl	8017f7c <HAL_GetTick>
 80186b6:	1b40      	subs	r0, r0, r5
 80186b8:	2864      	cmp	r0, #100	@ 0x64
 80186ba:	d9f7      	bls.n	80186ac <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80186bc:	2003      	movs	r0, #3
}
 80186be:	b002      	add	sp, #8
 80186c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80186c4:	b99b      	cbnz	r3, 80186ee <HAL_RCC_OscConfig+0xba>
 80186c6:	682b      	ldr	r3, [r5, #0]
 80186c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80186cc:	602b      	str	r3, [r5, #0]
 80186ce:	682b      	ldr	r3, [r5, #0]
 80186d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80186d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80186d6:	f7ff fc51 	bl	8017f7c <HAL_GetTick>
 80186da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80186dc:	682b      	ldr	r3, [r5, #0]
 80186de:	039f      	lsls	r7, r3, #14
 80186e0:	d5af      	bpl.n	8018642 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80186e2:	f7ff fc4b 	bl	8017f7c <HAL_GetTick>
 80186e6:	1b80      	subs	r0, r0, r6
 80186e8:	2864      	cmp	r0, #100	@ 0x64
 80186ea:	d9f7      	bls.n	80186dc <HAL_RCC_OscConfig+0xa8>
 80186ec:	e7e6      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80186ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80186f2:	682b      	ldr	r3, [r5, #0]
 80186f4:	d103      	bne.n	80186fe <HAL_RCC_OscConfig+0xca>
 80186f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80186fa:	602b      	str	r3, [r5, #0]
 80186fc:	e7ce      	b.n	801869c <HAL_RCC_OscConfig+0x68>
 80186fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8018702:	602b      	str	r3, [r5, #0]
 8018704:	682b      	ldr	r3, [r5, #0]
 8018706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801870a:	e7ca      	b.n	80186a2 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 801870c:	4b6a      	ldr	r3, [pc, #424]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 801870e:	689a      	ldr	r2, [r3, #8]
 8018710:	f012 0f0c 	tst.w	r2, #12
 8018714:	d007      	beq.n	8018726 <HAL_RCC_OscConfig+0xf2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8018716:	689a      	ldr	r2, [r3, #8]
 8018718:	f002 020c 	and.w	r2, r2, #12
 801871c:	2a08      	cmp	r2, #8
 801871e:	d111      	bne.n	8018744 <HAL_RCC_OscConfig+0x110>
 8018720:	685b      	ldr	r3, [r3, #4]
 8018722:	025d      	lsls	r5, r3, #9
 8018724:	d40e      	bmi.n	8018744 <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8018726:	4a64      	ldr	r2, [pc, #400]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018728:	6813      	ldr	r3, [r2, #0]
 801872a:	0799      	lsls	r1, r3, #30
 801872c:	d502      	bpl.n	8018734 <HAL_RCC_OscConfig+0x100>
 801872e:	68e3      	ldr	r3, [r4, #12]
 8018730:	2b01      	cmp	r3, #1
 8018732:	d1ac      	bne.n	801868e <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8018734:	6813      	ldr	r3, [r2, #0]
 8018736:	6921      	ldr	r1, [r4, #16]
 8018738:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801873c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8018740:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8018742:	e781      	b.n	8018648 <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8018744:	68e3      	ldr	r3, [r4, #12]
 8018746:	4d5c      	ldr	r5, [pc, #368]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018748:	b1bb      	cbz	r3, 801877a <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_ENABLE();
 801874a:	682b      	ldr	r3, [r5, #0]
 801874c:	f043 0301 	orr.w	r3, r3, #1
 8018750:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8018752:	f7ff fc13 	bl	8017f7c <HAL_GetTick>
 8018756:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018758:	682b      	ldr	r3, [r5, #0]
 801875a:	079b      	lsls	r3, r3, #30
 801875c:	d507      	bpl.n	801876e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801875e:	682b      	ldr	r3, [r5, #0]
 8018760:	6922      	ldr	r2, [r4, #16]
 8018762:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8018766:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 801876a:	602b      	str	r3, [r5, #0]
 801876c:	e76c      	b.n	8018648 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801876e:	f7ff fc05 	bl	8017f7c <HAL_GetTick>
 8018772:	1b80      	subs	r0, r0, r6
 8018774:	2802      	cmp	r0, #2
 8018776:	d9ef      	bls.n	8018758 <HAL_RCC_OscConfig+0x124>
 8018778:	e7a0      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 801877a:	682b      	ldr	r3, [r5, #0]
 801877c:	f023 0301 	bic.w	r3, r3, #1
 8018780:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8018782:	f7ff fbfb 	bl	8017f7c <HAL_GetTick>
 8018786:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8018788:	682b      	ldr	r3, [r5, #0]
 801878a:	079f      	lsls	r7, r3, #30
 801878c:	f57f af5c 	bpl.w	8018648 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8018790:	f7ff fbf4 	bl	8017f7c <HAL_GetTick>
 8018794:	1b80      	subs	r0, r0, r6
 8018796:	2802      	cmp	r0, #2
 8018798:	d9f6      	bls.n	8018788 <HAL_RCC_OscConfig+0x154>
 801879a:	e78f      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801879c:	6963      	ldr	r3, [r4, #20]
 801879e:	4d46      	ldr	r5, [pc, #280]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 80187a0:	b183      	cbz	r3, 80187c4 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 80187a2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80187a4:	f043 0301 	orr.w	r3, r3, #1
 80187a8:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80187aa:	f7ff fbe7 	bl	8017f7c <HAL_GetTick>
 80187ae:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80187b0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80187b2:	079b      	lsls	r3, r3, #30
 80187b4:	f53f af4c 	bmi.w	8018650 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80187b8:	f7ff fbe0 	bl	8017f7c <HAL_GetTick>
 80187bc:	1b80      	subs	r0, r0, r6
 80187be:	2802      	cmp	r0, #2
 80187c0:	d9f6      	bls.n	80187b0 <HAL_RCC_OscConfig+0x17c>
 80187c2:	e77b      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80187c4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80187c6:	f023 0301 	bic.w	r3, r3, #1
 80187ca:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80187cc:	f7ff fbd6 	bl	8017f7c <HAL_GetTick>
 80187d0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80187d2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80187d4:	079f      	lsls	r7, r3, #30
 80187d6:	f57f af3b 	bpl.w	8018650 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80187da:	f7ff fbcf 	bl	8017f7c <HAL_GetTick>
 80187de:	1b80      	subs	r0, r0, r6
 80187e0:	2802      	cmp	r0, #2
 80187e2:	d9f6      	bls.n	80187d2 <HAL_RCC_OscConfig+0x19e>
 80187e4:	e76a      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80187e6:	4b34      	ldr	r3, [pc, #208]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 80187e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80187ea:	00d5      	lsls	r5, r2, #3
 80187ec:	d427      	bmi.n	801883e <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80187ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 80187f0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80187f2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80187f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80187f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80187fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80187fe:	9301      	str	r3, [sp, #4]
 8018800:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8018802:	4d2e      	ldr	r5, [pc, #184]	@ (80188bc <HAL_RCC_OscConfig+0x288>)
 8018804:	682b      	ldr	r3, [r5, #0]
 8018806:	05d8      	lsls	r0, r3, #23
 8018808:	d51b      	bpl.n	8018842 <HAL_RCC_OscConfig+0x20e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801880a:	68a3      	ldr	r3, [r4, #8]
 801880c:	4d2a      	ldr	r5, [pc, #168]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 801880e:	2b01      	cmp	r3, #1
 8018810:	d127      	bne.n	8018862 <HAL_RCC_OscConfig+0x22e>
 8018812:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8018814:	f043 0301 	orr.w	r3, r3, #1
 8018818:	672b      	str	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801881a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 801881e:	f7ff fbad 	bl	8017f7c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8018822:	4e25      	ldr	r6, [pc, #148]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 8018824:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8018826:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8018828:	079a      	lsls	r2, r3, #30
 801882a:	d53f      	bpl.n	80188ac <HAL_RCC_OscConfig+0x278>
    if (pwrclkchanged == SET)
 801882c:	2f00      	cmp	r7, #0
 801882e:	f43f af13 	beq.w	8018658 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8018832:	4a21      	ldr	r2, [pc, #132]	@ (80188b8 <HAL_RCC_OscConfig+0x284>)
 8018834:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8018836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801883a:	6413      	str	r3, [r2, #64]	@ 0x40
 801883c:	e70c      	b.n	8018658 <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
 801883e:	2700      	movs	r7, #0
 8018840:	e7df      	b.n	8018802 <HAL_RCC_OscConfig+0x1ce>
      PWR->CR1 |= PWR_CR1_DBP;
 8018842:	682b      	ldr	r3, [r5, #0]
 8018844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8018848:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 801884a:	f7ff fb97 	bl	8017f7c <HAL_GetTick>
 801884e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8018850:	682b      	ldr	r3, [r5, #0]
 8018852:	05d9      	lsls	r1, r3, #23
 8018854:	d4d9      	bmi.n	801880a <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8018856:	f7ff fb91 	bl	8017f7c <HAL_GetTick>
 801885a:	1b80      	subs	r0, r0, r6
 801885c:	2864      	cmp	r0, #100	@ 0x64
 801885e:	d9f7      	bls.n	8018850 <HAL_RCC_OscConfig+0x21c>
 8018860:	e72c      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8018862:	b9ab      	cbnz	r3, 8018890 <HAL_RCC_OscConfig+0x25c>
 8018864:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018866:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801886a:	f023 0301 	bic.w	r3, r3, #1
 801886e:	672b      	str	r3, [r5, #112]	@ 0x70
 8018870:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8018872:	f023 0304 	bic.w	r3, r3, #4
 8018876:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8018878:	f7ff fb80 	bl	8017f7c <HAL_GetTick>
 801887c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801887e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8018880:	079b      	lsls	r3, r3, #30
 8018882:	d5d3      	bpl.n	801882c <HAL_RCC_OscConfig+0x1f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018884:	f7ff fb7a 	bl	8017f7c <HAL_GetTick>
 8018888:	1b80      	subs	r0, r0, r6
 801888a:	4540      	cmp	r0, r8
 801888c:	d9f7      	bls.n	801887e <HAL_RCC_OscConfig+0x24a>
 801888e:	e715      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8018890:	2b05      	cmp	r3, #5
 8018892:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8018894:	d103      	bne.n	801889e <HAL_RCC_OscConfig+0x26a>
 8018896:	f043 0304 	orr.w	r3, r3, #4
 801889a:	672b      	str	r3, [r5, #112]	@ 0x70
 801889c:	e7b9      	b.n	8018812 <HAL_RCC_OscConfig+0x1de>
 801889e:	f023 0301 	bic.w	r3, r3, #1
 80188a2:	672b      	str	r3, [r5, #112]	@ 0x70
 80188a4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80188a6:	f023 0304 	bic.w	r3, r3, #4
 80188aa:	e7b5      	b.n	8018818 <HAL_RCC_OscConfig+0x1e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80188ac:	f7ff fb66 	bl	8017f7c <HAL_GetTick>
 80188b0:	1b40      	subs	r0, r0, r5
 80188b2:	4540      	cmp	r0, r8
 80188b4:	d9b7      	bls.n	8018826 <HAL_RCC_OscConfig+0x1f2>
 80188b6:	e701      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
 80188b8:	40023800 	.word	0x40023800
 80188bc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80188c0:	4d38      	ldr	r5, [pc, #224]	@ (80189a4 <HAL_RCC_OscConfig+0x370>)
 80188c2:	68ab      	ldr	r3, [r5, #8]
 80188c4:	f003 030c 	and.w	r3, r3, #12
 80188c8:	2b08      	cmp	r3, #8
 80188ca:	d041      	beq.n	8018950 <HAL_RCC_OscConfig+0x31c>
        __HAL_RCC_PLL_DISABLE();
 80188cc:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80188ce:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80188d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80188d4:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80188d6:	d12e      	bne.n	8018936 <HAL_RCC_OscConfig+0x302>
        tickstart = HAL_GetTick();
 80188d8:	f7ff fb50 	bl	8017f7c <HAL_GetTick>
 80188dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80188de:	682b      	ldr	r3, [r5, #0]
 80188e0:	0199      	lsls	r1, r3, #6
 80188e2:	d422      	bmi.n	801892a <HAL_RCC_OscConfig+0x2f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80188e4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80188e6:	085b      	lsrs	r3, r3, #1
 80188e8:	1e5a      	subs	r2, r3, #1
 80188ea:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 80188ee:	430b      	orrs	r3, r1
 80188f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80188f4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80188f6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80188fa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80188fc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8018900:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8018904:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8018906:	682b      	ldr	r3, [r5, #0]
 8018908:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801890c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 801890e:	f7ff fb35 	bl	8017f7c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8018912:	4d24      	ldr	r5, [pc, #144]	@ (80189a4 <HAL_RCC_OscConfig+0x370>)
        tickstart = HAL_GetTick();
 8018914:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8018916:	682b      	ldr	r3, [r5, #0]
 8018918:	019a      	lsls	r2, r3, #6
 801891a:	f53f aea1 	bmi.w	8018660 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801891e:	f7ff fb2d 	bl	8017f7c <HAL_GetTick>
 8018922:	1b00      	subs	r0, r0, r4
 8018924:	2802      	cmp	r0, #2
 8018926:	d9f6      	bls.n	8018916 <HAL_RCC_OscConfig+0x2e2>
 8018928:	e6c8      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801892a:	f7ff fb27 	bl	8017f7c <HAL_GetTick>
 801892e:	1b80      	subs	r0, r0, r6
 8018930:	2802      	cmp	r0, #2
 8018932:	d9d4      	bls.n	80188de <HAL_RCC_OscConfig+0x2aa>
 8018934:	e6c2      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8018936:	f7ff fb21 	bl	8017f7c <HAL_GetTick>
 801893a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801893c:	682b      	ldr	r3, [r5, #0]
 801893e:	019b      	lsls	r3, r3, #6
 8018940:	f57f ae8e 	bpl.w	8018660 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8018944:	f7ff fb1a 	bl	8017f7c <HAL_GetTick>
 8018948:	1b00      	subs	r0, r0, r4
 801894a:	2802      	cmp	r0, #2
 801894c:	d9f6      	bls.n	801893c <HAL_RCC_OscConfig+0x308>
 801894e:	e6b5      	b.n	80186bc <HAL_RCC_OscConfig+0x88>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8018950:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
 8018952:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8018954:	f43f ae9b 	beq.w	801868e <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8018958:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801895c:	69e1      	ldr	r1, [r4, #28]
 801895e:	428a      	cmp	r2, r1
 8018960:	f47f ae95 	bne.w	801868e <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8018964:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8018968:	6a21      	ldr	r1, [r4, #32]
 801896a:	428a      	cmp	r2, r1
 801896c:	f47f ae8f 	bne.w	801868e <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8018970:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8018974:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8018976:	401a      	ands	r2, r3
 8018978:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 801897c:	f47f ae87 	bne.w	801868e <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8018980:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8018982:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8018986:	0852      	lsrs	r2, r2, #1
 8018988:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801898a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 801898e:	f47f ae7e 	bne.w	801868e <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8018992:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8018994:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8018998:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 801899c:	bf14      	ite	ne
 801899e:	2001      	movne	r0, #1
 80189a0:	2000      	moveq	r0, #0
 80189a2:	e68c      	b.n	80186be <HAL_RCC_OscConfig+0x8a>
 80189a4:	40023800 	.word	0x40023800

080189a8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80189a8:	4913      	ldr	r1, [pc, #76]	@ (80189f8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80189aa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80189ac:	688b      	ldr	r3, [r1, #8]
 80189ae:	f003 030c 	and.w	r3, r3, #12
 80189b2:	2b04      	cmp	r3, #4
 80189b4:	d01b      	beq.n	80189ee <HAL_RCC_GetSysClockFreq+0x46>
 80189b6:	2b08      	cmp	r3, #8
 80189b8:	d11b      	bne.n	80189f2 <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80189ba:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80189bc:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80189be:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80189c0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80189c4:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80189c8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80189cc:	bf1a      	itte	ne
 80189ce:	480b      	ldrne	r0, [pc, #44]	@ (80189fc <HAL_RCC_GetSysClockFreq+0x54>)
 80189d0:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80189d2:	480b      	ldreq	r0, [pc, #44]	@ (8018a00 <HAL_RCC_GetSysClockFreq+0x58>)
 80189d4:	fba1 0100 	umull	r0, r1, r1, r0
 80189d8:	f7fe fb92 	bl	8017100 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80189dc:	4b06      	ldr	r3, [pc, #24]	@ (80189f8 <HAL_RCC_GetSysClockFreq+0x50>)
 80189de:	685b      	ldr	r3, [r3, #4]
 80189e0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80189e4:	3301      	adds	r3, #1
 80189e6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80189e8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80189ec:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80189ee:	4803      	ldr	r0, [pc, #12]	@ (80189fc <HAL_RCC_GetSysClockFreq+0x54>)
 80189f0:	e7fc      	b.n	80189ec <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 80189f2:	4803      	ldr	r0, [pc, #12]	@ (8018a00 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 80189f4:	e7fa      	b.n	80189ec <HAL_RCC_GetSysClockFreq+0x44>
 80189f6:	bf00      	nop
 80189f8:	40023800 	.word	0x40023800
 80189fc:	017d7840 	.word	0x017d7840
 8018a00:	00f42400 	.word	0x00f42400

08018a04 <HAL_RCC_ClockConfig>:
{
 8018a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a08:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8018a0a:	4604      	mov	r4, r0
 8018a0c:	b910      	cbnz	r0, 8018a14 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8018a0e:	2001      	movs	r0, #1
}
 8018a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8018a14:	4a45      	ldr	r2, [pc, #276]	@ (8018b2c <HAL_RCC_ClockConfig+0x128>)
 8018a16:	6813      	ldr	r3, [r2, #0]
 8018a18:	f003 030f 	and.w	r3, r3, #15
 8018a1c:	428b      	cmp	r3, r1
 8018a1e:	d328      	bcc.n	8018a72 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8018a20:	6821      	ldr	r1, [r4, #0]
 8018a22:	078f      	lsls	r7, r1, #30
 8018a24:	d430      	bmi.n	8018a88 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8018a26:	07c8      	lsls	r0, r1, #31
 8018a28:	d443      	bmi.n	8018ab2 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8018a2a:	4a40      	ldr	r2, [pc, #256]	@ (8018b2c <HAL_RCC_ClockConfig+0x128>)
 8018a2c:	6813      	ldr	r3, [r2, #0]
 8018a2e:	f003 030f 	and.w	r3, r3, #15
 8018a32:	42ab      	cmp	r3, r5
 8018a34:	d866      	bhi.n	8018b04 <HAL_RCC_ClockConfig+0x100>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8018a36:	6822      	ldr	r2, [r4, #0]
 8018a38:	0751      	lsls	r1, r2, #29
 8018a3a:	d46f      	bmi.n	8018b1c <HAL_RCC_ClockConfig+0x118>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8018a3c:	0713      	lsls	r3, r2, #28
 8018a3e:	d507      	bpl.n	8018a50 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8018a40:	4a3b      	ldr	r2, [pc, #236]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
 8018a42:	6921      	ldr	r1, [r4, #16]
 8018a44:	6893      	ldr	r3, [r2, #8]
 8018a46:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8018a4a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8018a4e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8018a50:	f7ff ffaa 	bl	80189a8 <HAL_RCC_GetSysClockFreq>
 8018a54:	4b36      	ldr	r3, [pc, #216]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
 8018a56:	4a37      	ldr	r2, [pc, #220]	@ (8018b34 <HAL_RCC_ClockConfig+0x130>)
 8018a58:	689b      	ldr	r3, [r3, #8]
 8018a5a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8018a5e:	5cd3      	ldrb	r3, [r2, r3]
 8018a60:	40d8      	lsrs	r0, r3
 8018a62:	4b35      	ldr	r3, [pc, #212]	@ (8018b38 <HAL_RCC_ClockConfig+0x134>)
 8018a64:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8018a66:	4b35      	ldr	r3, [pc, #212]	@ (8018b3c <HAL_RCC_ClockConfig+0x138>)
 8018a68:	6818      	ldr	r0, [r3, #0]
 8018a6a:	f7ff fa4b 	bl	8017f04 <HAL_InitTick>
  return HAL_OK;
 8018a6e:	2000      	movs	r0, #0
 8018a70:	e7ce      	b.n	8018a10 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8018a72:	6813      	ldr	r3, [r2, #0]
 8018a74:	f023 030f 	bic.w	r3, r3, #15
 8018a78:	430b      	orrs	r3, r1
 8018a7a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8018a7c:	6813      	ldr	r3, [r2, #0]
 8018a7e:	f003 030f 	and.w	r3, r3, #15
 8018a82:	428b      	cmp	r3, r1
 8018a84:	d1c3      	bne.n	8018a0e <HAL_RCC_ClockConfig+0xa>
 8018a86:	e7cb      	b.n	8018a20 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8018a88:	f011 0f04 	tst.w	r1, #4
 8018a8c:	4b28      	ldr	r3, [pc, #160]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
 8018a8e:	d003      	beq.n	8018a98 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8018a90:	689a      	ldr	r2, [r3, #8]
 8018a92:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8018a96:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8018a98:	070e      	lsls	r6, r1, #28
 8018a9a:	d503      	bpl.n	8018aa4 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8018a9c:	689a      	ldr	r2, [r3, #8]
 8018a9e:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8018aa2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8018aa4:	689a      	ldr	r2, [r3, #8]
 8018aa6:	68a0      	ldr	r0, [r4, #8]
 8018aa8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8018aac:	4302      	orrs	r2, r0
 8018aae:	609a      	str	r2, [r3, #8]
 8018ab0:	e7b9      	b.n	8018a26 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8018ab2:	6861      	ldr	r1, [r4, #4]
 8018ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
 8018ab6:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8018ab8:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8018aba:	d11b      	bne.n	8018af4 <HAL_RCC_ClockConfig+0xf0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8018abc:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018ac0:	d0a5      	beq.n	8018a0e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8018ac2:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8018ac4:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8018ac8:	4f19      	ldr	r7, [pc, #100]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8018aca:	f022 0203 	bic.w	r2, r2, #3
 8018ace:	430a      	orrs	r2, r1
 8018ad0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8018ad2:	f7ff fa53 	bl	8017f7c <HAL_GetTick>
 8018ad6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8018ad8:	68bb      	ldr	r3, [r7, #8]
 8018ada:	6862      	ldr	r2, [r4, #4]
 8018adc:	f003 030c 	and.w	r3, r3, #12
 8018ae0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8018ae4:	d0a1      	beq.n	8018a2a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8018ae6:	f7ff fa49 	bl	8017f7c <HAL_GetTick>
 8018aea:	1b80      	subs	r0, r0, r6
 8018aec:	4540      	cmp	r0, r8
 8018aee:	d9f3      	bls.n	8018ad8 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8018af0:	2003      	movs	r0, #3
 8018af2:	e78d      	b.n	8018a10 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8018af4:	2902      	cmp	r1, #2
 8018af6:	d102      	bne.n	8018afe <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8018af8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8018afc:	e7e0      	b.n	8018ac0 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018afe:	f012 0f02 	tst.w	r2, #2
 8018b02:	e7dd      	b.n	8018ac0 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8018b04:	6813      	ldr	r3, [r2, #0]
 8018b06:	f023 030f 	bic.w	r3, r3, #15
 8018b0a:	432b      	orrs	r3, r5
 8018b0c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8018b0e:	6813      	ldr	r3, [r2, #0]
 8018b10:	f003 030f 	and.w	r3, r3, #15
 8018b14:	42ab      	cmp	r3, r5
 8018b16:	f47f af7a 	bne.w	8018a0e <HAL_RCC_ClockConfig+0xa>
 8018b1a:	e78c      	b.n	8018a36 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8018b1c:	4904      	ldr	r1, [pc, #16]	@ (8018b30 <HAL_RCC_ClockConfig+0x12c>)
 8018b1e:	68e0      	ldr	r0, [r4, #12]
 8018b20:	688b      	ldr	r3, [r1, #8]
 8018b22:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8018b26:	4303      	orrs	r3, r0
 8018b28:	608b      	str	r3, [r1, #8]
 8018b2a:	e787      	b.n	8018a3c <HAL_RCC_ClockConfig+0x38>
 8018b2c:	40023c00 	.word	0x40023c00
 8018b30:	40023800 	.word	0x40023800
 8018b34:	0801c2e2 	.word	0x0801c2e2
 8018b38:	20000000 	.word	0x20000000
 8018b3c:	20000008 	.word	0x20000008

08018b40 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8018b40:	4b04      	ldr	r3, [pc, #16]	@ (8018b54 <HAL_RCC_GetPCLK1Freq+0x14>)
 8018b42:	4a05      	ldr	r2, [pc, #20]	@ (8018b58 <HAL_RCC_GetPCLK1Freq+0x18>)
 8018b44:	689b      	ldr	r3, [r3, #8]
 8018b46:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8018b4a:	5cd3      	ldrb	r3, [r2, r3]
 8018b4c:	4a03      	ldr	r2, [pc, #12]	@ (8018b5c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8018b4e:	6810      	ldr	r0, [r2, #0]
}
 8018b50:	40d8      	lsrs	r0, r3
 8018b52:	4770      	bx	lr
 8018b54:	40023800 	.word	0x40023800
 8018b58:	0801c2da 	.word	0x0801c2da
 8018b5c:	20000000 	.word	0x20000000

08018b60 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8018b60:	4b04      	ldr	r3, [pc, #16]	@ (8018b74 <HAL_RCC_GetPCLK2Freq+0x14>)
 8018b62:	4a05      	ldr	r2, [pc, #20]	@ (8018b78 <HAL_RCC_GetPCLK2Freq+0x18>)
 8018b64:	689b      	ldr	r3, [r3, #8]
 8018b66:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8018b6a:	5cd3      	ldrb	r3, [r2, r3]
 8018b6c:	4a03      	ldr	r2, [pc, #12]	@ (8018b7c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8018b6e:	6810      	ldr	r0, [r2, #0]
}
 8018b70:	40d8      	lsrs	r0, r3
 8018b72:	4770      	bx	lr
 8018b74:	40023800 	.word	0x40023800
 8018b78:	0801c2da 	.word	0x0801c2da
 8018b7c:	20000000 	.word	0x20000000

08018b80 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8018b80:	6803      	ldr	r3, [r0, #0]
{
 8018b82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8018b86:	f013 0601 	ands.w	r6, r3, #1
{
 8018b8a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8018b8c:	d00b      	beq.n	8018ba6 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8018b8e:	4aad      	ldr	r2, [pc, #692]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018b90:	6891      	ldr	r1, [r2, #8]
 8018b92:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8018b96:	6091      	str	r1, [r2, #8]
 8018b98:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8018b9a:	6891      	ldr	r1, [r2, #8]
 8018b9c:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8018b9e:	fab6 f686 	clz	r6, r6
 8018ba2:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8018ba4:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8018ba6:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8018baa:	d012      	beq.n	8018bd2 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8018bac:	49a5      	ldr	r1, [pc, #660]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018bae:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8018bb0:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8018bb4:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8018bb8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    {
      plli2sused = 1;
 8018bbc:	bf08      	it	eq
 8018bbe:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8018bc0:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8018bc4:	bf16      	itet	ne
 8018bc6:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8018bca:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8018bcc:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8018bce:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8018bd2:	02d8      	lsls	r0, r3, #11
 8018bd4:	d510      	bpl.n	8018bf8 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8018bd6:	489b      	ldr	r0, [pc, #620]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018bd8:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8018bda:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8018bde:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8018be2:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8018be6:	ea42 0201 	orr.w	r2, r2, r1
 8018bea:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8018bee:	f000 8186 	beq.w	8018efe <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8018bf2:	2900      	cmp	r1, #0
 8018bf4:	bf08      	it	eq
 8018bf6:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8018bf8:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8018bfc:	bf18      	it	ne
 8018bfe:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8018c00:	0699      	lsls	r1, r3, #26
 8018c02:	d532      	bpl.n	8018c6a <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8018c04:	4b8f      	ldr	r3, [pc, #572]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8018c06:	4f90      	ldr	r7, [pc, #576]	@ (8018e48 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8018c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8018c0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8018c0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8018c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8018c16:	9301      	str	r3, [sp, #4]
 8018c18:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8018c1a:	683b      	ldr	r3, [r7, #0]
 8018c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8018c20:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018c22:	f7ff f9ab 	bl	8017f7c <HAL_GetTick>
 8018c26:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8018c28:	683b      	ldr	r3, [r7, #0]
 8018c2a:	05da      	lsls	r2, r3, #23
 8018c2c:	f140 8169 	bpl.w	8018f02 <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8018c30:	4f84      	ldr	r7, [pc, #528]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8018c32:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8018c34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8018c36:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8018c3a:	f040 816d 	bne.w	8018f18 <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8018c3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018c40:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8018c44:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8018c48:	4a7e      	ldr	r2, [pc, #504]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018c4a:	f040 818a 	bne.w	8018f62 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8018c4e:	6891      	ldr	r1, [r2, #8]
 8018c50:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 8018c54:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8018c58:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8018c5c:	4301      	orrs	r1, r0
 8018c5e:	6091      	str	r1, [r2, #8]
 8018c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8018c64:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8018c66:	430b      	orrs	r3, r1
 8018c68:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8018c6a:	6823      	ldr	r3, [r4, #0]
 8018c6c:	06d9      	lsls	r1, r3, #27
 8018c6e:	d50c      	bpl.n	8018c8a <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8018c70:	4a74      	ldr	r2, [pc, #464]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018c72:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8018c76:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8018c7a:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8018c7e:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8018c82:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8018c84:	4301      	orrs	r1, r0
 8018c86:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8018c8a:	045a      	lsls	r2, r3, #17
 8018c8c:	d508      	bpl.n	8018ca0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8018c8e:	496d      	ldr	r1, [pc, #436]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018c90:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8018c92:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018c96:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8018c9a:	4302      	orrs	r2, r0
 8018c9c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8018ca0:	041f      	lsls	r7, r3, #16
 8018ca2:	d508      	bpl.n	8018cb6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8018ca4:	4967      	ldr	r1, [pc, #412]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018ca6:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8018ca8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018cac:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8018cb0:	4302      	orrs	r2, r0
 8018cb2:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8018cb6:	03d8      	lsls	r0, r3, #15
 8018cb8:	d508      	bpl.n	8018ccc <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8018cba:	4962      	ldr	r1, [pc, #392]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018cbc:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8018cbe:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018cc2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8018cc6:	4302      	orrs	r2, r0
 8018cc8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8018ccc:	0399      	lsls	r1, r3, #14
 8018cce:	d508      	bpl.n	8018ce2 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8018cd0:	495c      	ldr	r1, [pc, #368]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018cd2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8018cd4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018cd8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8018cdc:	4302      	orrs	r2, r0
 8018cde:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8018ce2:	065a      	lsls	r2, r3, #25
 8018ce4:	d508      	bpl.n	8018cf8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8018ce6:	4957      	ldr	r1, [pc, #348]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018ce8:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8018cea:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018cee:	f022 0203 	bic.w	r2, r2, #3
 8018cf2:	4302      	orrs	r2, r0
 8018cf4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8018cf8:	061f      	lsls	r7, r3, #24
 8018cfa:	d508      	bpl.n	8018d0e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8018cfc:	4951      	ldr	r1, [pc, #324]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018cfe:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8018d00:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d04:	f022 020c 	bic.w	r2, r2, #12
 8018d08:	4302      	orrs	r2, r0
 8018d0a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8018d0e:	05d8      	lsls	r0, r3, #23
 8018d10:	d508      	bpl.n	8018d24 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8018d12:	494c      	ldr	r1, [pc, #304]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d14:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8018d16:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d1a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8018d1e:	4302      	orrs	r2, r0
 8018d20:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8018d24:	0599      	lsls	r1, r3, #22
 8018d26:	d508      	bpl.n	8018d3a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8018d28:	4946      	ldr	r1, [pc, #280]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d2a:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8018d2c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d30:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8018d34:	4302      	orrs	r2, r0
 8018d36:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8018d3a:	055a      	lsls	r2, r3, #21
 8018d3c:	d508      	bpl.n	8018d50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8018d3e:	4941      	ldr	r1, [pc, #260]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d40:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8018d42:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d46:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8018d4a:	4302      	orrs	r2, r0
 8018d4c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8018d50:	051f      	lsls	r7, r3, #20
 8018d52:	d508      	bpl.n	8018d66 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8018d54:	493b      	ldr	r1, [pc, #236]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018d58:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d5c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8018d60:	4302      	orrs	r2, r0
 8018d62:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8018d66:	04d8      	lsls	r0, r3, #19
 8018d68:	d508      	bpl.n	8018d7c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8018d6a:	4936      	ldr	r1, [pc, #216]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d6c:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8018d6e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d72:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8018d76:	4302      	orrs	r2, r0
 8018d78:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8018d7c:	0499      	lsls	r1, r3, #18
 8018d7e:	d508      	bpl.n	8018d92 <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8018d80:	4930      	ldr	r1, [pc, #192]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d82:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8018d84:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d88:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8018d8c:	4302      	orrs	r2, r0
 8018d8e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8018d92:	025a      	lsls	r2, r3, #9
 8018d94:	d508      	bpl.n	8018da8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8018d96:	492b      	ldr	r1, [pc, #172]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018d98:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8018d9a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018d9e:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8018da2:	4302      	orrs	r2, r0
 8018da4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8018da8:	029f      	lsls	r7, r3, #10
 8018daa:	d50c      	bpl.n	8018dc6 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8018dac:	4825      	ldr	r0, [pc, #148]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018dae:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8018db0:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8018db4:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8018db8:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8018dbc:	bf08      	it	eq
 8018dbe:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8018dc0:	430a      	orrs	r2, r1
 8018dc2:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8018dc6:	f013 0f08 	tst.w	r3, #8
 8018dca:	bf18      	it	ne
 8018dcc:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8018dce:	0358      	lsls	r0, r3, #13
 8018dd0:	d508      	bpl.n	8018de4 <HAL_RCCEx_PeriphCLKConfig+0x264>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8018dd2:	491c      	ldr	r1, [pc, #112]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018dd4:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8018dd6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018dda:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8018dde:	4302      	orrs	r2, r0
 8018de0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8018de4:	0219      	lsls	r1, r3, #8
 8018de6:	d509      	bpl.n	8018dfc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8018de8:	4916      	ldr	r1, [pc, #88]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018dea:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8018dee:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8018df2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8018df6:	4302      	orrs	r2, r0
 8018df8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8018dfc:	2e01      	cmp	r6, #1
 8018dfe:	f000 80b4 	beq.w	8018f6a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8018e02:	019a      	lsls	r2, r3, #6
 8018e04:	f100 80b1 	bmi.w	8018f6a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8018e08:	2d01      	cmp	r5, #1
 8018e0a:	d176      	bne.n	8018efa <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8018e0c:	4d0d      	ldr	r5, [pc, #52]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018e0e:	682b      	ldr	r3, [r5, #0]
 8018e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8018e14:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018e16:	f7ff f8b1 	bl	8017f7c <HAL_GetTick>
 8018e1a:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8018e1c:	682b      	ldr	r3, [r5, #0]
 8018e1e:	009f      	lsls	r7, r3, #2
 8018e20:	f100 8127 	bmi.w	8019072 <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8018e24:	6821      	ldr	r1, [r4, #0]
 8018e26:	030e      	lsls	r6, r1, #12
 8018e28:	d501      	bpl.n	8018e2e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8018e2a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018e2c:	b11b      	cbz	r3, 8018e36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8018e2e:	02cd      	lsls	r5, r1, #11
 8018e30:	d523      	bpl.n	8018e7a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8018e32:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018e34:	bb0b      	cbnz	r3, 8018e7a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8018e36:	4a03      	ldr	r2, [pc, #12]	@ (8018e44 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8018e38:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8018e3c:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 8018e40:	e004      	b.n	8018e4c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8018e42:	bf00      	nop
 8018e44:	40023800 	.word	0x40023800
 8018e48:	40007000 	.word	0x40007000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8018e4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018e50:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8018e54:	4303      	orrs	r3, r0
 8018e56:	6960      	ldr	r0, [r4, #20]
 8018e58:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8018e5c:	69a0      	ldr	r0, [r4, #24]
 8018e5e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8018e62:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8018e66:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8018e6a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8018e6c:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8018e70:	3801      	subs	r0, #1
 8018e72:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8018e76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8018e7a:	0288      	lsls	r0, r1, #10
 8018e7c:	d515      	bpl.n	8018eaa <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8018e7e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8018e80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018e84:	d111      	bne.n	8018eaa <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8018e86:	4a82      	ldr	r2, [pc, #520]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8018e88:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8018e8c:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8018e90:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8018e94:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8018e98:	4303      	orrs	r3, r0
 8018e9a:	6960      	ldr	r0, [r4, #20]
 8018e9c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8018ea0:	6a20      	ldr	r0, [r4, #32]
 8018ea2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8018ea6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8018eaa:	070a      	lsls	r2, r1, #28
 8018eac:	d519      	bpl.n	8018ee2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8018eae:	4a78      	ldr	r2, [pc, #480]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8018eb0:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8018eb4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8018eb8:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8018ebc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018ec0:	430b      	orrs	r3, r1
 8018ec2:	6961      	ldr	r1, [r4, #20]
 8018ec4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8018ec8:	69e1      	ldr	r1, [r4, #28]
 8018eca:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8018ece:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8018ed2:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8018ed6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018ed8:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8018edc:	430b      	orrs	r3, r1
 8018ede:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8018ee2:	4c6b      	ldr	r4, [pc, #428]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8018ee4:	6823      	ldr	r3, [r4, #0]
 8018ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8018eea:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018eec:	f7ff f846 	bl	8017f7c <HAL_GetTick>
 8018ef0:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8018ef2:	6823      	ldr	r3, [r4, #0]
 8018ef4:	009b      	lsls	r3, r3, #2
 8018ef6:	f140 80c3 	bpl.w	8019080 <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8018efa:	2000      	movs	r0, #0
 8018efc:	e009      	b.n	8018f12 <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
 8018efe:	2601      	movs	r6, #1
 8018f00:	e67a      	b.n	8018bf8 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8018f02:	f7ff f83b 	bl	8017f7c <HAL_GetTick>
 8018f06:	eba0 0008 	sub.w	r0, r0, r8
 8018f0a:	2864      	cmp	r0, #100	@ 0x64
 8018f0c:	f67f ae8c 	bls.w	8018c28 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8018f10:	2003      	movs	r0, #3
}
 8018f12:	b003      	add	sp, #12
 8018f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8018f18:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8018f1c:	4293      	cmp	r3, r2
 8018f1e:	f43f ae8e 	beq.w	8018c3e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8018f22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8018f24:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8018f26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8018f2a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8018f2e:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8018f30:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8018f32:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8018f36:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8018f38:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8018f3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8018f3c:	07db      	lsls	r3, r3, #31
 8018f3e:	f57f ae7e 	bpl.w	8018c3e <HAL_RCCEx_PeriphCLKConfig+0xbe>
        tickstart = HAL_GetTick();
 8018f42:	f7ff f81b 	bl	8017f7c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8018f46:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8018f4a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8018f4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8018f4e:	0798      	lsls	r0, r3, #30
 8018f50:	f53f ae75 	bmi.w	8018c3e <HAL_RCCEx_PeriphCLKConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8018f54:	f7ff f812 	bl	8017f7c <HAL_GetTick>
 8018f58:	eba0 0008 	sub.w	r0, r0, r8
 8018f5c:	4548      	cmp	r0, r9
 8018f5e:	d9f5      	bls.n	8018f4c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8018f60:	e7d6      	b.n	8018f10 <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8018f62:	6891      	ldr	r1, [r2, #8]
 8018f64:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8018f68:	e679      	b.n	8018c5e <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_PLLI2S_DISABLE();
 8018f6a:	4e49      	ldr	r6, [pc, #292]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8018f6c:	6833      	ldr	r3, [r6, #0]
 8018f6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8018f72:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8018f74:	f7ff f802 	bl	8017f7c <HAL_GetTick>
 8018f78:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8018f7a:	6833      	ldr	r3, [r6, #0]
 8018f7c:	011b      	lsls	r3, r3, #4
 8018f7e:	d472      	bmi.n	8019066 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8018f80:	6822      	ldr	r2, [r4, #0]
 8018f82:	07d7      	lsls	r7, r2, #31
 8018f84:	d512      	bpl.n	8018fac <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8018f86:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018f88:	b983      	cbnz	r3, 8018fac <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8018f8a:	f8d6 3084 	ldr.w	r3, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8018f8e:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8018f92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018f96:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8018f9a:	430b      	orrs	r3, r1
 8018f9c:	6861      	ldr	r1, [r4, #4]
 8018f9e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8018fa2:	68a1      	ldr	r1, [r4, #8]
 8018fa4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8018fa8:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8018fac:	0316      	lsls	r6, r2, #12
 8018fae:	d503      	bpl.n	8018fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8018fb0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018fb6:	d005      	beq.n	8018fc4 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8018fb8:	02d0      	lsls	r0, r2, #11
 8018fba:	d51e      	bpl.n	8018ffa <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8018fbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018fbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018fc2:	d11a      	bne.n	8018ffa <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8018fc4:	4932      	ldr	r1, [pc, #200]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8018fc6:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8018fca:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8018fce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018fd2:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8018fd6:	4303      	orrs	r3, r0
 8018fd8:	6860      	ldr	r0, [r4, #4]
 8018fda:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8018fde:	68e0      	ldr	r0, [r4, #12]
 8018fe0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8018fe4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8018fe8:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8018fec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8018fee:	f020 001f 	bic.w	r0, r0, #31
 8018ff2:	3b01      	subs	r3, #1
 8018ff4:	4303      	orrs	r3, r0
 8018ff6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8018ffa:	01d1      	lsls	r1, r2, #7
 8018ffc:	d511      	bpl.n	8019022 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8018ffe:	4924      	ldr	r1, [pc, #144]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8019000:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8019004:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8019008:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 801900c:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8019010:	4303      	orrs	r3, r0
 8019012:	6860      	ldr	r0, [r4, #4]
 8019014:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8019018:	6920      	ldr	r0, [r4, #16]
 801901a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801901e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8019022:	0192      	lsls	r2, r2, #6
 8019024:	d50d      	bpl.n	8019042 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8019026:	6923      	ldr	r3, [r4, #16]
 8019028:	6862      	ldr	r2, [r4, #4]
 801902a:	041b      	lsls	r3, r3, #16
 801902c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8019030:	68e2      	ldr	r2, [r4, #12]
 8019032:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8019036:	68a2      	ldr	r2, [r4, #8]
 8019038:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 801903c:	4a14      	ldr	r2, [pc, #80]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 801903e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8019042:	4e13      	ldr	r6, [pc, #76]	@ (8019090 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8019044:	6833      	ldr	r3, [r6, #0]
 8019046:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801904a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 801904c:	f7fe ff96 	bl	8017f7c <HAL_GetTick>
 8019050:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8019052:	6833      	ldr	r3, [r6, #0]
 8019054:	011b      	lsls	r3, r3, #4
 8019056:	f53f aed7 	bmi.w	8018e08 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 801905a:	f7fe ff8f 	bl	8017f7c <HAL_GetTick>
 801905e:	1bc0      	subs	r0, r0, r7
 8019060:	2864      	cmp	r0, #100	@ 0x64
 8019062:	d9f6      	bls.n	8019052 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8019064:	e754      	b.n	8018f10 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8019066:	f7fe ff89 	bl	8017f7c <HAL_GetTick>
 801906a:	1bc0      	subs	r0, r0, r7
 801906c:	2864      	cmp	r0, #100	@ 0x64
 801906e:	d984      	bls.n	8018f7a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8019070:	e74e      	b.n	8018f10 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8019072:	f7fe ff83 	bl	8017f7c <HAL_GetTick>
 8019076:	1b80      	subs	r0, r0, r6
 8019078:	2864      	cmp	r0, #100	@ 0x64
 801907a:	f67f aecf 	bls.w	8018e1c <HAL_RCCEx_PeriphCLKConfig+0x29c>
 801907e:	e747      	b.n	8018f10 <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8019080:	f7fe ff7c 	bl	8017f7c <HAL_GetTick>
 8019084:	1b40      	subs	r0, r0, r5
 8019086:	2864      	cmp	r0, #100	@ 0x64
 8019088:	f67f af33 	bls.w	8018ef2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 801908c:	e740      	b.n	8018f10 <HAL_RCCEx_PeriphCLKConfig+0x390>
 801908e:	bf00      	nop
 8019090:	40023800 	.word	0x40023800

08019094 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8019094:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8019096:	4a0a      	ldr	r2, [pc, #40]	@ (80190c0 <HAL_RTC_WaitForSynchro+0x2c>)
{
 8019098:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 801909a:	6803      	ldr	r3, [r0, #0]
 801909c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 801909e:	f7fe ff6d 	bl	8017f7c <HAL_GetTick>
 80190a2:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80190a4:	6823      	ldr	r3, [r4, #0]
 80190a6:	68db      	ldr	r3, [r3, #12]
 80190a8:	069b      	lsls	r3, r3, #26
 80190aa:	d501      	bpl.n	80190b0 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80190ac:	2000      	movs	r0, #0
}
 80190ae:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80190b0:	f7fe ff64 	bl	8017f7c <HAL_GetTick>
 80190b4:	1b40      	subs	r0, r0, r5
 80190b6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80190ba:	d9f3      	bls.n	80190a4 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80190bc:	2003      	movs	r0, #3
 80190be:	e7f6      	b.n	80190ae <HAL_RTC_WaitForSynchro+0x1a>
 80190c0:	0001ff5f 	.word	0x0001ff5f

080190c4 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80190c4:	6803      	ldr	r3, [r0, #0]
{
 80190c6:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80190c8:	68dc      	ldr	r4, [r3, #12]
{
 80190ca:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80190cc:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80190d0:	d117      	bne.n	8019102 <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80190d2:	68da      	ldr	r2, [r3, #12]
 80190d4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80190d8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80190da:	f7fe ff4f 	bl	8017f7c <HAL_GetTick>
 80190de:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80190e0:	682b      	ldr	r3, [r5, #0]
 80190e2:	68db      	ldr	r3, [r3, #12]
 80190e4:	065b      	lsls	r3, r3, #25
 80190e6:	d400      	bmi.n	80190ea <RTC_EnterInitMode+0x26>
 80190e8:	b10c      	cbz	r4, 80190ee <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80190ea:	4620      	mov	r0, r4
 80190ec:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80190ee:	f7fe ff45 	bl	8017f7c <HAL_GetTick>
 80190f2:	1b80      	subs	r0, r0, r6
 80190f4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80190f8:	d9f2      	bls.n	80190e0 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80190fa:	2304      	movs	r3, #4
        status = HAL_ERROR;
 80190fc:	2401      	movs	r4, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 80190fe:	776b      	strb	r3, [r5, #29]
        status = HAL_ERROR;
 8019100:	e7ee      	b.n	80190e0 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8019102:	2400      	movs	r4, #0
 8019104:	e7f1      	b.n	80190ea <RTC_EnterInitMode+0x26>

08019106 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8019106:	6803      	ldr	r3, [r0, #0]
 8019108:	68da      	ldr	r2, [r3, #12]
 801910a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 801910e:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8019110:	60da      	str	r2, [r3, #12]
{
 8019112:	4604      	mov	r4, r0

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8019114:	689b      	ldr	r3, [r3, #8]
 8019116:	069b      	lsls	r3, r3, #26
 8019118:	d501      	bpl.n	801911e <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 801911a:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 801911c:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801911e:	f7ff ffb9 	bl	8019094 <HAL_RTC_WaitForSynchro>
 8019122:	2800      	cmp	r0, #0
 8019124:	d0f9      	beq.n	801911a <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8019126:	2304      	movs	r3, #4
      status = HAL_ERROR;
 8019128:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 801912a:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 801912c:	e7f6      	b.n	801911c <RTC_ExitInitMode+0x16>

0801912e <HAL_RTC_Init>:
{
 801912e:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8019130:	4604      	mov	r4, r0
 8019132:	2800      	cmp	r0, #0
 8019134:	d041      	beq.n	80191ba <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8019136:	7f43      	ldrb	r3, [r0, #29]
 8019138:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 801913c:	b913      	cbnz	r3, 8019144 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 801913e:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8019140:	f7fe fcf4 	bl	8017b2c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8019144:	2302      	movs	r3, #2
 8019146:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8019148:	6823      	ldr	r3, [r4, #0]
 801914a:	68da      	ldr	r2, [r3, #12]
 801914c:	06d2      	lsls	r2, r2, #27
 801914e:	d503      	bpl.n	8019158 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8019150:	2301      	movs	r3, #1
 8019152:	2000      	movs	r0, #0
 8019154:	7763      	strb	r3, [r4, #29]
}
 8019156:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8019158:	22ca      	movs	r2, #202	@ 0xca
    status = RTC_EnterInitMode(hrtc);
 801915a:	4620      	mov	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801915c:	625a      	str	r2, [r3, #36]	@ 0x24
 801915e:	2253      	movs	r2, #83	@ 0x53
 8019160:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8019162:	f7ff ffaf 	bl	80190c4 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8019166:	bb10      	cbnz	r0, 80191ae <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8019168:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801916a:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 801916c:	689a      	ldr	r2, [r3, #8]
 801916e:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 8019172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8019176:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8019178:	6862      	ldr	r2, [r4, #4]
 801917a:	6899      	ldr	r1, [r3, #8]
 801917c:	4302      	orrs	r2, r0
 801917e:	6960      	ldr	r0, [r4, #20]
 8019180:	4302      	orrs	r2, r0
      status = RTC_ExitInitMode(hrtc);
 8019182:	4620      	mov	r0, r4
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8019184:	430a      	orrs	r2, r1
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8019186:	68a1      	ldr	r1, [r4, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8019188:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 801918a:	68e2      	ldr	r2, [r4, #12]
 801918c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 801918e:	691a      	ldr	r2, [r3, #16]
 8019190:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8019194:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8019196:	f7ff ffb6 	bl	8019106 <RTC_ExitInitMode>
    if (status == HAL_OK)
 801919a:	b940      	cbnz	r0, 80191ae <HAL_RTC_Init+0x80>
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 801919c:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 801919e:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80191a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80191a2:	f022 0208 	bic.w	r2, r2, #8
 80191a6:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80191a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80191aa:	430a      	orrs	r2, r1
 80191ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80191ae:	6823      	ldr	r3, [r4, #0]
 80191b0:	22ff      	movs	r2, #255	@ 0xff
 80191b2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80191b4:	2800      	cmp	r0, #0
 80191b6:	d0cb      	beq.n	8019150 <HAL_RTC_Init+0x22>
 80191b8:	e7cd      	b.n	8019156 <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80191ba:	2001      	movs	r0, #1
 80191bc:	e7cb      	b.n	8019156 <HAL_RTC_Init+0x28>

080191be <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80191be:	6803      	ldr	r3, [r0, #0]
 80191c0:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80191c2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80191c6:	4770      	bx	lr

080191c8 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80191c8:	6803      	ldr	r3, [r0, #0]
 80191ca:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80191cc:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 80191d0:	4770      	bx	lr

080191d2 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80191d2:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80191d4:	e852 3f00 	ldrex	r3, [r2]
 80191d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80191dc:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80191e0:	6802      	ldr	r2, [r0, #0]
 80191e2:	2900      	cmp	r1, #0
 80191e4:	d1f5      	bne.n	80191d2 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80191e6:	f102 0308 	add.w	r3, r2, #8
 80191ea:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80191ee:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80191f2:	f102 0c08 	add.w	ip, r2, #8
 80191f6:	e84c 3100 	strex	r1, r3, [ip]
 80191fa:	2900      	cmp	r1, #0
 80191fc:	d1f3      	bne.n	80191e6 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80191fe:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8019200:	2b01      	cmp	r3, #1
 8019202:	d107      	bne.n	8019214 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019204:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8019208:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801920c:	e842 3100 	strex	r1, r3, [r2]
 8019210:	2900      	cmp	r1, #0
 8019212:	d1f7      	bne.n	8019204 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8019214:	2320      	movs	r3, #32
 8019216:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801921a:	2300      	movs	r3, #0
 801921c:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801921e:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8019220:	4770      	bx	lr
	...

08019224 <UART_SetConfig>:
{
 8019224:	b538      	push	{r3, r4, r5, lr}
 8019226:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019228:	69c0      	ldr	r0, [r0, #28]
 801922a:	6921      	ldr	r1, [r4, #16]
 801922c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801922e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019230:	430a      	orrs	r2, r1
 8019232:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019234:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019236:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019238:	496e      	ldr	r1, [pc, #440]	@ (80193f4 <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801923a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801923c:	4029      	ands	r1, r5
  tmpreg |= huart->Init.OneBitSampling;
 801923e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019240:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019242:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019244:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019246:	685a      	ldr	r2, [r3, #4]
 8019248:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 801924c:	430a      	orrs	r2, r1
 801924e:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8019250:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019252:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8019254:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019256:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 801925a:	430a      	orrs	r2, r1
 801925c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 801925e:	4a66      	ldr	r2, [pc, #408]	@ (80193f8 <UART_SetConfig+0x1d4>)
 8019260:	4293      	cmp	r3, r2
 8019262:	d113      	bne.n	801928c <UART_SetConfig+0x68>
 8019264:	4b65      	ldr	r3, [pc, #404]	@ (80193fc <UART_SetConfig+0x1d8>)
 8019266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801926a:	f003 0303 	and.w	r3, r3, #3
 801926e:	2b02      	cmp	r3, #2
 8019270:	f000 80a5 	beq.w	80193be <UART_SetConfig+0x19a>
 8019274:	2b03      	cmp	r3, #3
 8019276:	f000 809c 	beq.w	80193b2 <UART_SetConfig+0x18e>
 801927a:	2b01      	cmp	r3, #1
 801927c:	d067      	beq.n	801934e <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801927e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8019282:	f000 8090 	beq.w	80193a6 <UART_SetConfig+0x182>
        pclk = HAL_RCC_GetPCLK2Freq();
 8019286:	f7ff fc6b 	bl	8018b60 <HAL_RCC_GetPCLK2Freq>
        break;
 801928a:	e012      	b.n	80192b2 <UART_SetConfig+0x8e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 801928c:	4a5c      	ldr	r2, [pc, #368]	@ (8019400 <UART_SetConfig+0x1dc>)
 801928e:	4293      	cmp	r3, r2
 8019290:	d126      	bne.n	80192e0 <UART_SetConfig+0xbc>
 8019292:	4b5a      	ldr	r3, [pc, #360]	@ (80193fc <UART_SetConfig+0x1d8>)
 8019294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019298:	f003 030c 	and.w	r3, r3, #12
 801929c:	2b08      	cmp	r3, #8
 801929e:	f000 808e 	beq.w	80193be <UART_SetConfig+0x19a>
 80192a2:	d816      	bhi.n	80192d2 <UART_SetConfig+0xae>
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d152      	bne.n	801934e <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80192a8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80192ac:	d076      	beq.n	801939c <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 80192ae:	f7ff fc47 	bl	8018b40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80192b2:	2800      	cmp	r0, #0
 80192b4:	d075      	beq.n	80193a2 <UART_SetConfig+0x17e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80192b6:	6862      	ldr	r2, [r4, #4]
 80192b8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80192bc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80192c0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80192c4:	f1a3 0110 	sub.w	r1, r3, #16
 80192c8:	4291      	cmp	r1, r2
 80192ca:	d804      	bhi.n	80192d6 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80192cc:	6822      	ldr	r2, [r4, #0]
 80192ce:	60d3      	str	r3, [r2, #12]
 80192d0:	e067      	b.n	80193a2 <UART_SetConfig+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80192d2:	2b0c      	cmp	r3, #12
 80192d4:	d06d      	beq.n	80193b2 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80192d6:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80192d8:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80192da:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80192de:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80192e0:	4a48      	ldr	r2, [pc, #288]	@ (8019404 <UART_SetConfig+0x1e0>)
 80192e2:	4293      	cmp	r3, r2
 80192e4:	d109      	bne.n	80192fa <UART_SetConfig+0xd6>
 80192e6:	4b45      	ldr	r3, [pc, #276]	@ (80193fc <UART_SetConfig+0x1d8>)
 80192e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80192ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80192f0:	2b20      	cmp	r3, #32
 80192f2:	d064      	beq.n	80193be <UART_SetConfig+0x19a>
 80192f4:	d9d6      	bls.n	80192a4 <UART_SetConfig+0x80>
 80192f6:	2b30      	cmp	r3, #48	@ 0x30
 80192f8:	e7ec      	b.n	80192d4 <UART_SetConfig+0xb0>
 80192fa:	4a43      	ldr	r2, [pc, #268]	@ (8019408 <UART_SetConfig+0x1e4>)
 80192fc:	4293      	cmp	r3, r2
 80192fe:	d109      	bne.n	8019314 <UART_SetConfig+0xf0>
 8019300:	4b3e      	ldr	r3, [pc, #248]	@ (80193fc <UART_SetConfig+0x1d8>)
 8019302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019306:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801930a:	2b80      	cmp	r3, #128	@ 0x80
 801930c:	d057      	beq.n	80193be <UART_SetConfig+0x19a>
 801930e:	d9c9      	bls.n	80192a4 <UART_SetConfig+0x80>
 8019310:	2bc0      	cmp	r3, #192	@ 0xc0
 8019312:	e7df      	b.n	80192d4 <UART_SetConfig+0xb0>
 8019314:	4a3d      	ldr	r2, [pc, #244]	@ (801940c <UART_SetConfig+0x1e8>)
 8019316:	4293      	cmp	r3, r2
 8019318:	d10b      	bne.n	8019332 <UART_SetConfig+0x10e>
 801931a:	4b38      	ldr	r3, [pc, #224]	@ (80193fc <UART_SetConfig+0x1d8>)
 801931c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019320:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8019324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019328:	d049      	beq.n	80193be <UART_SetConfig+0x19a>
 801932a:	d9bb      	bls.n	80192a4 <UART_SetConfig+0x80>
 801932c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8019330:	e7d0      	b.n	80192d4 <UART_SetConfig+0xb0>
 8019332:	4a37      	ldr	r2, [pc, #220]	@ (8019410 <UART_SetConfig+0x1ec>)
 8019334:	4293      	cmp	r3, r2
 8019336:	d113      	bne.n	8019360 <UART_SetConfig+0x13c>
 8019338:	4b30      	ldr	r3, [pc, #192]	@ (80193fc <UART_SetConfig+0x1d8>)
 801933a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801933e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8019342:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8019346:	d03a      	beq.n	80193be <UART_SetConfig+0x19a>
 8019348:	d807      	bhi.n	801935a <UART_SetConfig+0x136>
 801934a:	2b00      	cmp	r3, #0
 801934c:	d097      	beq.n	801927e <UART_SetConfig+0x5a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801934e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8019352:	d12b      	bne.n	80193ac <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetSysClockFreq();
 8019354:	f7ff fb28 	bl	80189a8 <HAL_RCC_GetSysClockFreq>
        break;
 8019358:	e022      	b.n	80193a0 <UART_SetConfig+0x17c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 801935a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801935e:	e7b9      	b.n	80192d4 <UART_SetConfig+0xb0>
 8019360:	4a2c      	ldr	r2, [pc, #176]	@ (8019414 <UART_SetConfig+0x1f0>)
 8019362:	4293      	cmp	r3, r2
 8019364:	d10b      	bne.n	801937e <UART_SetConfig+0x15a>
 8019366:	4b25      	ldr	r3, [pc, #148]	@ (80193fc <UART_SetConfig+0x1d8>)
 8019368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801936c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8019370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8019374:	d023      	beq.n	80193be <UART_SetConfig+0x19a>
 8019376:	d995      	bls.n	80192a4 <UART_SetConfig+0x80>
 8019378:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801937c:	e7aa      	b.n	80192d4 <UART_SetConfig+0xb0>
 801937e:	4a26      	ldr	r2, [pc, #152]	@ (8019418 <UART_SetConfig+0x1f4>)
 8019380:	4293      	cmp	r3, r2
 8019382:	d1a8      	bne.n	80192d6 <UART_SetConfig+0xb2>
 8019384:	4b1d      	ldr	r3, [pc, #116]	@ (80193fc <UART_SetConfig+0x1d8>)
 8019386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801938a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801938e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8019392:	d014      	beq.n	80193be <UART_SetConfig+0x19a>
 8019394:	d986      	bls.n	80192a4 <UART_SetConfig+0x80>
 8019396:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801939a:	e79b      	b.n	80192d4 <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetPCLK1Freq();
 801939c:	f7ff fbd0 	bl	8018b40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80193a0:	b990      	cbnz	r0, 80193c8 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80193a2:	2000      	movs	r0, #0
 80193a4:	e798      	b.n	80192d8 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 80193a6:	f7ff fbdb 	bl	8018b60 <HAL_RCC_GetPCLK2Freq>
        break;
 80193aa:	e7f9      	b.n	80193a0 <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetSysClockFreq();
 80193ac:	f7ff fafc 	bl	80189a8 <HAL_RCC_GetSysClockFreq>
        break;
 80193b0:	e77f      	b.n	80192b2 <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80193b2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80193b6:	d007      	beq.n	80193c8 <UART_SetConfig+0x1a4>
        pclk = (uint32_t) LSE_VALUE;
 80193b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80193bc:	e77b      	b.n	80192b6 <UART_SetConfig+0x92>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80193be:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80193c2:	4816      	ldr	r0, [pc, #88]	@ (801941c <UART_SetConfig+0x1f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80193c4:	f47f af77 	bne.w	80192b6 <UART_SetConfig+0x92>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80193c8:	6862      	ldr	r2, [r4, #4]
 80193ca:	0853      	lsrs	r3, r2, #1
 80193cc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80193d0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80193d4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80193d8:	f1a3 0110 	sub.w	r1, r3, #16
 80193dc:	4291      	cmp	r1, r2
 80193de:	f63f af7a 	bhi.w	80192d6 <UART_SetConfig+0xb2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80193e2:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80193e6:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80193ea:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80193ec:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80193ee:	4313      	orrs	r3, r2
 80193f0:	60cb      	str	r3, [r1, #12]
 80193f2:	e7d6      	b.n	80193a2 <UART_SetConfig+0x17e>
 80193f4:	efff69f3 	.word	0xefff69f3
 80193f8:	40011000 	.word	0x40011000
 80193fc:	40023800 	.word	0x40023800
 8019400:	40004400 	.word	0x40004400
 8019404:	40004800 	.word	0x40004800
 8019408:	40004c00 	.word	0x40004c00
 801940c:	40005000 	.word	0x40005000
 8019410:	40011400 	.word	0x40011400
 8019414:	40007800 	.word	0x40007800
 8019418:	40007c00 	.word	0x40007c00
 801941c:	00f42400 	.word	0x00f42400

08019420 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8019420:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8019422:	071a      	lsls	r2, r3, #28
{
 8019424:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8019426:	d506      	bpl.n	8019436 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8019428:	6801      	ldr	r1, [r0, #0]
 801942a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 801942c:	684a      	ldr	r2, [r1, #4]
 801942e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8019432:	4322      	orrs	r2, r4
 8019434:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8019436:	07dc      	lsls	r4, r3, #31
 8019438:	d506      	bpl.n	8019448 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801943a:	6801      	ldr	r1, [r0, #0]
 801943c:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 801943e:	684a      	ldr	r2, [r1, #4]
 8019440:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8019444:	4322      	orrs	r2, r4
 8019446:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8019448:	0799      	lsls	r1, r3, #30
 801944a:	d506      	bpl.n	801945a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801944c:	6801      	ldr	r1, [r0, #0]
 801944e:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8019450:	684a      	ldr	r2, [r1, #4]
 8019452:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8019456:	4322      	orrs	r2, r4
 8019458:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801945a:	075a      	lsls	r2, r3, #29
 801945c:	d506      	bpl.n	801946c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801945e:	6801      	ldr	r1, [r0, #0]
 8019460:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8019462:	684a      	ldr	r2, [r1, #4]
 8019464:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8019468:	4322      	orrs	r2, r4
 801946a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801946c:	06dc      	lsls	r4, r3, #27
 801946e:	d506      	bpl.n	801947e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8019470:	6801      	ldr	r1, [r0, #0]
 8019472:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8019474:	688a      	ldr	r2, [r1, #8]
 8019476:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 801947a:	4322      	orrs	r2, r4
 801947c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801947e:	0699      	lsls	r1, r3, #26
 8019480:	d506      	bpl.n	8019490 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8019482:	6801      	ldr	r1, [r0, #0]
 8019484:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8019486:	688a      	ldr	r2, [r1, #8]
 8019488:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801948c:	4322      	orrs	r2, r4
 801948e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8019490:	065a      	lsls	r2, r3, #25
 8019492:	d510      	bpl.n	80194b6 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8019494:	6801      	ldr	r1, [r0, #0]
 8019496:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8019498:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801949a:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801949e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80194a2:	ea42 0204 	orr.w	r2, r2, r4
 80194a6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80194a8:	d105      	bne.n	80194b6 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80194aa:	684a      	ldr	r2, [r1, #4]
 80194ac:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80194ae:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80194b2:	4322      	orrs	r2, r4
 80194b4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80194b6:	061b      	lsls	r3, r3, #24
 80194b8:	d506      	bpl.n	80194c8 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80194ba:	6802      	ldr	r2, [r0, #0]
 80194bc:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80194be:	6853      	ldr	r3, [r2, #4]
 80194c0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80194c4:	430b      	orrs	r3, r1
 80194c6:	6053      	str	r3, [r2, #4]
}
 80194c8:	bd10      	pop	{r4, pc}

080194ca <UART_WaitOnFlagUntilTimeout>:
{
 80194ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80194d2:	4604      	mov	r4, r0
 80194d4:	460d      	mov	r5, r1
 80194d6:	4617      	mov	r7, r2
 80194d8:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80194da:	6822      	ldr	r2, [r4, #0]
 80194dc:	69d3      	ldr	r3, [r2, #28]
 80194de:	ea35 0303 	bics.w	r3, r5, r3
 80194e2:	bf0c      	ite	eq
 80194e4:	2301      	moveq	r3, #1
 80194e6:	2300      	movne	r3, #0
 80194e8:	42bb      	cmp	r3, r7
 80194ea:	d001      	beq.n	80194f0 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80194ec:	2000      	movs	r0, #0
 80194ee:	e022      	b.n	8019536 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80194f0:	f1b9 3fff 	cmp.w	r9, #4294967295
 80194f4:	d0f2      	beq.n	80194dc <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80194f6:	f7fe fd41 	bl	8017f7c <HAL_GetTick>
 80194fa:	eba0 0008 	sub.w	r0, r0, r8
 80194fe:	4548      	cmp	r0, r9
 8019500:	d829      	bhi.n	8019556 <UART_WaitOnFlagUntilTimeout+0x8c>
 8019502:	f1b9 0f00 	cmp.w	r9, #0
 8019506:	d026      	beq.n	8019556 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8019508:	6821      	ldr	r1, [r4, #0]
 801950a:	680b      	ldr	r3, [r1, #0]
 801950c:	075a      	lsls	r2, r3, #29
 801950e:	d5e4      	bpl.n	80194da <UART_WaitOnFlagUntilTimeout+0x10>
 8019510:	2d80      	cmp	r5, #128	@ 0x80
 8019512:	d0e2      	beq.n	80194da <UART_WaitOnFlagUntilTimeout+0x10>
 8019514:	2d40      	cmp	r5, #64	@ 0x40
 8019516:	d0e0      	beq.n	80194da <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8019518:	69ce      	ldr	r6, [r1, #28]
 801951a:	f016 0608 	ands.w	r6, r6, #8
 801951e:	d00c      	beq.n	801953a <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8019520:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8019522:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8019524:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8019526:	f7ff fe54 	bl	80191d2 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 801952a:	2300      	movs	r3, #0
          return HAL_ERROR;
 801952c:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801952e:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8019532:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8019536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801953a:	69cb      	ldr	r3, [r1, #28]
 801953c:	051b      	lsls	r3, r3, #20
 801953e:	d5cc      	bpl.n	80194da <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8019540:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8019544:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8019546:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8019548:	f7ff fe43 	bl	80191d2 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801954c:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 801954e:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8019552:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 8019556:	2003      	movs	r0, #3
 8019558:	e7ed      	b.n	8019536 <UART_WaitOnFlagUntilTimeout+0x6c>

0801955a <HAL_UART_Transmit>:
{
 801955a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801955e:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8019560:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8019562:	4604      	mov	r4, r0
 8019564:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8019566:	2b20      	cmp	r3, #32
{
 8019568:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 801956a:	d143      	bne.n	80195f4 <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 801956c:	2900      	cmp	r1, #0
 801956e:	d043      	beq.n	80195f8 <HAL_UART_Transmit+0x9e>
 8019570:	2a00      	cmp	r2, #0
 8019572:	d041      	beq.n	80195f8 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8019574:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019576:	2500      	movs	r5, #0
 8019578:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801957c:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 801957e:	f7fe fcfd 	bl	8017f7c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019582:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8019584:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 8019586:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801958a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 801958e:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019592:	d103      	bne.n	801959c <HAL_UART_Transmit+0x42>
 8019594:	6923      	ldr	r3, [r4, #16]
 8019596:	b90b      	cbnz	r3, 801959c <HAL_UART_Transmit+0x42>
      pdata16bits = (const uint16_t *) pData;
 8019598:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 801959a:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 801959c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80195a0:	464b      	mov	r3, r9
 80195a2:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80195a6:	b292      	uxth	r2, r2
 80195a8:	b93a      	cbnz	r2, 80195ba <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80195aa:	2140      	movs	r1, #64	@ 0x40
 80195ac:	4620      	mov	r0, r4
 80195ae:	f7ff ff8c 	bl	80194ca <UART_WaitOnFlagUntilTimeout>
 80195b2:	2320      	movs	r3, #32
 80195b4:	b940      	cbnz	r0, 80195c8 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 80195b6:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80195b8:	e008      	b.n	80195cc <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80195ba:	2200      	movs	r2, #0
 80195bc:	2180      	movs	r1, #128	@ 0x80
 80195be:	4620      	mov	r0, r4
 80195c0:	f7ff ff83 	bl	80194ca <UART_WaitOnFlagUntilTimeout>
 80195c4:	b128      	cbz	r0, 80195d2 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 80195c6:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80195c8:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80195ca:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 80195cc:	b003      	add	sp, #12
 80195ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80195d2:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80195d4:	b95e      	cbnz	r6, 80195ee <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80195d6:	f835 3b02 	ldrh.w	r3, [r5], #2
 80195da:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80195de:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80195e0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80195e4:	3a01      	subs	r2, #1
 80195e6:	b292      	uxth	r2, r2
 80195e8:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80195ec:	e7d6      	b.n	801959c <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80195ee:	f816 3b01 	ldrb.w	r3, [r6], #1
 80195f2:	e7f4      	b.n	80195de <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80195f4:	2002      	movs	r0, #2
 80195f6:	e7e9      	b.n	80195cc <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80195f8:	2001      	movs	r0, #1
 80195fa:	e7e7      	b.n	80195cc <HAL_UART_Transmit+0x72>

080195fc <UART_CheckIdleState>:
{
 80195fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80195fe:	2500      	movs	r5, #0
{
 8019600:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019602:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8019606:	f7fe fcb9 	bl	8017f7c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801960a:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 801960c:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801960e:	6812      	ldr	r2, [r2, #0]
 8019610:	0712      	lsls	r2, r2, #28
 8019612:	d51a      	bpl.n	801964a <UART_CheckIdleState+0x4e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8019614:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 8019618:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801961c:	4620      	mov	r0, r4
 801961e:	9200      	str	r2, [sp, #0]
 8019620:	462a      	mov	r2, r5
 8019622:	f7ff ff52 	bl	80194ca <UART_WaitOnFlagUntilTimeout>
 8019626:	b180      	cbz	r0, 801964a <UART_CheckIdleState+0x4e>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8019628:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801962a:	e852 3f00 	ldrex	r3, [r2]
 801962e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019632:	e842 3100 	strex	r1, r3, [r2]
 8019636:	2900      	cmp	r1, #0
 8019638:	d1f6      	bne.n	8019628 <UART_CheckIdleState+0x2c>
      huart->gState = HAL_UART_STATE_READY;
 801963a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 801963c:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 801963e:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 8019640:	2300      	movs	r3, #0
 8019642:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8019646:	b003      	add	sp, #12
 8019648:	bd30      	pop	{r4, r5, pc}
  huart->gState = HAL_UART_STATE_READY;
 801964a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801964c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 801964e:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8019650:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019654:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8019656:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8019658:	e7f2      	b.n	8019640 <UART_CheckIdleState+0x44>

0801965a <HAL_UART_Init>:
{
 801965a:	b510      	push	{r4, lr}
  if (huart == NULL)
 801965c:	4604      	mov	r4, r0
 801965e:	b340      	cbz	r0, 80196b2 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8019660:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8019662:	b91b      	cbnz	r3, 801966c <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8019664:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8019668:	f7fe fa82 	bl	8017b70 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 801966c:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 801966e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8019670:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8019672:	6813      	ldr	r3, [r2, #0]
 8019674:	f023 0301 	bic.w	r3, r3, #1
 8019678:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801967a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801967c:	b113      	cbz	r3, 8019684 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 801967e:	4620      	mov	r0, r4
 8019680:	f7ff fece 	bl	8019420 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8019684:	4620      	mov	r0, r4
 8019686:	f7ff fdcd 	bl	8019224 <UART_SetConfig>
 801968a:	2801      	cmp	r0, #1
 801968c:	d011      	beq.n	80196b2 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801968e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8019690:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8019692:	685a      	ldr	r2, [r3, #4]
 8019694:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8019698:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801969a:	689a      	ldr	r2, [r3, #8]
 801969c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80196a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80196a2:	681a      	ldr	r2, [r3, #0]
 80196a4:	f042 0201 	orr.w	r2, r2, #1
}
 80196a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80196ac:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80196ae:	f7ff bfa5 	b.w	80195fc <UART_CheckIdleState>
}
 80196b2:	2001      	movs	r0, #1
 80196b4:	bd10      	pop	{r4, pc}
	...

080196b8 <LZ4_decompress_safe>:

/*===== Instantiate the API decoding functions. =====*/

LZ4_FORCE_O2
int LZ4_decompress_safe(const char* source, char* dest, int compressedSize, int maxDecompressedSize)
{
 80196b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80196bc:	4688      	mov	r8, r1
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 80196be:	4606      	mov	r6, r0
 80196c0:	2800      	cmp	r0, #0
 80196c2:	f000 8144 	beq.w	801994e <LZ4_decompress_safe+0x296>
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	f2c0 8141 	blt.w	801994e <LZ4_decompress_safe+0x296>
        const BYTE* const iend = ip + srcSize;
 80196cc:	eb00 0c02 	add.w	ip, r0, r2
        BYTE* const oend = op + outputSize;
 80196d0:	440b      	add	r3, r1
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 80196d2:	f1ac 0110 	sub.w	r1, ip, #16
        const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 80196d6:	f1a3 0920 	sub.w	r9, r3, #32
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 80196da:	9101      	str	r1, [sp, #4]
        if (unlikely(outputSize==0)) {
 80196dc:	d10a      	bne.n	80196f4 <LZ4_decompress_safe+0x3c>
            return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 80196de:	2a01      	cmp	r2, #1
 80196e0:	f040 8135 	bne.w	801994e <LZ4_decompress_safe+0x296>
 80196e4:	7800      	ldrb	r0, [r0, #0]
 80196e6:	3800      	subs	r0, #0
 80196e8:	bf18      	it	ne
 80196ea:	2001      	movne	r0, #1
 80196ec:	4240      	negs	r0, r0
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
                                  decode_full_block, noDict,
                                  (BYTE*)dest, NULL, 0);
}
 80196ee:	b003      	add	sp, #12
 80196f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (unlikely(srcSize==0)) { return -1; }
 80196f4:	2a00      	cmp	r2, #0
 80196f6:	f000 812a 	beq.w	801994e <LZ4_decompress_safe+0x296>
    {   const BYTE* ip = (const BYTE*) src;
 80196fa:	4683      	mov	fp, r0
        BYTE* op = (BYTE*) dst;
 80196fc:	4640      	mov	r0, r8
            assert(ip < iend);
 80196fe:	45dc      	cmp	ip, fp
 8019700:	d806      	bhi.n	8019710 <LZ4_decompress_safe+0x58>
 8019702:	4b94      	ldr	r3, [pc, #592]	@ (8019954 <LZ4_decompress_safe+0x29c>)
 8019704:	f640 01ab 	movw	r1, #2219	@ 0x8ab
 8019708:	4a93      	ldr	r2, [pc, #588]	@ (8019958 <LZ4_decompress_safe+0x2a0>)
                assert(match <= op); /* check overflow */
 801970a:	4894      	ldr	r0, [pc, #592]	@ (801995c <LZ4_decompress_safe+0x2a4>)
 801970c:	f001 fc0a 	bl	801af24 <__assert_func>
            token = *ip++;
 8019710:	4659      	mov	r1, fp
 8019712:	f811 7b01 	ldrb.w	r7, [r1], #1
            length = token >> ML_BITS;  /* literal length */
 8019716:	093a      	lsrs	r2, r7, #4
            if ( (length != RUN_MASK)
 8019718:	2a0f      	cmp	r2, #15
 801971a:	d038      	beq.n	801978e <LZ4_decompress_safe+0xd6>
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 801971c:	9c01      	ldr	r4, [sp, #4]
                op += length; ip += length;
 801971e:	1885      	adds	r5, r0, r2
 8019720:	eb01 0a02 	add.w	sl, r1, r2
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 8019724:	428c      	cmp	r4, r1
 8019726:	d952      	bls.n	80197ce <LZ4_decompress_safe+0x116>
 8019728:	4581      	cmp	r9, r0
 801972a:	d350      	bcc.n	80197ce <LZ4_decompress_safe+0x116>
                LZ4_memcpy(op, ip, 16);
 801972c:	460c      	mov	r4, r1
 801972e:	4686      	mov	lr, r0
 8019730:	f10b 0111 	add.w	r1, fp, #17
 8019734:	f854 bb04 	ldr.w	fp, [r4], #4
 8019738:	428c      	cmp	r4, r1
 801973a:	f84e bb04 	str.w	fp, [lr], #4
 801973e:	d1f9      	bne.n	8019734 <LZ4_decompress_safe+0x7c>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 8019740:	4651      	mov	r1, sl
 8019742:	f007 0e0f 	and.w	lr, r7, #15
                offset = LZ4_readLE16(ip); ip += 2;
 8019746:	f831 4b02 	ldrh.w	r4, [r1], #2
                length = token & ML_MASK; /* match length */
 801974a:	4677      	mov	r7, lr
                match = op - offset;
 801974c:	1b12      	subs	r2, r2, r4
 801974e:	4402      	add	r2, r0
                assert(match <= op); /* check overflow */
 8019750:	42aa      	cmp	r2, r5
 8019752:	d904      	bls.n	801975e <LZ4_decompress_safe+0xa6>
 8019754:	4b82      	ldr	r3, [pc, #520]	@ (8019960 <LZ4_decompress_safe+0x2a8>)
 8019756:	f640 01c6 	movw	r1, #2246	@ 0x8c6
 801975a:	4a7f      	ldr	r2, [pc, #508]	@ (8019958 <LZ4_decompress_safe+0x2a0>)
 801975c:	e7d5      	b.n	801970a <LZ4_decompress_safe+0x52>
                if ( (length != ML_MASK)
 801975e:	f1be 0f0f 	cmp.w	lr, #15
 8019762:	d05d      	beq.n	8019820 <LZ4_decompress_safe+0x168>
                  && (offset >= 8)
 8019764:	2c07      	cmp	r4, #7
 8019766:	d972      	bls.n	801984e <LZ4_decompress_safe+0x196>
                  && (dict==withPrefix64k || match >= lowPrefix) ) {
 8019768:	4590      	cmp	r8, r2
 801976a:	f200 80ed 	bhi.w	8019948 <LZ4_decompress_safe+0x290>
                    LZ4_memcpy(op + 0, match + 0, 8);
 801976e:	6810      	ldr	r0, [r2, #0]
                    op += length + MINMATCH;
 8019770:	f10e 0e04 	add.w	lr, lr, #4
                    LZ4_memcpy(op + 0, match + 0, 8);
 8019774:	6028      	str	r0, [r5, #0]
 8019776:	6850      	ldr	r0, [r2, #4]
 8019778:	6068      	str	r0, [r5, #4]
                    LZ4_memcpy(op + 8, match + 8, 8);
 801977a:	6890      	ldr	r0, [r2, #8]
 801977c:	60a8      	str	r0, [r5, #8]
 801977e:	68d0      	ldr	r0, [r2, #12]
 8019780:	60e8      	str	r0, [r5, #12]
                    op += length + MINMATCH;
 8019782:	eb05 000e 	add.w	r0, r5, lr
                    LZ4_memcpy(op +16, match +16, 2);
 8019786:	8a12      	ldrh	r2, [r2, #16]
 8019788:	822a      	strh	r2, [r5, #16]
{
 801978a:	468b      	mov	fp, r1
 801978c:	e7b7      	b.n	80196fe <LZ4_decompress_safe+0x46>
                size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 801978e:	f1ac 040f 	sub.w	r4, ip, #15
    if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 8019792:	42a1      	cmp	r1, r4
 8019794:	f080 80d8 	bcs.w	8019948 <LZ4_decompress_safe+0x290>
    (*ip)++;
 8019798:	f10b 0102 	add.w	r1, fp, #2
    s = **ip;
 801979c:	f89b 2001 	ldrb.w	r2, [fp, #1]
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80197a0:	428c      	cmp	r4, r1
 80197a2:	f0c0 80d1 	bcc.w	8019948 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 80197a6:	2aff      	cmp	r2, #255	@ 0xff
 80197a8:	d10a      	bne.n	80197c0 <LZ4_decompress_safe+0x108>
        s = **ip;
 80197aa:	f811 5b01 	ldrb.w	r5, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80197ae:	428c      	cmp	r4, r1
        length += s;
 80197b0:	442a      	add	r2, r5
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80197b2:	f0c0 80c9 	bcc.w	8019948 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 80197b6:	2a00      	cmp	r2, #0
 80197b8:	f2c0 80c6 	blt.w	8019948 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 80197bc:	2dff      	cmp	r5, #255	@ 0xff
 80197be:	e7f3      	b.n	80197a8 <LZ4_decompress_safe+0xf0>
                length += addl;
 80197c0:	320f      	adds	r2, #15
                if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overflow detection */
 80197c2:	42d0      	cmn	r0, r2
 80197c4:	f080 80c0 	bcs.w	8019948 <LZ4_decompress_safe+0x290>
                if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overflow detection */
 80197c8:	42d1      	cmn	r1, r2
 80197ca:	f080 80bd 	bcs.w	8019948 <LZ4_decompress_safe+0x290>
            cpy = op+length;
 80197ce:	1885      	adds	r5, r0, r2
            if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 80197d0:	f1a3 0e0c 	sub.w	lr, r3, #12
 80197d4:	188c      	adds	r4, r1, r2
 80197d6:	4575      	cmp	r5, lr
 80197d8:	d803      	bhi.n	80197e2 <LZ4_decompress_safe+0x12a>
 80197da:	f1ac 0e08 	sub.w	lr, ip, #8
 80197de:	4574      	cmp	r4, lr
 80197e0:	d90a      	bls.n	80197f8 <LZ4_decompress_safe+0x140>
                    if ((ip+length != iend) || (cpy > oend)) {
 80197e2:	45a4      	cmp	ip, r4
 80197e4:	f040 80b0 	bne.w	8019948 <LZ4_decompress_safe+0x290>
 80197e8:	42ab      	cmp	r3, r5
 80197ea:	f0c0 80ad 	bcc.w	8019948 <LZ4_decompress_safe+0x290>
                LZ4_memmove(op, ip, length);  /* supports overlapping memory regions, for in-place decompression scenarios */
 80197ee:	f001 fd7c 	bl	801b2ea <memmove>
        return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 80197f2:	eba5 0008 	sub.w	r0, r5, r8
 80197f6:	e77a      	b.n	80196ee <LZ4_decompress_safe+0x36>
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 80197f8:	680a      	ldr	r2, [r1, #0]
 80197fa:	3008      	adds	r0, #8
 80197fc:	3108      	adds	r1, #8
 80197fe:	f840 2c08 	str.w	r2, [r0, #-8]
 8019802:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8019806:	f840 2c04 	str.w	r2, [r0, #-4]
 801980a:	4285      	cmp	r5, r0
 801980c:	d8f4      	bhi.n	80197f8 <LZ4_decompress_safe+0x140>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 801980e:	4621      	mov	r1, r4
 8019810:	f007 070f 	and.w	r7, r7, #15
            offset = LZ4_readLE16(ip); ip+=2;
 8019814:	f831 4b02 	ldrh.w	r4, [r1], #2
            if (length == ML_MASK) {
 8019818:	2f0f      	cmp	r7, #15
            match = op - offset;
 801981a:	eba5 0204 	sub.w	r2, r5, r4
            if (length == ML_MASK) {
 801981e:	d116      	bne.n	801984e <LZ4_decompress_safe+0x196>
                size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 8019820:	f1ac 0e04 	sub.w	lr, ip, #4
    s = **ip;
 8019824:	f811 7b01 	ldrb.w	r7, [r1], #1
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8019828:	458e      	cmp	lr, r1
 801982a:	f0c0 808d 	bcc.w	8019948 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 801982e:	2fff      	cmp	r7, #255	@ 0xff
 8019830:	d10a      	bne.n	8019848 <LZ4_decompress_safe+0x190>
        s = **ip;
 8019832:	f811 0b01 	ldrb.w	r0, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8019836:	458e      	cmp	lr, r1
        length += s;
 8019838:	4407      	add	r7, r0
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 801983a:	f0c0 8085 	bcc.w	8019948 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 801983e:	2f00      	cmp	r7, #0
 8019840:	f2c0 8082 	blt.w	8019948 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 8019844:	28ff      	cmp	r0, #255	@ 0xff
 8019846:	e7f3      	b.n	8019830 <LZ4_decompress_safe+0x178>
                length += addl;
 8019848:	370f      	adds	r7, #15
                if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow detection */
 801984a:	42fd      	cmn	r5, r7
 801984c:	d27c      	bcs.n	8019948 <LZ4_decompress_safe+0x290>
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 801984e:	4590      	cmp	r8, r2
            length += MINMATCH;
 8019850:	f107 0704 	add.w	r7, r7, #4
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8019854:	d878      	bhi.n	8019948 <LZ4_decompress_safe+0x290>
            assert(op<=oend);
 8019856:	42ab      	cmp	r3, r5
            cpy = op + length;
 8019858:	eb05 0007 	add.w	r0, r5, r7
            assert(op<=oend);
 801985c:	d204      	bcs.n	8019868 <LZ4_decompress_safe+0x1b0>
 801985e:	4b41      	ldr	r3, [pc, #260]	@ (8019964 <LZ4_decompress_safe+0x2ac>)
 8019860:	f640 115a 	movw	r1, #2394	@ 0x95a
 8019864:	4a3c      	ldr	r2, [pc, #240]	@ (8019958 <LZ4_decompress_safe+0x2a0>)
 8019866:	e750      	b.n	801970a <LZ4_decompress_safe+0x52>
            if (unlikely(offset<8)) {
 8019868:	2c07      	cmp	r4, #7
 801986a:	d84d      	bhi.n	8019908 <LZ4_decompress_safe+0x250>
static void LZ4_write32(void* memPtr, U32 value) { ((LZ4_unalign32*)memPtr)->u32 = value; }
 801986c:	f04f 0e00 	mov.w	lr, #0
 8019870:	f885 e000 	strb.w	lr, [r5]
 8019874:	f885 e001 	strb.w	lr, [r5, #1]
 8019878:	f885 e002 	strb.w	lr, [r5, #2]
 801987c:	f885 e003 	strb.w	lr, [r5, #3]
                op[0] = match[0];
 8019880:	f892 e000 	ldrb.w	lr, [r2]
 8019884:	f885 e000 	strb.w	lr, [r5]
                op[1] = match[1];
 8019888:	f892 e001 	ldrb.w	lr, [r2, #1]
 801988c:	f885 e001 	strb.w	lr, [r5, #1]
                op[2] = match[2];
 8019890:	f892 e002 	ldrb.w	lr, [r2, #2]
 8019894:	f885 e002 	strb.w	lr, [r5, #2]
                op[3] = match[3];
 8019898:	f892 e003 	ldrb.w	lr, [r2, #3]
 801989c:	f885 e003 	strb.w	lr, [r5, #3]
                match += inc32table[offset];
 80198a0:	f8df e0c8 	ldr.w	lr, [pc, #200]	@ 801996c <LZ4_decompress_safe+0x2b4>
 80198a4:	f85e e024 	ldr.w	lr, [lr, r4, lsl #2]
 80198a8:	eb02 0a0e 	add.w	sl, r2, lr
                LZ4_memcpy(op+4, match, 4);
 80198ac:	f852 200e 	ldr.w	r2, [r2, lr]
 80198b0:	606a      	str	r2, [r5, #4]
                match -= dec64table[offset];
 80198b2:	4a2d      	ldr	r2, [pc, #180]	@ (8019968 <LZ4_decompress_safe+0x2b0>)
 80198b4:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80198b8:	ebaa 0202 	sub.w	r2, sl, r2
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 80198bc:	f1a3 0e0c 	sub.w	lr, r3, #12
            op += 8;
 80198c0:	f105 0408 	add.w	r4, r5, #8
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 80198c4:	4570      	cmp	r0, lr
 80198c6:	d926      	bls.n	8019916 <LZ4_decompress_safe+0x25e>
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 80198c8:	1f5d      	subs	r5, r3, #5
                BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 80198ca:	1fdf      	subs	r7, r3, #7
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 80198cc:	42a8      	cmp	r0, r5
 80198ce:	d83b      	bhi.n	8019948 <LZ4_decompress_safe+0x290>
                if (op < oCopyLimit) {
 80198d0:	42bc      	cmp	r4, r7
 80198d2:	d211      	bcs.n	80198f8 <LZ4_decompress_safe+0x240>
    const BYTE* s = (const BYTE*)srcPtr;
 80198d4:	4696      	mov	lr, r2
    BYTE* d = (BYTE*)dstPtr;
 80198d6:	4625      	mov	r5, r4
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 80198d8:	f8de a000 	ldr.w	sl, [lr]
 80198dc:	3508      	adds	r5, #8
 80198de:	f10e 0e08 	add.w	lr, lr, #8
 80198e2:	f845 ac08 	str.w	sl, [r5, #-8]
 80198e6:	f85e ac04 	ldr.w	sl, [lr, #-4]
 80198ea:	f845 ac04 	str.w	sl, [r5, #-4]
 80198ee:	42af      	cmp	r7, r5
 80198f0:	d8f2      	bhi.n	80198d8 <LZ4_decompress_safe+0x220>
                    match += oCopyLimit - op;
 80198f2:	1b3c      	subs	r4, r7, r4
 80198f4:	4422      	add	r2, r4
                    op = oCopyLimit;
 80198f6:	463c      	mov	r4, r7
                while (op < cpy) { *op++ = *match++; }
 80198f8:	42a0      	cmp	r0, r4
 80198fa:	f67f af46 	bls.w	801978a <LZ4_decompress_safe+0xd2>
 80198fe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8019902:	f804 5b01 	strb.w	r5, [r4], #1
 8019906:	e7f7      	b.n	80198f8 <LZ4_decompress_safe+0x240>
                LZ4_memcpy(op, match, 8);
 8019908:	6814      	ldr	r4, [r2, #0]
                match += 8;
 801990a:	3208      	adds	r2, #8
                LZ4_memcpy(op, match, 8);
 801990c:	602c      	str	r4, [r5, #0]
 801990e:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8019912:	606c      	str	r4, [r5, #4]
                match += 8;
 8019914:	e7d2      	b.n	80198bc <LZ4_decompress_safe+0x204>
                LZ4_memcpy(op, match, 8);
 8019916:	f8d2 e000 	ldr.w	lr, [r2]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 801991a:	2f10      	cmp	r7, #16
                LZ4_memcpy(op, match, 8);
 801991c:	f8c5 e008 	str.w	lr, [r5, #8]
 8019920:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8019924:	f8c4 e004 	str.w	lr, [r4, #4]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8019928:	f67f af2f 	bls.w	801978a <LZ4_decompress_safe+0xd2>
 801992c:	3510      	adds	r5, #16
 801992e:	3208      	adds	r2, #8
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8019930:	6814      	ldr	r4, [r2, #0]
 8019932:	3508      	adds	r5, #8
 8019934:	3208      	adds	r2, #8
 8019936:	f845 4c08 	str.w	r4, [r5, #-8]
 801993a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801993e:	f845 4c04 	str.w	r4, [r5, #-4]
 8019942:	42a8      	cmp	r0, r5
 8019944:	d8f4      	bhi.n	8019930 <LZ4_decompress_safe+0x278>
 8019946:	e720      	b.n	801978a <LZ4_decompress_safe+0xd2>
        return (int) (-(((const char*)ip)-src))-1;
 8019948:	1a70      	subs	r0, r6, r1
 801994a:	3801      	subs	r0, #1
 801994c:	e6cf      	b.n	80196ee <LZ4_decompress_safe+0x36>
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 801994e:	f04f 30ff 	mov.w	r0, #4294967295
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 8019952:	e6cc      	b.n	80196ee <LZ4_decompress_safe+0x36>
 8019954:	0801c25d 	.word	0x0801c25d
 8019958:	0801c2f2 	.word	0x0801c2f2
 801995c:	0801c237 	.word	0x0801c237
 8019960:	0801c267 	.word	0x0801c267
 8019964:	0801c273 	.word	0x0801c273
 8019968:	0801c30c 	.word	0x0801c30c
 801996c:	0801c32c 	.word	0x0801c32c

08019970 <add_round_key>:
	(void)_copy(s, sizeof(t), t, sizeof(t));
}

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8019970:	78cb      	ldrb	r3, [r1, #3]
 8019972:	7802      	ldrb	r2, [r0, #0]
 8019974:	4053      	eors	r3, r2
 8019976:	7842      	ldrb	r2, [r0, #1]
 8019978:	7003      	strb	r3, [r0, #0]
 801997a:	884b      	ldrh	r3, [r1, #2]
 801997c:	4053      	eors	r3, r2
 801997e:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8019980:	7883      	ldrb	r3, [r0, #2]
 8019982:	680a      	ldr	r2, [r1, #0]
 8019984:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8019988:	7083      	strb	r3, [r0, #2]
 801998a:	78c3      	ldrb	r3, [r0, #3]
 801998c:	680a      	ldr	r2, [r1, #0]
 801998e:	4053      	eors	r3, r2
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8019990:	7902      	ldrb	r2, [r0, #4]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8019992:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8019994:	79cb      	ldrb	r3, [r1, #7]
 8019996:	4053      	eors	r3, r2
 8019998:	7942      	ldrb	r2, [r0, #5]
 801999a:	7103      	strb	r3, [r0, #4]
 801999c:	88cb      	ldrh	r3, [r1, #6]
 801999e:	4053      	eors	r3, r2
 80199a0:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 80199a2:	7983      	ldrb	r3, [r0, #6]
 80199a4:	684a      	ldr	r2, [r1, #4]
 80199a6:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 80199aa:	7183      	strb	r3, [r0, #6]
 80199ac:	79c3      	ldrb	r3, [r0, #7]
 80199ae:	684a      	ldr	r2, [r1, #4]
 80199b0:	4053      	eors	r3, r2
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 80199b2:	7a02      	ldrb	r2, [r0, #8]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 80199b4:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 80199b6:	7acb      	ldrb	r3, [r1, #11]
 80199b8:	4053      	eors	r3, r2
 80199ba:	7a42      	ldrb	r2, [r0, #9]
 80199bc:	7203      	strb	r3, [r0, #8]
 80199be:	894b      	ldrh	r3, [r1, #10]
 80199c0:	4053      	eors	r3, r2
 80199c2:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 80199c4:	7a83      	ldrb	r3, [r0, #10]
 80199c6:	688a      	ldr	r2, [r1, #8]
 80199c8:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 80199cc:	7283      	strb	r3, [r0, #10]
 80199ce:	688a      	ldr	r2, [r1, #8]
 80199d0:	7ac3      	ldrb	r3, [r0, #11]
 80199d2:	4053      	eors	r3, r2
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80199d4:	7b02      	ldrb	r2, [r0, #12]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 80199d6:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80199d8:	7bcb      	ldrb	r3, [r1, #15]
 80199da:	4053      	eors	r3, r2
 80199dc:	7b42      	ldrb	r2, [r0, #13]
 80199de:	7303      	strb	r3, [r0, #12]
 80199e0:	89cb      	ldrh	r3, [r1, #14]
 80199e2:	4053      	eors	r3, r2
 80199e4:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 80199e6:	7b83      	ldrb	r3, [r0, #14]
 80199e8:	68ca      	ldr	r2, [r1, #12]
 80199ea:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 80199ee:	7383      	strb	r3, [r0, #14]
 80199f0:	7bc3      	ldrb	r3, [r0, #15]
 80199f2:	68ca      	ldr	r2, [r1, #12]
 80199f4:	4053      	eors	r3, r2
 80199f6:	73c3      	strb	r3, [r0, #15]
}
 80199f8:	4770      	bx	lr
	...

080199fc <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 80199fc:	1e43      	subs	r3, r0, #1
		s[i] = inv_sbox[s[i]];
 80199fe:	4904      	ldr	r1, [pc, #16]	@ (8019a10 <inv_sub_bytes+0x14>)
 8019a00:	300f      	adds	r0, #15
 8019a02:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8019a06:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb*Nk); ++i) {
 8019a08:	4283      	cmp	r3, r0
		s[i] = inv_sbox[s[i]];
 8019a0a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8019a0c:	d1f9      	bne.n	8019a02 <inv_sub_bytes+0x6>
	}
}
 8019a0e:	4770      	bx	lr
 8019a10:	0801c34c 	.word	0x0801c34c

08019a14 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8019a14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8019a16:	7802      	ldrb	r2, [r0, #0]
 8019a18:	f88d 2000 	strb.w	r2, [sp]
 8019a1c:	7b42      	ldrb	r2, [r0, #13]
 8019a1e:	f88d 2001 	strb.w	r2, [sp, #1]
 8019a22:	7a82      	ldrb	r2, [r0, #10]
 8019a24:	f88d 2002 	strb.w	r2, [sp, #2]
 8019a28:	79c2      	ldrb	r2, [r0, #7]
 8019a2a:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8019a2e:	7902      	ldrb	r2, [r0, #4]
 8019a30:	f88d 2004 	strb.w	r2, [sp, #4]
 8019a34:	7842      	ldrb	r2, [r0, #1]
 8019a36:	f88d 2005 	strb.w	r2, [sp, #5]
 8019a3a:	7b82      	ldrb	r2, [r0, #14]
 8019a3c:	f88d 2006 	strb.w	r2, [sp, #6]
 8019a40:	7ac2      	ldrb	r2, [r0, #11]
 8019a42:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8019a46:	7a02      	ldrb	r2, [r0, #8]
 8019a48:	f88d 2008 	strb.w	r2, [sp, #8]
 8019a4c:	7942      	ldrb	r2, [r0, #5]
 8019a4e:	f88d 2009 	strb.w	r2, [sp, #9]
 8019a52:	7882      	ldrb	r2, [r0, #2]
 8019a54:	f88d 200a 	strb.w	r2, [sp, #10]
 8019a58:	7bc2      	ldrb	r2, [r0, #15]
 8019a5a:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8019a5e:	7b02      	ldrb	r2, [r0, #12]
 8019a60:	f88d 200c 	strb.w	r2, [sp, #12]
 8019a64:	7a42      	ldrb	r2, [r0, #9]
 8019a66:	f88d 200d 	strb.w	r2, [sp, #13]
 8019a6a:	7982      	ldrb	r2, [r0, #6]
 8019a6c:	f88d 200e 	strb.w	r2, [sp, #14]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8019a70:	466a      	mov	r2, sp
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8019a72:	78c3      	ldrb	r3, [r0, #3]
 8019a74:	f88d 300f 	strb.w	r3, [sp, #15]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8019a78:	2310      	movs	r3, #16
 8019a7a:	4619      	mov	r1, r3
 8019a7c:	f001 fa3a 	bl	801aef4 <_copy>
}
 8019a80:	b005      	add	sp, #20
 8019a82:	f85d fb04 	ldr.w	pc, [sp], #4

08019a86 <mult_row_column>:
{
 8019a86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a8a:	4605      	mov	r5, r0
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8019a8c:	7808      	ldrb	r0, [r1, #0]
{
 8019a8e:	460c      	mov	r4, r1
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8019a90:	f001 fa3f 	bl	801af12 <_double_byte>
 8019a94:	f001 fa3d 	bl	801af12 <_double_byte>
 8019a98:	f001 fa3b 	bl	801af12 <_double_byte>
 8019a9c:	9001      	str	r0, [sp, #4]
 8019a9e:	7820      	ldrb	r0, [r4, #0]
 8019aa0:	f001 fa37 	bl	801af12 <_double_byte>
 8019aa4:	f001 fa35 	bl	801af12 <_double_byte>
 8019aa8:	9000      	str	r0, [sp, #0]
 8019aaa:	7820      	ldrb	r0, [r4, #0]
 8019aac:	f001 fa31 	bl	801af12 <_double_byte>
 8019ab0:	4683      	mov	fp, r0
 8019ab2:	7860      	ldrb	r0, [r4, #1]
 8019ab4:	f001 fa2d 	bl	801af12 <_double_byte>
 8019ab8:	f001 fa2b 	bl	801af12 <_double_byte>
 8019abc:	f001 fa29 	bl	801af12 <_double_byte>
 8019ac0:	4682      	mov	sl, r0
 8019ac2:	7860      	ldrb	r0, [r4, #1]
 8019ac4:	f001 fa25 	bl	801af12 <_double_byte>
 8019ac8:	4681      	mov	r9, r0
 8019aca:	78a0      	ldrb	r0, [r4, #2]
 8019acc:	7866      	ldrb	r6, [r4, #1]
 8019ace:	f001 fa20 	bl	801af12 <_double_byte>
 8019ad2:	f001 fa1e 	bl	801af12 <_double_byte>
 8019ad6:	f001 fa1c 	bl	801af12 <_double_byte>
 8019ada:	4680      	mov	r8, r0
 8019adc:	78a0      	ldrb	r0, [r4, #2]
 8019ade:	f001 fa18 	bl	801af12 <_double_byte>
 8019ae2:	f001 fa16 	bl	801af12 <_double_byte>
 8019ae6:	78a1      	ldrb	r1, [r4, #2]
 8019ae8:	4607      	mov	r7, r0
 8019aea:	78e0      	ldrb	r0, [r4, #3]
 8019aec:	404e      	eors	r6, r1
 8019aee:	f001 fa10 	bl	801af12 <_double_byte>
 8019af2:	f001 fa0e 	bl	801af12 <_double_byte>
 8019af6:	f001 fa0c 	bl	801af12 <_double_byte>
 8019afa:	78e1      	ldrb	r1, [r4, #3]
 8019afc:	9a01      	ldr	r2, [sp, #4]
 8019afe:	404e      	eors	r6, r1
 8019b00:	9b00      	ldr	r3, [sp, #0]
 8019b02:	4072      	eors	r2, r6
 8019b04:	4053      	eors	r3, r2
 8019b06:	ea8b 0b03 	eor.w	fp, fp, r3
 8019b0a:	ea8a 0a0b 	eor.w	sl, sl, fp
 8019b0e:	ea89 090a 	eor.w	r9, r9, sl
 8019b12:	ea88 0809 	eor.w	r8, r8, r9
 8019b16:	ea87 0708 	eor.w	r7, r7, r8
 8019b1a:	4078      	eors	r0, r7
 8019b1c:	7028      	strb	r0, [r5, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8019b1e:	7820      	ldrb	r0, [r4, #0]
 8019b20:	f001 f9f7 	bl	801af12 <_double_byte>
 8019b24:	f001 f9f5 	bl	801af12 <_double_byte>
 8019b28:	f001 f9f3 	bl	801af12 <_double_byte>
 8019b2c:	9001      	str	r0, [sp, #4]
 8019b2e:	7860      	ldrb	r0, [r4, #1]
 8019b30:	7826      	ldrb	r6, [r4, #0]
 8019b32:	f001 f9ee 	bl	801af12 <_double_byte>
 8019b36:	f001 f9ec 	bl	801af12 <_double_byte>
 8019b3a:	f001 f9ea 	bl	801af12 <_double_byte>
 8019b3e:	9000      	str	r0, [sp, #0]
 8019b40:	7860      	ldrb	r0, [r4, #1]
 8019b42:	f001 f9e6 	bl	801af12 <_double_byte>
 8019b46:	f001 f9e4 	bl	801af12 <_double_byte>
 8019b4a:	4683      	mov	fp, r0
 8019b4c:	7860      	ldrb	r0, [r4, #1]
 8019b4e:	f001 f9e0 	bl	801af12 <_double_byte>
 8019b52:	4682      	mov	sl, r0
 8019b54:	78a0      	ldrb	r0, [r4, #2]
 8019b56:	f001 f9dc 	bl	801af12 <_double_byte>
 8019b5a:	f001 f9da 	bl	801af12 <_double_byte>
 8019b5e:	f001 f9d8 	bl	801af12 <_double_byte>
 8019b62:	4681      	mov	r9, r0
 8019b64:	78a0      	ldrb	r0, [r4, #2]
 8019b66:	f001 f9d4 	bl	801af12 <_double_byte>
 8019b6a:	78a1      	ldrb	r1, [r4, #2]
 8019b6c:	4680      	mov	r8, r0
 8019b6e:	78e0      	ldrb	r0, [r4, #3]
 8019b70:	404e      	eors	r6, r1
 8019b72:	f001 f9ce 	bl	801af12 <_double_byte>
 8019b76:	f001 f9cc 	bl	801af12 <_double_byte>
 8019b7a:	f001 f9ca 	bl	801af12 <_double_byte>
 8019b7e:	4607      	mov	r7, r0
 8019b80:	78e0      	ldrb	r0, [r4, #3]
 8019b82:	f001 f9c6 	bl	801af12 <_double_byte>
 8019b86:	f001 f9c4 	bl	801af12 <_double_byte>
 8019b8a:	78e1      	ldrb	r1, [r4, #3]
 8019b8c:	9a01      	ldr	r2, [sp, #4]
 8019b8e:	404e      	eors	r6, r1
 8019b90:	9b00      	ldr	r3, [sp, #0]
 8019b92:	4072      	eors	r2, r6
 8019b94:	4053      	eors	r3, r2
 8019b96:	ea8b 0b03 	eor.w	fp, fp, r3
 8019b9a:	ea8a 0a0b 	eor.w	sl, sl, fp
 8019b9e:	ea89 090a 	eor.w	r9, r9, sl
 8019ba2:	ea88 0809 	eor.w	r8, r8, r9
 8019ba6:	ea87 0708 	eor.w	r7, r7, r8
 8019baa:	4078      	eors	r0, r7
 8019bac:	7068      	strb	r0, [r5, #1]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8019bae:	7820      	ldrb	r0, [r4, #0]
 8019bb0:	f001 f9af 	bl	801af12 <_double_byte>
 8019bb4:	f001 f9ad 	bl	801af12 <_double_byte>
 8019bb8:	f001 f9ab 	bl	801af12 <_double_byte>
 8019bbc:	9001      	str	r0, [sp, #4]
 8019bbe:	7820      	ldrb	r0, [r4, #0]
 8019bc0:	f001 f9a7 	bl	801af12 <_double_byte>
 8019bc4:	f001 f9a5 	bl	801af12 <_double_byte>
 8019bc8:	9000      	str	r0, [sp, #0]
 8019bca:	7860      	ldrb	r0, [r4, #1]
 8019bcc:	7826      	ldrb	r6, [r4, #0]
 8019bce:	f001 f9a0 	bl	801af12 <_double_byte>
 8019bd2:	f001 f99e 	bl	801af12 <_double_byte>
 8019bd6:	f001 f99c 	bl	801af12 <_double_byte>
 8019bda:	7861      	ldrb	r1, [r4, #1]
 8019bdc:	4683      	mov	fp, r0
 8019bde:	78a0      	ldrb	r0, [r4, #2]
 8019be0:	404e      	eors	r6, r1
 8019be2:	f001 f996 	bl	801af12 <_double_byte>
 8019be6:	f001 f994 	bl	801af12 <_double_byte>
 8019bea:	f001 f992 	bl	801af12 <_double_byte>
 8019bee:	4682      	mov	sl, r0
 8019bf0:	78a0      	ldrb	r0, [r4, #2]
 8019bf2:	f001 f98e 	bl	801af12 <_double_byte>
 8019bf6:	f001 f98c 	bl	801af12 <_double_byte>
 8019bfa:	4681      	mov	r9, r0
 8019bfc:	78a0      	ldrb	r0, [r4, #2]
 8019bfe:	f001 f988 	bl	801af12 <_double_byte>
 8019c02:	4680      	mov	r8, r0
 8019c04:	78e0      	ldrb	r0, [r4, #3]
 8019c06:	f001 f984 	bl	801af12 <_double_byte>
 8019c0a:	f001 f982 	bl	801af12 <_double_byte>
 8019c0e:	f001 f980 	bl	801af12 <_double_byte>
 8019c12:	4607      	mov	r7, r0
 8019c14:	78e0      	ldrb	r0, [r4, #3]
 8019c16:	f001 f97c 	bl	801af12 <_double_byte>
 8019c1a:	78e1      	ldrb	r1, [r4, #3]
 8019c1c:	9a01      	ldr	r2, [sp, #4]
 8019c1e:	404e      	eors	r6, r1
 8019c20:	9b00      	ldr	r3, [sp, #0]
 8019c22:	4072      	eors	r2, r6
 8019c24:	4053      	eors	r3, r2
 8019c26:	ea8b 0b03 	eor.w	fp, fp, r3
 8019c2a:	ea8a 0a0b 	eor.w	sl, sl, fp
 8019c2e:	ea89 090a 	eor.w	r9, r9, sl
 8019c32:	ea88 0809 	eor.w	r8, r8, r9
 8019c36:	ea87 0708 	eor.w	r7, r7, r8
 8019c3a:	4078      	eors	r0, r7
 8019c3c:	70a8      	strb	r0, [r5, #2]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8019c3e:	7820      	ldrb	r0, [r4, #0]
 8019c40:	f001 f967 	bl	801af12 <_double_byte>
 8019c44:	f001 f965 	bl	801af12 <_double_byte>
 8019c48:	f001 f963 	bl	801af12 <_double_byte>
 8019c4c:	4681      	mov	r9, r0
 8019c4e:	7820      	ldrb	r0, [r4, #0]
 8019c50:	f001 f95f 	bl	801af12 <_double_byte>
 8019c54:	4680      	mov	r8, r0
 8019c56:	7860      	ldrb	r0, [r4, #1]
 8019c58:	f894 a000 	ldrb.w	sl, [r4]
 8019c5c:	f001 f959 	bl	801af12 <_double_byte>
 8019c60:	f001 f957 	bl	801af12 <_double_byte>
 8019c64:	f001 f955 	bl	801af12 <_double_byte>
 8019c68:	4607      	mov	r7, r0
 8019c6a:	7860      	ldrb	r0, [r4, #1]
 8019c6c:	f001 f951 	bl	801af12 <_double_byte>
 8019c70:	f001 f94f 	bl	801af12 <_double_byte>
 8019c74:	7863      	ldrb	r3, [r4, #1]
 8019c76:	4606      	mov	r6, r0
 8019c78:	78a0      	ldrb	r0, [r4, #2]
 8019c7a:	ea8a 0a03 	eor.w	sl, sl, r3
 8019c7e:	f001 f948 	bl	801af12 <_double_byte>
 8019c82:	f001 f946 	bl	801af12 <_double_byte>
 8019c86:	f001 f944 	bl	801af12 <_double_byte>
 8019c8a:	78a3      	ldrb	r3, [r4, #2]
 8019c8c:	ea8a 0a03 	eor.w	sl, sl, r3
 8019c90:	ea89 090a 	eor.w	r9, r9, sl
 8019c94:	ea88 0809 	eor.w	r8, r8, r9
 8019c98:	ea87 0708 	eor.w	r7, r7, r8
 8019c9c:	407e      	eors	r6, r7
 8019c9e:	ea80 0806 	eor.w	r8, r0, r6
 8019ca2:	78e0      	ldrb	r0, [r4, #3]
 8019ca4:	f001 f935 	bl	801af12 <_double_byte>
 8019ca8:	f001 f933 	bl	801af12 <_double_byte>
 8019cac:	f001 f931 	bl	801af12 <_double_byte>
 8019cb0:	4607      	mov	r7, r0
 8019cb2:	fa5f f888 	uxtb.w	r8, r8
 8019cb6:	78e0      	ldrb	r0, [r4, #3]
 8019cb8:	f001 f92b 	bl	801af12 <_double_byte>
 8019cbc:	f001 f929 	bl	801af12 <_double_byte>
 8019cc0:	ea87 0708 	eor.w	r7, r7, r8
 8019cc4:	4606      	mov	r6, r0
 8019cc6:	78e0      	ldrb	r0, [r4, #3]
 8019cc8:	f001 f923 	bl	801af12 <_double_byte>
 8019ccc:	407e      	eors	r6, r7
 8019cce:	4070      	eors	r0, r6
 8019cd0:	70e8      	strb	r0, [r5, #3]
}
 8019cd2:	b003      	add	sp, #12
 8019cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019cd8 <tc_aes128_set_decrypt_key>:
	return tc_aes128_set_encrypt_key(s, k);
 8019cd8:	f000 b858 	b.w	8019d8c <tc_aes128_set_encrypt_key>

08019cdc <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8019cdc:	b570      	push	{r4, r5, r6, lr}
 8019cde:	4614      	mov	r4, r2
 8019ce0:	b088      	sub	sp, #32
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8019ce2:	4605      	mov	r5, r0
 8019ce4:	2800      	cmp	r0, #0
 8019ce6:	d04a      	beq.n	8019d7e <tc_aes_decrypt+0xa2>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
 8019ce8:	2900      	cmp	r1, #0
 8019cea:	d04a      	beq.n	8019d82 <tc_aes_decrypt+0xa6>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
 8019cec:	2a00      	cmp	r2, #0
 8019cee:	d04a      	beq.n	8019d86 <tc_aes_decrypt+0xaa>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8019cf0:	2310      	movs	r3, #16
 8019cf2:	460a      	mov	r2, r1
 8019cf4:	4668      	mov	r0, sp
 8019cf6:	f104 0690 	add.w	r6, r4, #144	@ 0x90
 8019cfa:	4619      	mov	r1, r3
 8019cfc:	f001 f8fa 	bl	801aef4 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8019d00:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 8019d04:	4668      	mov	r0, sp
 8019d06:	f7ff fe33 	bl	8019970 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
		inv_shift_rows(state);
 8019d0a:	4668      	mov	r0, sp
 8019d0c:	f7ff fe82 	bl	8019a14 <inv_shift_rows>
		inv_sub_bytes(state);
 8019d10:	4668      	mov	r0, sp
 8019d12:	f7ff fe73 	bl	80199fc <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8019d16:	4631      	mov	r1, r6
 8019d18:	4668      	mov	r0, sp
	for (i = Nr - 1; i > 0; --i) {
 8019d1a:	3e10      	subs	r6, #16
		add_round_key(state, s->words + Nb*i);
 8019d1c:	f7ff fe28 	bl	8019970 <add_round_key>
	mult_row_column(t, s);
 8019d20:	4669      	mov	r1, sp
 8019d22:	a804      	add	r0, sp, #16
 8019d24:	f7ff feaf 	bl	8019a86 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8019d28:	a901      	add	r1, sp, #4
 8019d2a:	a805      	add	r0, sp, #20
 8019d2c:	f7ff feab 	bl	8019a86 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8019d30:	a902      	add	r1, sp, #8
 8019d32:	a806      	add	r0, sp, #24
 8019d34:	f7ff fea7 	bl	8019a86 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8019d38:	a903      	add	r1, sp, #12
 8019d3a:	a807      	add	r0, sp, #28
 8019d3c:	f7ff fea3 	bl	8019a86 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8019d40:	2310      	movs	r3, #16
 8019d42:	4668      	mov	r0, sp
 8019d44:	eb0d 0203 	add.w	r2, sp, r3
 8019d48:	4619      	mov	r1, r3
 8019d4a:	f001 f8d3 	bl	801aef4 <_copy>
	for (i = Nr - 1; i > 0; --i) {
 8019d4e:	42a6      	cmp	r6, r4
 8019d50:	d1db      	bne.n	8019d0a <tc_aes_decrypt+0x2e>
		inv_mix_columns(state);
	}

	inv_shift_rows(state);
 8019d52:	4668      	mov	r0, sp
 8019d54:	f7ff fe5e 	bl	8019a14 <inv_shift_rows>
	inv_sub_bytes(state);
 8019d58:	4668      	mov	r0, sp
 8019d5a:	f7ff fe4f 	bl	80199fc <inv_sub_bytes>
	add_round_key(state, s->words);
 8019d5e:	4631      	mov	r1, r6
 8019d60:	4668      	mov	r0, sp
 8019d62:	f7ff fe05 	bl	8019970 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8019d66:	2310      	movs	r3, #16
 8019d68:	466a      	mov	r2, sp
 8019d6a:	4628      	mov	r0, r5
 8019d6c:	4619      	mov	r1, r3
 8019d6e:	f001 f8c1 	bl	801aef4 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8019d72:	4668      	mov	r0, sp
 8019d74:	2210      	movs	r2, #16
 8019d76:	2100      	movs	r1, #0
 8019d78:	f001 f8c9 	bl	801af0e <_set>


	return TC_CRYPTO_SUCCESS;
 8019d7c:	2001      	movs	r0, #1
}
 8019d7e:	b008      	add	sp, #32
 8019d80:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
 8019d82:	4608      	mov	r0, r1
 8019d84:	e7fb      	b.n	8019d7e <tc_aes_decrypt+0xa2>
 8019d86:	4610      	mov	r0, r2
 8019d88:	e7f9      	b.n	8019d7e <tc_aes_decrypt+0xa2>
	...

08019d8c <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8019d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	const unsigned int rconst[11] = {
 8019d8e:	4e28      	ldr	r6, [pc, #160]	@ (8019e30 <tc_aes128_set_encrypt_key+0xa4>)
{
 8019d90:	b08d      	sub	sp, #52	@ 0x34
 8019d92:	4607      	mov	r7, r0
 8019d94:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
 8019d96:	ad01      	add	r5, sp, #4
 8019d98:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8019d9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019d9c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8019d9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019da0:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8019da4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 8019da8:	4638      	mov	r0, r7
 8019daa:	2f00      	cmp	r7, #0
 8019dac:	d03b      	beq.n	8019e26 <tc_aes128_set_encrypt_key+0x9a>
		return TC_CRYPTO_FAIL;
	} else if (k == (const uint8_t *) 0) {
 8019dae:	2c00      	cmp	r4, #0
 8019db0:	d03b      	beq.n	8019e2a <tc_aes128_set_encrypt_key+0x9e>
 8019db2:	1f38      	subs	r0, r7, #4
 8019db4:	4621      	mov	r1, r4
 8019db6:	3410      	adds	r4, #16
 8019db8:	4602      	mov	r2, r0
		return TC_CRYPTO_FAIL;
	}

	for (i = 0; i < Nk; ++i) {
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8019dba:	784b      	ldrb	r3, [r1, #1]
	for (i = 0; i < Nk; ++i) {
 8019dbc:	3104      	adds	r1, #4
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8019dbe:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 8019dc2:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8019dc4:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8019dc8:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019dcc:	432b      	orrs	r3, r5
 8019dce:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
 8019dd2:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8019dd4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8019dd8:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
 8019ddc:	d1ed      	bne.n	8019dba <tc_aes128_set_encrypt_key+0x2e>
 8019dde:	2104      	movs	r1, #4
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
		t = s->words[i-1];
		if ((i % Nk) == 0) {
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8019de0:	4c14      	ldr	r4, [pc, #80]	@ (8019e34 <tc_aes128_set_encrypt_key+0xa8>)
		if ((i % Nk) == 0) {
 8019de2:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
 8019de4:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
 8019de6:	d116      	bne.n	8019e16 <tc_aes128_set_encrypt_key+0x8a>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8019de8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8019dec:	5ca5      	ldrb	r5, [r4, r2]
 8019dee:	0e1a      	lsrs	r2, r3, #24
 8019df0:	5ca2      	ldrb	r2, [r4, r2]
 8019df2:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8019df6:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8019dfa:	b2db      	uxtb	r3, r3
 8019dfc:	5d65      	ldrb	r5, [r4, r5]
 8019dfe:	5ce3      	ldrb	r3, [r4, r3]
 8019e00:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8019e04:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8019e08:	f021 0303 	bic.w	r3, r1, #3
 8019e0c:	3330      	adds	r3, #48	@ 0x30
 8019e0e:	446b      	add	r3, sp
 8019e10:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8019e14:	4053      	eors	r3, r2
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8019e16:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
 8019e1a:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
 8019e1c:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
 8019e1e:	292c      	cmp	r1, #44	@ 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
 8019e20:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8019e22:	d1de      	bne.n	8019de2 <tc_aes128_set_encrypt_key+0x56>
	}

	return TC_CRYPTO_SUCCESS;
 8019e24:	2001      	movs	r0, #1
}
 8019e26:	b00d      	add	sp, #52	@ 0x34
 8019e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 8019e2a:	4620      	mov	r0, r4
 8019e2c:	e7fb      	b.n	8019e26 <tc_aes128_set_encrypt_key+0x9a>
 8019e2e:	bf00      	nop
 8019e30:	0801beb8 	.word	0x0801beb8
 8019e34:	0801c44c 	.word	0x0801c44c

08019e38 <tc_cbc_mode_decrypt>:
}

int tc_cbc_mode_decrypt(uint8_t *out, unsigned int outlen, const uint8_t *in,
			    unsigned int inlen, const uint8_t *iv,
			    const TCAesKeySched_t sched)
{
 8019e38:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 8019e3c:	b085      	sub	sp, #20
 8019e3e:	460d      	mov	r5, r1
 8019e40:	4616      	mov	r6, r2
	uint8_t buffer[TC_AES_BLOCK_SIZE];
	const uint8_t *p;
	unsigned int n, m;

	/* sanity check the inputs */
	if (out == (uint8_t *) 0 ||
 8019e42:	4680      	mov	r8, r0
{
 8019e44:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
	if (out == (uint8_t *) 0 ||
 8019e46:	b350      	cbz	r0, 8019e9e <tc_cbc_mode_decrypt+0x66>
 8019e48:	b34a      	cbz	r2, 8019e9e <tc_cbc_mode_decrypt+0x66>
	    in == (const uint8_t *) 0 ||
 8019e4a:	b344      	cbz	r4, 8019e9e <tc_cbc_mode_decrypt+0x66>
	    sched == (TCAesKeySched_t) 0 ||
 8019e4c:	b33b      	cbz	r3, 8019e9e <tc_cbc_mode_decrypt+0x66>
	    inlen == 0 ||
 8019e4e:	b331      	cbz	r1, 8019e9e <tc_cbc_mode_decrypt+0x66>
 8019e50:	ea43 0001 	orr.w	r0, r3, r1
	    outlen == 0 ||
	    (inlen % TC_AES_BLOCK_SIZE) != 0 ||
 8019e54:	f010 000f 	ands.w	r0, r0, #15
 8019e58:	d121      	bne.n	8019e9e <tc_cbc_mode_decrypt+0x66>
	    (outlen % TC_AES_BLOCK_SIZE) != 0 ||
 8019e5a:	428b      	cmp	r3, r1
 8019e5c:	d11a      	bne.n	8019e94 <tc_cbc_mode_decrypt+0x5c>
	 * Note that in == iv + ciphertext, i.e. the iv and the ciphertext are
	 * contiguous. This allows for a very efficient decryption algorithm
	 * that would not otherwise be possible.
	 */
	p = iv;
	for (n = m = 0; n < outlen; ++n) {
 8019e5e:	4607      	mov	r7, r0
		if ((n % TC_AES_BLOCK_SIZE) == 0) {
 8019e60:	f017 0a0f 	ands.w	sl, r7, #15
 8019e64:	d106      	bne.n	8019e74 <tc_cbc_mode_decrypt+0x3c>
			(void)tc_aes_decrypt(buffer, in, sched);
 8019e66:	4631      	mov	r1, r6
 8019e68:	4622      	mov	r2, r4
 8019e6a:	4668      	mov	r0, sp
			in += TC_AES_BLOCK_SIZE;
 8019e6c:	3610      	adds	r6, #16
			(void)tc_aes_decrypt(buffer, in, sched);
 8019e6e:	f7ff ff35 	bl	8019cdc <tc_aes_decrypt>
			m = 0;
 8019e72:	4650      	mov	r0, sl
		}
		*out++ = buffer[m++] ^ *p++;
 8019e74:	f100 0310 	add.w	r3, r0, #16
 8019e78:	1c41      	adds	r1, r0, #1
 8019e7a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019e7c:	eb0d 0003 	add.w	r0, sp, r3
 8019e80:	5dd2      	ldrb	r2, [r2, r7]
 8019e82:	f810 3c10 	ldrb.w	r3, [r0, #-16]
 8019e86:	4053      	eors	r3, r2
 8019e88:	f808 3007 	strb.w	r3, [r8, r7]
	for (n = m = 0; n < outlen; ++n) {
 8019e8c:	3701      	adds	r7, #1
 8019e8e:	42bd      	cmp	r5, r7
 8019e90:	d103      	bne.n	8019e9a <tc_cbc_mode_decrypt+0x62>
	}

	return TC_CRYPTO_SUCCESS;
 8019e92:	2001      	movs	r0, #1
}
 8019e94:	b005      	add	sp, #20
 8019e96:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
 8019e9a:	4608      	mov	r0, r1
 8019e9c:	e7e0      	b.n	8019e60 <tc_cbc_mode_decrypt+0x28>
		return TC_CRYPTO_FAIL;
 8019e9e:	2000      	movs	r0, #0
 8019ea0:	e7f8      	b.n	8019e94 <tc_cbc_mode_decrypt+0x5c>

08019ea2 <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 8019ea2:	b5f0      	push	{r4, r5, r6, r7, lr}
	uECC_word_t carry = 0;
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8019ea4:	2400      	movs	r4, #0
{
 8019ea6:	4606      	mov	r6, r0
	uECC_word_t carry = 0;
 8019ea8:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 8019eaa:	b265      	sxtb	r5, r4
 8019eac:	42ab      	cmp	r3, r5
 8019eae:	dc00      	bgt.n	8019eb2 <uECC_vli_add+0x10>
		uECC_word_t val = (sum < left[i]);
		carry = cond_set(val, carry, (sum != left[i]));
		result[i] = sum;
	}
	return carry;
}
 8019eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t sum = left[i] + right[i] + carry;
 8019eb2:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 8019eb6:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8019eba:	443d      	add	r5, r7
 8019ebc:	4405      	add	r5, r0
	return (p_true*(cond)) | (p_false*(!cond));
 8019ebe:	42af      	cmp	r7, r5
		result[i] = sum;
 8019ec0:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 8019ec4:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 8019ec8:	bf18      	it	ne
 8019eca:	2000      	movne	r0, #0
 8019ecc:	bf88      	it	hi
 8019ece:	f040 0001 	orrhi.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 8019ed2:	e7ea      	b.n	8019eaa <uECC_vli_add+0x8>

08019ed4 <uECC_vli_rshift1>:
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
	uECC_word_t *end = vli;
	uECC_word_t carry = 0;

	vli += num_words;
 8019ed4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	uECC_word_t carry = 0;
 8019ed8:	2300      	movs	r3, #0
	while (vli-- > end) {
 8019eda:	4288      	cmp	r0, r1
 8019edc:	d300      	bcc.n	8019ee0 <uECC_vli_rshift1+0xc>
		uECC_word_t temp = *vli;
		*vli = (temp >> 1) | carry;
		carry = temp << (uECC_WORD_BITS - 1);
	}
}
 8019ede:	4770      	bx	lr
		uECC_word_t temp = *vli;
 8019ee0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
		*vli = (temp >> 1) | carry;
 8019ee4:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 8019ee8:	600b      	str	r3, [r1, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8019eea:	07d3      	lsls	r3, r2, #31
 8019eec:	e7f5      	b.n	8019eda <uECC_vli_rshift1+0x6>

08019eee <vli_modInv_update>:
			      wordcount_t num_words)
{

	uECC_word_t carry = 0;

	if (!EVEN(uv)) {
 8019eee:	6803      	ldr	r3, [r0, #0]
{
 8019ef0:	b570      	push	{r4, r5, r6, lr}
	if (!EVEN(uv)) {
 8019ef2:	f013 0601 	ands.w	r6, r3, #1
{
 8019ef6:	4605      	mov	r5, r0
 8019ef8:	4614      	mov	r4, r2
	if (!EVEN(uv)) {
 8019efa:	d005      	beq.n	8019f08 <vli_modInv_update+0x1a>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8019efc:	4613      	mov	r3, r2
 8019efe:	460a      	mov	r2, r1
 8019f00:	4601      	mov	r1, r0
 8019f02:	f7ff ffce 	bl	8019ea2 <uECC_vli_add>
 8019f06:	4606      	mov	r6, r0
	}
	uECC_vli_rshift1(uv, num_words);
 8019f08:	4621      	mov	r1, r4
 8019f0a:	4628      	mov	r0, r5
 8019f0c:	f7ff ffe2 	bl	8019ed4 <uECC_vli_rshift1>
	if (carry) {
 8019f10:	b146      	cbz	r6, 8019f24 <vli_modInv_update+0x36>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8019f12:	f104 4280 	add.w	r2, r4, #1073741824	@ 0x40000000
 8019f16:	3a01      	subs	r2, #1
 8019f18:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 8019f1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8019f20:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	}
}
 8019f24:	bd70      	pop	{r4, r5, r6, pc}

08019f26 <uECC_vli_mult>:
	for (k = 0; k < num_words; ++k) {
 8019f26:	f04f 0c00 	mov.w	ip, #0
{
 8019f2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uECC_word_t r1 = 0;
 8019f2e:	4665      	mov	r5, ip
	uECC_word_t r0 = 0;
 8019f30:	4664      	mov	r4, ip
{
 8019f32:	9200      	str	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 8019f34:	fa4f f98c 	sxtb.w	r9, ip
 8019f38:	454b      	cmp	r3, r9
 8019f3a:	dc16      	bgt.n	8019f6a <uECC_vli_mult+0x44>
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8019f3c:	f04f 36ff 	mov.w	r6, #4294967295
 8019f40:	f04f 0800 	mov.w	r8, #0
 8019f44:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 8019f48:	9601      	str	r6, [sp, #4]
 8019f4a:	fa53 fe88 	uxtab	lr, r3, r8
 8019f4e:	9a01      	ldr	r2, [sp, #4]
 8019f50:	fa5f f688 	uxtb.w	r6, r8
 8019f54:	fa4f fe8e 	sxtb.w	lr, lr
 8019f58:	4596      	cmp	lr, r2
 8019f5a:	db29      	blt.n	8019fb0 <uECC_vli_mult+0x8a>
	result[num_words * 2 - 1] = r0;
 8019f5c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8019f60:	f840 4c04 	str.w	r4, [r0, #-4]
}
 8019f64:	b003      	add	sp, #12
 8019f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f6a:	9a00      	ldr	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 8019f6c:	f04f 0e00 	mov.w	lr, #0
 8019f70:	eb02 0a8c 	add.w	sl, r2, ip, lsl #2
 8019f74:	46f0      	mov	r8, lr
	uECC_dword_t p = (uECC_dword_t)a * b;
 8019f76:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
		for (i = 0; i <= k; ++i) {
 8019f7a:	f10e 0e01 	add.w	lr, lr, #1
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8019f7e:	f85a 6904 	ldr.w	r6, [sl], #-4
	r01 += p;
 8019f82:	f04f 0b00 	mov.w	fp, #0
	uECC_dword_t p = (uECC_dword_t)a * b;
 8019f86:	fba6 6707 	umull	r6, r7, r6, r7
 8019f8a:	1936      	adds	r6, r6, r4
 8019f8c:	416f      	adcs	r7, r5
	*r0 = (uECC_word_t)r01;
 8019f8e:	4634      	mov	r4, r6
		for (i = 0; i <= k; ++i) {
 8019f90:	fa4f f68e 	sxtb.w	r6, lr
 8019f94:	bf28      	it	cs
 8019f96:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 8019f9a:	463d      	mov	r5, r7
		for (i = 0; i <= k; ++i) {
 8019f9c:	454e      	cmp	r6, r9
	*r2 += (r01 < p);
 8019f9e:	44d8      	add	r8, fp
		for (i = 0; i <= k; ++i) {
 8019fa0:	dde9      	ble.n	8019f76 <uECC_vli_mult+0x50>
		result[k] = r0;
 8019fa2:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
		r1 = r2;
 8019fa6:	4645      	mov	r5, r8
 8019fa8:	f10c 0c01 	add.w	ip, ip, #1
		r0 = r1;
 8019fac:	463c      	mov	r4, r7
 8019fae:	e7c1      	b.n	8019f34 <uECC_vli_mult+0xe>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8019fb0:	3601      	adds	r6, #1
 8019fb2:	9a00      	ldr	r2, [sp, #0]
 8019fb4:	46a9      	mov	r9, r5
 8019fb6:	2500      	movs	r5, #0
 8019fb8:	b276      	sxtb	r6, r6
 8019fba:	eb02 0a8e 	add.w	sl, r2, lr, lsl #2
 8019fbe:	b277      	sxtb	r7, r6
 8019fc0:	42bb      	cmp	r3, r7
 8019fc2:	dc05      	bgt.n	8019fd0 <uECC_vli_mult+0xaa>
		result[k] = r0;
 8019fc4:	f840 402e 	str.w	r4, [r0, lr, lsl #2]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8019fc8:	f108 0801 	add.w	r8, r8, #1
		r0 = r1;
 8019fcc:	464c      	mov	r4, r9
 8019fce:	e7bc      	b.n	8019f4a <uECC_vli_mult+0x24>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8019fd0:	f06f 0203 	mvn.w	r2, #3
 8019fd4:	f04f 0b00 	mov.w	fp, #0
 8019fd8:	fb02 f706 	mul.w	r7, r2, r6
	uECC_dword_t p = (uECC_dword_t)a * b;
 8019fdc:	f851 2026 	ldr.w	r2, [r1, r6, lsl #2]
 8019fe0:	3601      	adds	r6, #1
 8019fe2:	f85a 7007 	ldr.w	r7, [sl, r7]
 8019fe6:	fba7 7c02 	umull	r7, ip, r7, r2
 8019fea:	193f      	adds	r7, r7, r4
 8019fec:	eb5c 0c09 	adcs.w	ip, ip, r9
	*r0 = (uECC_word_t)r01;
 8019ff0:	463c      	mov	r4, r7
 8019ff2:	bf28      	it	cs
 8019ff4:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 8019ff8:	46e1      	mov	r9, ip
	*r2 += (r01 < p);
 8019ffa:	445d      	add	r5, fp
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8019ffc:	e7df      	b.n	8019fbe <uECC_vli_mult+0x98>

08019ffe <uECC_vli_clear>:
	for (i = 0; i < num_words; ++i) {
 8019ffe:	2300      	movs	r3, #0
{
 801a000:	b510      	push	{r4, lr}
		 vli[i] = 0;
 801a002:	461c      	mov	r4, r3
	for (i = 0; i < num_words; ++i) {
 801a004:	b25a      	sxtb	r2, r3
 801a006:	4291      	cmp	r1, r2
 801a008:	dc00      	bgt.n	801a00c <uECC_vli_clear+0xe>
}
 801a00a:	bd10      	pop	{r4, pc}
		 vli[i] = 0;
 801a00c:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 801a010:	3301      	adds	r3, #1
 801a012:	e7f7      	b.n	801a004 <uECC_vli_clear+0x6>

0801a014 <uECC_vli_isZero>:
	for (i = 0; i < num_words; ++i) {
 801a014:	2300      	movs	r3, #0
	uECC_word_t bits = 0;
 801a016:	461a      	mov	r2, r3
{
 801a018:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 801a01a:	b25c      	sxtb	r4, r3
 801a01c:	42a1      	cmp	r1, r4
 801a01e:	dc03      	bgt.n	801a028 <uECC_vli_isZero+0x14>
}
 801a020:	fab2 f082 	clz	r0, r2
 801a024:	0940      	lsrs	r0, r0, #5
 801a026:	bd10      	pop	{r4, pc}
		bits |= vli[i];
 801a028:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 801a02c:	3301      	adds	r3, #1
 801a02e:	4322      	orrs	r2, r4
	for (i = 0; i < num_words; ++i) {
 801a030:	e7f3      	b.n	801a01a <uECC_vli_isZero+0x6>

0801a032 <uECC_vli_testBit>:
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 801a032:	114a      	asrs	r2, r1, #5
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 801a034:	2301      	movs	r3, #1
 801a036:	f001 011f 	and.w	r1, r1, #31
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 801a03a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 801a03e:	408b      	lsls	r3, r1
}
 801a040:	4018      	ands	r0, r3
 801a042:	4770      	bx	lr

0801a044 <uECC_vli_numBits>:
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 801a044:	1e4b      	subs	r3, r1, #1
{
 801a046:	b510      	push	{r4, lr}
 801a048:	b25b      	sxtb	r3, r3
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 801a04a:	1d04      	adds	r4, r0, #4
 801a04c:	061a      	lsls	r2, r3, #24
 801a04e:	d403      	bmi.n	801a058 <uECC_vli_numBits+0x14>
 801a050:	1e5a      	subs	r2, r3, #1
 801a052:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
 801a056:	b161      	cbz	r1, 801a072 <uECC_vli_numBits+0x2e>
	return (i + 1);
 801a058:	3301      	adds	r3, #1
 801a05a:	b25b      	sxtb	r3, r3
	if (num_digits == 0) {
 801a05c:	b15b      	cbz	r3, 801a076 <uECC_vli_numBits+0x32>
	digit = vli[num_digits - 1];
 801a05e:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 801a062:	3a01      	subs	r2, #1
 801a064:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 801a068:	fab2 f282 	clz	r2, r2
	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 801a06c:	ebc2 1043 	rsb	r0, r2, r3, lsl #5
}
 801a070:	bd10      	pop	{r4, pc}
 801a072:	4613      	mov	r3, r2
 801a074:	e7ea      	b.n	801a04c <uECC_vli_numBits+0x8>
		return 0;
 801a076:	4618      	mov	r0, r3
 801a078:	e7fa      	b.n	801a070 <uECC_vli_numBits+0x2c>

0801a07a <uECC_vli_set>:
	for (i = 0; i < num_words; ++i) {
 801a07a:	2300      	movs	r3, #0
{
 801a07c:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 801a07e:	b25c      	sxtb	r4, r3
 801a080:	42a2      	cmp	r2, r4
 801a082:	dc00      	bgt.n	801a086 <uECC_vli_set+0xc>
}
 801a084:	bd10      	pop	{r4, pc}
		dest[i] = src[i];
 801a086:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 801a08a:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 801a08e:	3301      	adds	r3, #1
 801a090:	e7f5      	b.n	801a07e <uECC_vli_set+0x4>

0801a092 <uECC_vli_cmp_unsafe>:
	for (i = num_words - 1; i >= 0; --i) {
 801a092:	3a01      	subs	r2, #1
 801a094:	b252      	sxtb	r2, r2
{
 801a096:	b510      	push	{r4, lr}
	for (i = num_words - 1; i >= 0; --i) {
 801a098:	0613      	lsls	r3, r2, #24
 801a09a:	d501      	bpl.n	801a0a0 <uECC_vli_cmp_unsafe+0xe>
	return 0;
 801a09c:	2000      	movs	r0, #0
}
 801a09e:	bd10      	pop	{r4, pc}
		if (left[i] > right[i]) {
 801a0a0:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 801a0a4:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 801a0a8:	429c      	cmp	r4, r3
 801a0aa:	d805      	bhi.n	801a0b8 <uECC_vli_cmp_unsafe+0x26>
		} else if (left[i] < right[i]) {
 801a0ac:	f102 32ff 	add.w	r2, r2, #4294967295
 801a0b0:	d2f2      	bcs.n	801a098 <uECC_vli_cmp_unsafe+0x6>
			return -1;
 801a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 801a0b6:	e7f2      	b.n	801a09e <uECC_vli_cmp_unsafe+0xc>
			return 1;
 801a0b8:	2001      	movs	r0, #1
 801a0ba:	e7f0      	b.n	801a09e <uECC_vli_cmp_unsafe+0xc>

0801a0bc <uECC_vli_equal>:
	for (i = num_words - 1; i >= 0; --i) {
 801a0bc:	3a01      	subs	r2, #1
	uECC_word_t diff = 0;
 801a0be:	2300      	movs	r3, #0
 801a0c0:	b252      	sxtb	r2, r2
{
 801a0c2:	b530      	push	{r4, r5, lr}
	for (i = num_words - 1; i >= 0; --i) {
 801a0c4:	0614      	lsls	r4, r2, #24
 801a0c6:	d503      	bpl.n	801a0d0 <uECC_vli_equal+0x14>
}
 801a0c8:	1e18      	subs	r0, r3, #0
 801a0ca:	bf18      	it	ne
 801a0cc:	2001      	movne	r0, #1
 801a0ce:	bd30      	pop	{r4, r5, pc}
		diff |= (left[i] ^ right[i]);
 801a0d0:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 801a0d4:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
 801a0d8:	3a01      	subs	r2, #1
 801a0da:	406c      	eors	r4, r5
 801a0dc:	4323      	orrs	r3, r4
	for (i = num_words - 1; i >= 0; --i) {
 801a0de:	e7f1      	b.n	801a0c4 <uECC_vli_equal+0x8>

0801a0e0 <uECC_vli_sub>:
{
 801a0e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (i = 0; i < num_words; ++i) {
 801a0e2:	2400      	movs	r4, #0
{
 801a0e4:	4606      	mov	r6, r0
 801a0e6:	469c      	mov	ip, r3
	uECC_word_t borrow = 0;
 801a0e8:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 801a0ea:	b265      	sxtb	r5, r4
 801a0ec:	4565      	cmp	r5, ip
 801a0ee:	db00      	blt.n	801a0f2 <uECC_vli_sub+0x12>
}
 801a0f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t diff = left[i] - right[i] - borrow;
 801a0f2:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 801a0f6:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 801a0fa:	1a3d      	subs	r5, r7, r0
 801a0fc:	1aed      	subs	r5, r5, r3
	return (p_true*(cond)) | (p_false*(!cond));
 801a0fe:	42af      	cmp	r7, r5
		result[i] = diff;
 801a100:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 801a104:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 801a108:	bf18      	it	ne
 801a10a:	2000      	movne	r0, #0
 801a10c:	bf38      	it	cc
 801a10e:	f040 0001 	orrcc.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 801a112:	e7ea      	b.n	801a0ea <uECC_vli_sub+0xa>

0801a114 <vli_mmod_fast_secp256r1>:
{
	return &curve_secp256r1;
}

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 801a114:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 801a116:	2208      	movs	r2, #8
{
 801a118:	b089      	sub	sp, #36	@ 0x24
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 801a11a:	f7ff ffae 	bl	801a07a <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
	tmp[3] = product[11];
 801a11e:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
{
 801a120:	4606      	mov	r6, r0
	tmp[0] = tmp[1] = tmp[2] = 0;
 801a122:	2700      	movs	r7, #0
	tmp[3] = product[11];
 801a124:	9303      	str	r3, [sp, #12]
{
 801a126:	460c      	mov	r4, r1
	tmp[4] = product[12];
 801a128:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
	tmp[0] = tmp[1] = tmp[2] = 0;
 801a12a:	9700      	str	r7, [sp, #0]
	tmp[4] = product[12];
 801a12c:	9304      	str	r3, [sp, #16]
	tmp[5] = product[13];
 801a12e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 801a130:	9305      	str	r3, [sp, #20]
	tmp[6] = product[14];
 801a132:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 801a134:	9306      	str	r3, [sp, #24]
	tmp[7] = product[15];
 801a136:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 801a138:	9307      	str	r3, [sp, #28]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 801a13a:	4613      	mov	r3, r2
 801a13c:	466a      	mov	r2, sp
 801a13e:	4611      	mov	r1, r2
 801a140:	4610      	mov	r0, r2
	tmp[0] = tmp[1] = tmp[2] = 0;
 801a142:	e9cd 7701 	strd	r7, r7, [sp, #4]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 801a146:	f7ff feac 	bl	8019ea2 <uECC_vli_add>
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a14a:	4631      	mov	r1, r6
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 801a14c:	4605      	mov	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a14e:	4630      	mov	r0, r6
 801a150:	f7ff fea7 	bl	8019ea2 <uECC_vli_add>

	/* s2 */
	tmp[3] = product[12];
 801a154:	6b21      	ldr	r1, [r4, #48]	@ 0x30
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a156:	4405      	add	r5, r0
	tmp[4] = product[13];
	tmp[5] = product[14];
	tmp[6] = product[15];
	tmp[7] = 0;
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 801a158:	4610      	mov	r0, r2
	tmp[3] = product[12];
 801a15a:	9103      	str	r1, [sp, #12]
	tmp[4] = product[13];
 801a15c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a15e:	9104      	str	r1, [sp, #16]
	tmp[5] = product[14];
 801a160:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801a162:	9105      	str	r1, [sp, #20]
	tmp[6] = product[15];
 801a164:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
	tmp[7] = 0;
 801a166:	e9cd 1706 	strd	r1, r7, [sp, #24]
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 801a16a:	4611      	mov	r1, r2
 801a16c:	f7ff fe99 	bl	8019ea2 <uECC_vli_add>
 801a170:	4405      	add	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a172:	4631      	mov	r1, r6
 801a174:	4630      	mov	r0, r6
 801a176:	f7ff fe94 	bl	8019ea2 <uECC_vli_add>
 801a17a:	4405      	add	r5, r0

	/* s3 */
	tmp[0] = product[8];
 801a17c:	6a20      	ldr	r0, [r4, #32]
	tmp[1] = product[9];
	tmp[2] = product[10];
	tmp[3] = tmp[4] = tmp[5] = 0;
 801a17e:	9703      	str	r7, [sp, #12]
	tmp[0] = product[8];
 801a180:	9000      	str	r0, [sp, #0]
	tmp[1] = product[9];
 801a182:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 801a184:	9001      	str	r0, [sp, #4]
	tmp[2] = product[10];
 801a186:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801a188:	9002      	str	r0, [sp, #8]
	tmp[6] = product[14];
 801a18a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 801a18c:	9006      	str	r0, [sp, #24]
	tmp[7] = product[15];
 801a18e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 801a190:	9007      	str	r0, [sp, #28]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a192:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 801a194:	e9cd 7704 	strd	r7, r7, [sp, #16]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a198:	f7ff fe83 	bl	8019ea2 <uECC_vli_add>
 801a19c:	4405      	add	r5, r0

	/* s4 */
	tmp[0] = product[9];
 801a19e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
	tmp[1] = product[10];
	tmp[2] = product[11];
	tmp[3] = product[13];
 801a1a0:	f8d4 c034 	ldr.w	ip, [r4, #52]	@ 0x34
	tmp[0] = product[9];
 801a1a4:	9000      	str	r0, [sp, #0]
	tmp[1] = product[10];
 801a1a6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
	tmp[3] = product[13];
 801a1a8:	f8cd c00c 	str.w	ip, [sp, #12]
	tmp[1] = product[10];
 801a1ac:	9001      	str	r0, [sp, #4]
	tmp[2] = product[11];
 801a1ae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801a1b0:	9002      	str	r0, [sp, #8]
	tmp[4] = product[14];
 801a1b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 801a1b4:	9004      	str	r0, [sp, #16]
	tmp[5] = product[15];
 801a1b6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
	tmp[6] = product[13];
 801a1b8:	e9cd 0c05 	strd	r0, ip, [sp, #20]
	tmp[7] = product[8];
 801a1bc:	6a20      	ldr	r0, [r4, #32]
 801a1be:	9007      	str	r0, [sp, #28]
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 801a1c0:	4630      	mov	r0, r6
 801a1c2:	f7ff fe6e 	bl	8019ea2 <uECC_vli_add>
 801a1c6:	4405      	add	r5, r0

	/* d1 */
	tmp[0] = product[11];
 801a1c8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	tmp[1] = product[12];
	tmp[2] = product[13];
	tmp[3] = tmp[4] = tmp[5] = 0;
 801a1ca:	9703      	str	r7, [sp, #12]
	tmp[0] = product[11];
 801a1cc:	9000      	str	r0, [sp, #0]
	tmp[1] = product[12];
 801a1ce:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801a1d0:	9001      	str	r0, [sp, #4]
	tmp[2] = product[13];
 801a1d2:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 801a1d4:	9002      	str	r0, [sp, #8]
	tmp[6] = product[8];
 801a1d6:	6a20      	ldr	r0, [r4, #32]
 801a1d8:	9006      	str	r0, [sp, #24]
	tmp[7] = product[10];
 801a1da:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801a1dc:	9007      	str	r0, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a1de:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 801a1e0:	e9cd 7704 	strd	r7, r7, [sp, #16]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a1e4:	f7ff ff7c 	bl	801a0e0 <uECC_vli_sub>

	/* d2 */
	tmp[0] = product[12];
 801a1e8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a1ea:	1a2d      	subs	r5, r5, r0
	tmp[2] = product[14];
	tmp[3] = product[15];
	tmp[4] = tmp[5] = 0;
	tmp[6] = product[9];
	tmp[7] = product[11];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a1ec:	4630      	mov	r0, r6
	tmp[0] = product[12];
 801a1ee:	9300      	str	r3, [sp, #0]
	tmp[1] = product[13];
 801a1f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a1f2:	9301      	str	r3, [sp, #4]
	tmp[2] = product[14];
 801a1f4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801a1f6:	9302      	str	r3, [sp, #8]
	tmp[3] = product[15];
 801a1f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801a1fa:	9303      	str	r3, [sp, #12]
	tmp[6] = product[9];
 801a1fc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801a1fe:	9306      	str	r3, [sp, #24]
	tmp[7] = product[11];
 801a200:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 801a202:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a204:	2308      	movs	r3, #8
 801a206:	f7ff ff6b 	bl	801a0e0 <uECC_vli_sub>

	/* d3 */
	tmp[0] = product[13];
 801a20a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a20c:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[8];
	tmp[4] = product[9];
	tmp[5] = product[10];
	tmp[6] = 0;
	tmp[7] = product[12];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a20e:	4630      	mov	r0, r6
	tmp[0] = product[13];
 801a210:	9300      	str	r3, [sp, #0]
	tmp[1] = product[14];
 801a212:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801a214:	9301      	str	r3, [sp, #4]
	tmp[2] = product[15];
 801a216:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801a218:	9302      	str	r3, [sp, #8]
	tmp[3] = product[8];
 801a21a:	6a23      	ldr	r3, [r4, #32]
 801a21c:	9303      	str	r3, [sp, #12]
	tmp[4] = product[9];
 801a21e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801a220:	9304      	str	r3, [sp, #16]
	tmp[5] = product[10];
 801a222:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
	tmp[6] = 0;
 801a224:	e9cd 3705 	strd	r3, r7, [sp, #20]
	tmp[7] = product[12];
 801a228:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801a22a:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a22c:	2308      	movs	r3, #8
 801a22e:	f7ff ff57 	bl	801a0e0 <uECC_vli_sub>

	/* d4 */
	tmp[0] = product[14];
 801a232:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a234:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[9];
	tmp[4] = product[10];
	tmp[5] = product[11];
	tmp[6] = 0;
	tmp[7] = product[13];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a236:	4630      	mov	r0, r6
	tmp[0] = product[14];
 801a238:	9300      	str	r3, [sp, #0]
	tmp[1] = product[15];
 801a23a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	tmp[2] = 0;
 801a23c:	e9cd 3701 	strd	r3, r7, [sp, #4]
	tmp[3] = product[9];
 801a240:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801a242:	9303      	str	r3, [sp, #12]
	tmp[4] = product[10];
 801a244:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 801a246:	9304      	str	r3, [sp, #16]
	tmp[5] = product[11];
 801a248:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 801a24a:	9305      	str	r3, [sp, #20]
	tmp[7] = product[13];
 801a24c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a24e:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 801a250:	2308      	movs	r3, #8
 801a252:	f7ff ff45 	bl	801a0e0 <uECC_vli_sub>

	if (carry < 0) {
 801a256:	1a2d      	subs	r5, r5, r0
 801a258:	d410      	bmi.n	801a27c <vli_mmod_fast_secp256r1+0x168>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
		while (carry < 0);
	} else  {
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 801a25a:	4c0d      	ldr	r4, [pc, #52]	@ (801a290 <vli_mmod_fast_secp256r1+0x17c>)
		while (carry || 
 801a25c:	b935      	cbnz	r5, 801a26c <vli_mmod_fast_secp256r1+0x158>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 801a25e:	2208      	movs	r2, #8
 801a260:	4631      	mov	r1, r6
 801a262:	4620      	mov	r0, r4
 801a264:	f7ff ff15 	bl	801a092 <uECC_vli_cmp_unsafe>
		while (carry || 
 801a268:	2801      	cmp	r0, #1
 801a26a:	d00f      	beq.n	801a28c <vli_mmod_fast_secp256r1+0x178>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 801a26c:	2308      	movs	r3, #8
 801a26e:	4622      	mov	r2, r4
 801a270:	4631      	mov	r1, r6
 801a272:	4630      	mov	r0, r6
 801a274:	f7ff ff34 	bl	801a0e0 <uECC_vli_sub>
 801a278:	1a2d      	subs	r5, r5, r0
 801a27a:	e7ef      	b.n	801a25c <vli_mmod_fast_secp256r1+0x148>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 801a27c:	4a04      	ldr	r2, [pc, #16]	@ (801a290 <vli_mmod_fast_secp256r1+0x17c>)
 801a27e:	2308      	movs	r3, #8
 801a280:	4631      	mov	r1, r6
 801a282:	4630      	mov	r0, r6
 801a284:	f7ff fe0d 	bl	8019ea2 <uECC_vli_add>
		while (carry < 0);
 801a288:	182d      	adds	r5, r5, r0
 801a28a:	d4f8      	bmi.n	801a27e <vli_mmod_fast_secp256r1+0x16a>
		}
	}
}
 801a28c:	b009      	add	sp, #36	@ 0x24
 801a28e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a290:	0801c550 	.word	0x0801c550

0801a294 <uECC_vli_modAdd>:
{
 801a294:	b570      	push	{r4, r5, r6, lr}
 801a296:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 801a29a:	461d      	mov	r5, r3
 801a29c:	4604      	mov	r4, r0
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 801a29e:	4633      	mov	r3, r6
 801a2a0:	f7ff fdff 	bl	8019ea2 <uECC_vli_add>
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 801a2a4:	b930      	cbnz	r0, 801a2b4 <uECC_vli_modAdd+0x20>
 801a2a6:	4632      	mov	r2, r6
 801a2a8:	4621      	mov	r1, r4
 801a2aa:	4628      	mov	r0, r5
 801a2ac:	f7ff fef1 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a2b0:	2801      	cmp	r0, #1
 801a2b2:	d007      	beq.n	801a2c4 <uECC_vli_modAdd+0x30>
		uECC_vli_sub(result, result, mod, num_words);
 801a2b4:	4633      	mov	r3, r6
 801a2b6:	462a      	mov	r2, r5
 801a2b8:	4621      	mov	r1, r4
 801a2ba:	4620      	mov	r0, r4
}
 801a2bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_sub(result, result, mod, num_words);
 801a2c0:	f7ff bf0e 	b.w	801a0e0 <uECC_vli_sub>
}
 801a2c4:	bd70      	pop	{r4, r5, r6, pc}

0801a2c6 <uECC_vli_modSub>:
{
 801a2c6:	b570      	push	{r4, r5, r6, lr}
 801a2c8:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 801a2cc:	461d      	mov	r5, r3
 801a2ce:	4604      	mov	r4, r0
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 801a2d0:	4633      	mov	r3, r6
 801a2d2:	f7ff ff05 	bl	801a0e0 <uECC_vli_sub>
	if (l_borrow) {
 801a2d6:	b138      	cbz	r0, 801a2e8 <uECC_vli_modSub+0x22>
		uECC_vli_add(result, result, mod, num_words);
 801a2d8:	4633      	mov	r3, r6
 801a2da:	462a      	mov	r2, r5
 801a2dc:	4621      	mov	r1, r4
 801a2de:	4620      	mov	r0, r4
}
 801a2e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_add(result, result, mod, num_words);
 801a2e4:	f7ff bddd 	b.w	8019ea2 <uECC_vli_add>
}
 801a2e8:	bd70      	pop	{r4, r5, r6, pc}

0801a2ea <uECC_vli_mmod>:
{
 801a2ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2ee:	b0a5      	sub	sp, #148	@ 0x94
 801a2f0:	461d      	mov	r5, r3
 801a2f2:	4617      	mov	r7, r2
	uECC_word_t *v[2] = {tmp, product};
 801a2f4:	ab14      	add	r3, sp, #80	@ 0x50
{
 801a2f6:	9001      	str	r0, [sp, #4]
			   uECC_vli_numBits(mod, num_words);
 801a2f8:	4610      	mov	r0, r2
	uECC_word_t *v[2] = {tmp, product};
 801a2fa:	e9cd 3102 	strd	r3, r1, [sp, #8]
			   uECC_vli_numBits(mod, num_words);
 801a2fe:	4629      	mov	r1, r5
 801a300:	f7ff fea0 	bl	801a044 <uECC_vli_numBits>
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 801a304:	ebc0 1485 	rsb	r4, r0, r5, lsl #6
	uECC_vli_clear(mod_multiple, word_shift);
 801a308:	a804      	add	r0, sp, #16
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 801a30a:	b224      	sxth	r4, r4
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 801a30c:	2c00      	cmp	r4, #0
 801a30e:	4621      	mov	r1, r4
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 801a310:	f004 061f 	and.w	r6, r4, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 801a314:	bfb8      	it	lt
 801a316:	f104 011f 	addlt.w	r1, r4, #31
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 801a31a:	4263      	negs	r3, r4
 801a31c:	f003 031f 	and.w	r3, r3, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 801a320:	f341 1147 	sbfx	r1, r1, #5, #8
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 801a324:	bf58      	it	pl
 801a326:	425e      	negpl	r6, r3
	uECC_vli_clear(mod_multiple, word_shift);
 801a328:	f7ff fe69 	bl	8019ffe <uECC_vli_clear>
	if (bit_shift > 0) {
 801a32c:	0088      	lsls	r0, r1, #2
 801a32e:	2e00      	cmp	r6, #0
 801a330:	dd2d      	ble.n	801a38e <uECC_vli_mmod+0xa4>
 801a332:	ab04      	add	r3, sp, #16
	uECC_word_t carry = 0;
 801a334:	2200      	movs	r2, #0
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 801a336:	f1c6 0e20 	rsb	lr, r6, #32
 801a33a:	4418      	add	r0, r3
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 801a33c:	4613      	mov	r3, r2
 801a33e:	429d      	cmp	r5, r3
 801a340:	d81a      	bhi.n	801a378 <uECC_vli_mmod+0x8e>
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 801a342:	ab04      	add	r3, sp, #16
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 801a344:	1e6f      	subs	r7, r5, #1
		for (i = 0; i < num_words * 2; ++i) {
 801a346:	ea4f 0845 	mov.w	r8, r5, lsl #1
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 801a34a:	2601      	movs	r6, #1
 801a34c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 801a350:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801a354:	9300      	str	r3, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 801a356:	ab24      	add	r3, sp, #144	@ 0x90
 801a358:	eb03 0787 	add.w	r7, r3, r7, lsl #2
	for (index = 1; shift >= 0; --shift) {
 801a35c:	2c00      	cmp	r4, #0
 801a35e:	da53      	bge.n	801a408 <uECC_vli_mmod+0x11e>
	uECC_vli_set(result, v[index], num_words);
 801a360:	ab24      	add	r3, sp, #144	@ 0x90
 801a362:	462a      	mov	r2, r5
 801a364:	9801      	ldr	r0, [sp, #4]
 801a366:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 801a36a:	f856 1c88 	ldr.w	r1, [r6, #-136]
 801a36e:	f7ff fe84 	bl	801a07a <uECC_vli_set>
}
 801a372:	b025      	add	sp, #148	@ 0x94
 801a374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 801a378:	f857 c023 	ldr.w	ip, [r7, r3, lsl #2]
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 801a37c:	3301      	adds	r3, #1
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 801a37e:	fa0c f106 	lsl.w	r1, ip, r6
 801a382:	430a      	orrs	r2, r1
 801a384:	f840 2b04 	str.w	r2, [r0], #4
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 801a388:	fa2c f20e 	lsr.w	r2, ip, lr
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 801a38c:	e7d7      	b.n	801a33e <uECC_vli_mmod+0x54>
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 801a38e:	ab04      	add	r3, sp, #16
 801a390:	462a      	mov	r2, r5
 801a392:	4639      	mov	r1, r7
 801a394:	4418      	add	r0, r3
 801a396:	f7ff fe70 	bl	801a07a <uECC_vli_set>
 801a39a:	e7d2      	b.n	801a342 <uECC_vli_mmod+0x58>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 801a39c:	f85a 3c88 	ldr.w	r3, [sl, #-136]
 801a3a0:	f10c 0c01 	add.w	ip, ip, #1
 801a3a4:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 801a3a8:	ab24      	add	r3, sp, #144	@ 0x90
 801a3aa:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 801a3ae:	f853 3c80 	ldr.w	r3, [r3, #-128]
 801a3b2:	440b      	add	r3, r1
 801a3b4:	1ad3      	subs	r3, r2, r3
 801a3b6:	bf34      	ite	cc
 801a3b8:	f04f 0b01 	movcc.w	fp, #1
 801a3bc:	f04f 0b00 	movcs.w	fp, #0
			if (diff != v[index][i]) {
 801a3c0:	429a      	cmp	r2, r3
			v[1 - index][i] = diff;
 801a3c2:	f85e 2c88 	ldr.w	r2, [lr, #-136]
				borrow = (diff > v[index][i]);
 801a3c6:	bf18      	it	ne
 801a3c8:	4659      	movne	r1, fp
			v[1 - index][i] = diff;
 801a3ca:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
		for (i = 0; i < num_words * 2; ++i) {
 801a3ce:	fa4f f08c 	sxtb.w	r0, ip
 801a3d2:	4540      	cmp	r0, r8
 801a3d4:	dbe2      	blt.n	801a39c <uECC_vli_mmod+0xb2>
		index = !(index ^ borrow);
 801a3d6:	1a73      	subs	r3, r6, r1
		uECC_vli_rshift1(mod_multiple, num_words);
 801a3d8:	a804      	add	r0, sp, #16
 801a3da:	4629      	mov	r1, r5
 801a3dc:	3c01      	subs	r4, #1
		index = !(index ^ borrow);
 801a3de:	425e      	negs	r6, r3
	for (index = 1; shift >= 0; --shift) {
 801a3e0:	b224      	sxth	r4, r4
		index = !(index ^ borrow);
 801a3e2:	415e      	adcs	r6, r3
		uECC_vli_rshift1(mod_multiple, num_words);
 801a3e4:	f7ff fd76 	bl	8019ed4 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 801a3e8:	f109 0390 	add.w	r3, r9, #144	@ 0x90
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 801a3ec:	4629      	mov	r1, r5
 801a3ee:	9800      	ldr	r0, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 801a3f0:	446b      	add	r3, sp
 801a3f2:	f853 2c80 	ldr.w	r2, [r3, #-128]
 801a3f6:	f857 3c80 	ldr.w	r3, [r7, #-128]
 801a3fa:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 801a3fe:	f847 3c80 	str.w	r3, [r7, #-128]
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 801a402:	f7ff fd67 	bl	8019ed4 <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 801a406:	e7a9      	b.n	801a35c <uECC_vli_mmod+0x72>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 801a408:	ab24      	add	r3, sp, #144	@ 0x90
 801a40a:	f04f 0c00 	mov.w	ip, #0
			v[1 - index][i] = diff;
 801a40e:	f086 0e01 	eor.w	lr, r6, #1
		uECC_word_t borrow = 0;
 801a412:	4661      	mov	r1, ip
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 801a414:	eb03 0a86 	add.w	sl, r3, r6, lsl #2
			v[1 - index][i] = diff;
 801a418:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 801a41c:	e7d7      	b.n	801a3ce <uECC_vli_mmod+0xe4>

0801a41e <uECC_vli_modMult>:
{
 801a41e:	b530      	push	{r4, r5, lr}
 801a420:	b091      	sub	sp, #68	@ 0x44
 801a422:	4604      	mov	r4, r0
 801a424:	461d      	mov	r5, r3
	uECC_vli_mult(product, left, right, num_words);
 801a426:	4668      	mov	r0, sp
 801a428:	f99d 3050 	ldrsb.w	r3, [sp, #80]	@ 0x50
 801a42c:	f7ff fd7b 	bl	8019f26 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 801a430:	462a      	mov	r2, r5
 801a432:	4669      	mov	r1, sp
 801a434:	4620      	mov	r0, r4
 801a436:	f7ff ff58 	bl	801a2ea <uECC_vli_mmod>
}
 801a43a:	b011      	add	sp, #68	@ 0x44
 801a43c:	bd30      	pop	{r4, r5, pc}

0801a43e <uECC_vli_modMult_fast>:
{
 801a43e:	b530      	push	{r4, r5, lr}
 801a440:	b091      	sub	sp, #68	@ 0x44
 801a442:	4605      	mov	r5, r0
 801a444:	461c      	mov	r4, r3
	uECC_vli_mult(product, left, right, curve->num_words);
 801a446:	f993 3000 	ldrsb.w	r3, [r3]
 801a44a:	4668      	mov	r0, sp
 801a44c:	f7ff fd6b 	bl	8019f26 <uECC_vli_mult>
	curve->mmod_fast(result, product);
 801a450:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 801a454:	4669      	mov	r1, sp
 801a456:	4628      	mov	r0, r5
 801a458:	4798      	blx	r3
}
 801a45a:	b011      	add	sp, #68	@ 0x44
 801a45c:	bd30      	pop	{r4, r5, pc}

0801a45e <uECC_vli_modSquare_fast>:
{
 801a45e:	4613      	mov	r3, r2
	uECC_vli_modMult_fast(result, left, left, curve);
 801a460:	460a      	mov	r2, r1
 801a462:	f7ff bfec 	b.w	801a43e <uECC_vli_modMult_fast>

0801a466 <double_jacobian_default>:
{
 801a466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wordcount_t num_words = curve->num_words;
 801a46a:	f993 6000 	ldrsb.w	r6, [r3]
{
 801a46e:	b092      	sub	sp, #72	@ 0x48
 801a470:	4604      	mov	r4, r0
 801a472:	4689      	mov	r9, r1
	if (uECC_vli_isZero(Z1, num_words)) {
 801a474:	4610      	mov	r0, r2
 801a476:	4631      	mov	r1, r6
{
 801a478:	4615      	mov	r5, r2
 801a47a:	461f      	mov	r7, r3
	if (uECC_vli_isZero(Z1, num_words)) {
 801a47c:	f7ff fdca 	bl	801a014 <uECC_vli_isZero>
 801a480:	2800      	cmp	r0, #0
 801a482:	f040 8091 	bne.w	801a5a8 <double_jacobian_default+0x142>
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 801a486:	463a      	mov	r2, r7
 801a488:	4649      	mov	r1, r9
 801a48a:	a802      	add	r0, sp, #8
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 801a48c:	f107 0804 	add.w	r8, r7, #4
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 801a490:	f7ff ffe5 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 801a494:	463b      	mov	r3, r7
 801a496:	aa02      	add	r2, sp, #8
 801a498:	4621      	mov	r1, r4
 801a49a:	a80a      	add	r0, sp, #40	@ 0x28
 801a49c:	f7ff ffcf 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 801a4a0:	a902      	add	r1, sp, #8
 801a4a2:	463a      	mov	r2, r7
 801a4a4:	4608      	mov	r0, r1
 801a4a6:	f7ff ffda 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 801a4aa:	463b      	mov	r3, r7
 801a4ac:	462a      	mov	r2, r5
 801a4ae:	4649      	mov	r1, r9
 801a4b0:	4648      	mov	r0, r9
 801a4b2:	f7ff ffc4 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 801a4b6:	463a      	mov	r2, r7
 801a4b8:	4629      	mov	r1, r5
 801a4ba:	4628      	mov	r0, r5
 801a4bc:	f7ff ffcf 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 801a4c0:	4643      	mov	r3, r8
 801a4c2:	462a      	mov	r2, r5
 801a4c4:	4621      	mov	r1, r4
 801a4c6:	4620      	mov	r0, r4
 801a4c8:	9600      	str	r6, [sp, #0]
 801a4ca:	f7ff fee3 	bl	801a294 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 801a4ce:	4643      	mov	r3, r8
 801a4d0:	462a      	mov	r2, r5
 801a4d2:	4629      	mov	r1, r5
 801a4d4:	4628      	mov	r0, r5
 801a4d6:	9600      	str	r6, [sp, #0]
 801a4d8:	f7ff fedc 	bl	801a294 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 801a4dc:	4643      	mov	r3, r8
 801a4de:	462a      	mov	r2, r5
 801a4e0:	4621      	mov	r1, r4
 801a4e2:	4628      	mov	r0, r5
 801a4e4:	9600      	str	r6, [sp, #0]
 801a4e6:	f7ff feee 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 801a4ea:	463b      	mov	r3, r7
 801a4ec:	462a      	mov	r2, r5
 801a4ee:	4621      	mov	r1, r4
 801a4f0:	4620      	mov	r0, r4
 801a4f2:	f7ff ffa4 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 801a4f6:	4643      	mov	r3, r8
 801a4f8:	4622      	mov	r2, r4
 801a4fa:	4621      	mov	r1, r4
 801a4fc:	4628      	mov	r0, r5
 801a4fe:	9600      	str	r6, [sp, #0]
 801a500:	f7ff fec8 	bl	801a294 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 801a504:	4643      	mov	r3, r8
 801a506:	462a      	mov	r2, r5
 801a508:	4621      	mov	r1, r4
 801a50a:	4620      	mov	r0, r4
 801a50c:	9600      	str	r6, [sp, #0]
 801a50e:	f7ff fec1 	bl	801a294 <uECC_vli_modAdd>
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 801a512:	6823      	ldr	r3, [r4, #0]
	if (uECC_vli_testBit(X1, 0)) {
 801a514:	07db      	lsls	r3, r3, #31
 801a516:	d54a      	bpl.n	801a5ae <double_jacobian_default+0x148>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 801a518:	4633      	mov	r3, r6
 801a51a:	4642      	mov	r2, r8
 801a51c:	4621      	mov	r1, r4
 801a51e:	4620      	mov	r0, r4
 801a520:	f7ff fcbf 	bl	8019ea2 <uECC_vli_add>
		uECC_vli_rshift1(X1, num_words);
 801a524:	4631      	mov	r1, r6
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 801a526:	4682      	mov	sl, r0
		uECC_vli_rshift1(X1, num_words);
 801a528:	4620      	mov	r0, r4
 801a52a:	f7ff fcd3 	bl	8019ed4 <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 801a52e:	f106 4380 	add.w	r3, r6, #1073741824	@ 0x40000000
 801a532:	3b01      	subs	r3, #1
 801a534:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 801a538:	ea42 72ca 	orr.w	r2, r2, sl, lsl #31
 801a53c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 801a540:	463a      	mov	r2, r7
 801a542:	4621      	mov	r1, r4
 801a544:	4628      	mov	r0, r5
 801a546:	f7ff ff8a 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 801a54a:	4643      	mov	r3, r8
 801a54c:	aa0a      	add	r2, sp, #40	@ 0x28
 801a54e:	4629      	mov	r1, r5
 801a550:	4628      	mov	r0, r5
 801a552:	9600      	str	r6, [sp, #0]
 801a554:	f7ff feb7 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 801a558:	4643      	mov	r3, r8
 801a55a:	aa0a      	add	r2, sp, #40	@ 0x28
 801a55c:	4629      	mov	r1, r5
 801a55e:	4628      	mov	r0, r5
 801a560:	9600      	str	r6, [sp, #0]
 801a562:	f7ff feb0 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 801a566:	a90a      	add	r1, sp, #40	@ 0x28
 801a568:	4643      	mov	r3, r8
 801a56a:	462a      	mov	r2, r5
 801a56c:	4608      	mov	r0, r1
 801a56e:	9600      	str	r6, [sp, #0]
 801a570:	f7ff fea9 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 801a574:	463b      	mov	r3, r7
 801a576:	aa0a      	add	r2, sp, #40	@ 0x28
 801a578:	4621      	mov	r1, r4
 801a57a:	4620      	mov	r0, r4
 801a57c:	f7ff ff5f 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 801a580:	aa02      	add	r2, sp, #8
 801a582:	4643      	mov	r3, r8
 801a584:	4621      	mov	r1, r4
 801a586:	4610      	mov	r0, r2
 801a588:	9600      	str	r6, [sp, #0]
 801a58a:	f7ff fe9c 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_set(X1, Z1, num_words);
 801a58e:	4632      	mov	r2, r6
 801a590:	4629      	mov	r1, r5
 801a592:	4620      	mov	r0, r4
 801a594:	f7ff fd71 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 801a598:	4649      	mov	r1, r9
 801a59a:	4628      	mov	r0, r5
 801a59c:	f7ff fd6d 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 801a5a0:	a902      	add	r1, sp, #8
 801a5a2:	4648      	mov	r0, r9
 801a5a4:	f7ff fd69 	bl	801a07a <uECC_vli_set>
}
 801a5a8:	b012      	add	sp, #72	@ 0x48
 801a5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uECC_vli_rshift1(X1, num_words);
 801a5ae:	4631      	mov	r1, r6
 801a5b0:	4620      	mov	r0, r4
 801a5b2:	f7ff fc8f 	bl	8019ed4 <uECC_vli_rshift1>
 801a5b6:	e7c3      	b.n	801a540 <double_jacobian_default+0xda>

0801a5b8 <x_side_default>:
{
 801a5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5bc:	b08a      	sub	sp, #40	@ 0x28
 801a5be:	4615      	mov	r5, r2
 801a5c0:	4604      	mov	r4, r0
 801a5c2:	460e      	mov	r6, r1
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 801a5c4:	221c      	movs	r2, #28
 801a5c6:	2100      	movs	r1, #0
 801a5c8:	a803      	add	r0, sp, #12
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 801a5ca:	1d2f      	adds	r7, r5, #4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 801a5cc:	f000 fea7 	bl	801b31e <memset>
	wordcount_t num_words = curve->num_words;
 801a5d0:	f995 8000 	ldrsb.w	r8, [r5]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 801a5d4:	2303      	movs	r3, #3
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 801a5d6:	462a      	mov	r2, r5
 801a5d8:	4631      	mov	r1, r6
 801a5da:	4620      	mov	r0, r4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 801a5dc:	9302      	str	r3, [sp, #8]
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 801a5de:	f7ff ff3e 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 801a5e2:	463b      	mov	r3, r7
 801a5e4:	aa02      	add	r2, sp, #8
 801a5e6:	4621      	mov	r1, r4
 801a5e8:	4620      	mov	r0, r4
 801a5ea:	f8cd 8000 	str.w	r8, [sp]
 801a5ee:	f7ff fe6a 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 801a5f2:	462b      	mov	r3, r5
 801a5f4:	4632      	mov	r2, r6
 801a5f6:	4621      	mov	r1, r4
 801a5f8:	4620      	mov	r0, r4
 801a5fa:	f7ff ff20 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 801a5fe:	463b      	mov	r3, r7
 801a600:	f105 0284 	add.w	r2, r5, #132	@ 0x84
 801a604:	4621      	mov	r1, r4
 801a606:	4620      	mov	r0, r4
 801a608:	f8cd 8000 	str.w	r8, [sp]
 801a60c:	f7ff fe42 	bl	801a294 <uECC_vli_modAdd>
}
 801a610:	b00a      	add	sp, #40	@ 0x28
 801a612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a616 <uECC_vli_modInv>:
{
 801a616:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a618:	460f      	mov	r7, r1
 801a61a:	b0a1      	sub	sp, #132	@ 0x84
 801a61c:	4606      	mov	r6, r0
	if (uECC_vli_isZero(input, num_words)) {
 801a61e:	4619      	mov	r1, r3
 801a620:	4638      	mov	r0, r7
{
 801a622:	4615      	mov	r5, r2
 801a624:	461c      	mov	r4, r3
	if (uECC_vli_isZero(input, num_words)) {
 801a626:	f7ff fcf5 	bl	801a014 <uECC_vli_isZero>
 801a62a:	b128      	cbz	r0, 801a638 <uECC_vli_modInv+0x22>
		uECC_vli_clear(result, num_words);
 801a62c:	4630      	mov	r0, r6
}
 801a62e:	b021      	add	sp, #132	@ 0x84
 801a630:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		uECC_vli_clear(result, num_words);
 801a634:	f7ff bce3 	b.w	8019ffe <uECC_vli_clear>
	uECC_vli_set(a, input, num_words);
 801a638:	4622      	mov	r2, r4
 801a63a:	4639      	mov	r1, r7
 801a63c:	4668      	mov	r0, sp
 801a63e:	f7ff fd1c 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 801a642:	4629      	mov	r1, r5
 801a644:	a808      	add	r0, sp, #32
 801a646:	f7ff fd18 	bl	801a07a <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 801a64a:	a810      	add	r0, sp, #64	@ 0x40
 801a64c:	4621      	mov	r1, r4
 801a64e:	f7ff fcd6 	bl	8019ffe <uECC_vli_clear>
	u[0] = 1;
 801a652:	2301      	movs	r3, #1
	uECC_vli_clear(v, num_words);
 801a654:	a818      	add	r0, sp, #96	@ 0x60
	u[0] = 1;
 801a656:	9310      	str	r3, [sp, #64]	@ 0x40
	uECC_vli_clear(v, num_words);
 801a658:	f7ff fcd1 	bl	8019ffe <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 801a65c:	4622      	mov	r2, r4
 801a65e:	a908      	add	r1, sp, #32
 801a660:	4668      	mov	r0, sp
 801a662:	f7ff fd16 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a666:	b930      	cbnz	r0, 801a676 <uECC_vli_modInv+0x60>
  	uECC_vli_set(result, u, num_words);
 801a668:	4622      	mov	r2, r4
 801a66a:	a910      	add	r1, sp, #64	@ 0x40
 801a66c:	4630      	mov	r0, r6
 801a66e:	f7ff fd04 	bl	801a07a <uECC_vli_set>
}
 801a672:	b021      	add	sp, #132	@ 0x84
 801a674:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (EVEN(a)) {
 801a676:	9b00      	ldr	r3, [sp, #0]
 801a678:	07da      	lsls	r2, r3, #31
 801a67a:	d409      	bmi.n	801a690 <uECC_vli_modInv+0x7a>
			uECC_vli_rshift1(a, num_words);
 801a67c:	4621      	mov	r1, r4
 801a67e:	4668      	mov	r0, sp
 801a680:	f7ff fc28 	bl	8019ed4 <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 801a684:	4622      	mov	r2, r4
 801a686:	4629      	mov	r1, r5
 801a688:	a810      	add	r0, sp, #64	@ 0x40
      			vli_modInv_update(v, mod, num_words);
 801a68a:	f7ff fc30 	bl	8019eee <vli_modInv_update>
 801a68e:	e7e5      	b.n	801a65c <uECC_vli_modInv+0x46>
    		} else if (EVEN(b)) {
 801a690:	9b08      	ldr	r3, [sp, #32]
 801a692:	07db      	lsls	r3, r3, #31
 801a694:	d407      	bmi.n	801a6a6 <uECC_vli_modInv+0x90>
			uECC_vli_rshift1(b, num_words);
 801a696:	4621      	mov	r1, r4
 801a698:	a808      	add	r0, sp, #32
 801a69a:	f7ff fc1b 	bl	8019ed4 <uECC_vli_rshift1>
      			vli_modInv_update(v, mod, num_words);
 801a69e:	4622      	mov	r2, r4
 801a6a0:	4629      	mov	r1, r5
 801a6a2:	a818      	add	r0, sp, #96	@ 0x60
 801a6a4:	e7f1      	b.n	801a68a <uECC_vli_modInv+0x74>
		} else if (cmpResult > 0) {
 801a6a6:	2800      	cmp	r0, #0
			uECC_vli_sub(a, a, b, num_words);
 801a6a8:	4623      	mov	r3, r4
		} else if (cmpResult > 0) {
 801a6aa:	dd1c      	ble.n	801a6e6 <uECC_vli_modInv+0xd0>
			uECC_vli_sub(a, a, b, num_words);
 801a6ac:	aa08      	add	r2, sp, #32
 801a6ae:	4669      	mov	r1, sp
 801a6b0:	4668      	mov	r0, sp
 801a6b2:	f7ff fd15 	bl	801a0e0 <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 801a6b6:	4621      	mov	r1, r4
 801a6b8:	4668      	mov	r0, sp
 801a6ba:	f7ff fc0b 	bl	8019ed4 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 801a6be:	4622      	mov	r2, r4
 801a6c0:	a918      	add	r1, sp, #96	@ 0x60
 801a6c2:	a810      	add	r0, sp, #64	@ 0x40
 801a6c4:	f7ff fce5 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a6c8:	2800      	cmp	r0, #0
 801a6ca:	da05      	bge.n	801a6d8 <uECC_vli_modInv+0xc2>
        			uECC_vli_add(u, u, mod, num_words);
 801a6cc:	a910      	add	r1, sp, #64	@ 0x40
 801a6ce:	4623      	mov	r3, r4
 801a6d0:	462a      	mov	r2, r5
 801a6d2:	4608      	mov	r0, r1
 801a6d4:	f7ff fbe5 	bl	8019ea2 <uECC_vli_add>
      			uECC_vli_sub(u, u, v, num_words);
 801a6d8:	a910      	add	r1, sp, #64	@ 0x40
 801a6da:	4623      	mov	r3, r4
 801a6dc:	aa18      	add	r2, sp, #96	@ 0x60
 801a6de:	4608      	mov	r0, r1
 801a6e0:	f7ff fcfe 	bl	801a0e0 <uECC_vli_sub>
 801a6e4:	e7ce      	b.n	801a684 <uECC_vli_modInv+0x6e>
      			uECC_vli_sub(b, b, a, num_words);
 801a6e6:	466a      	mov	r2, sp
 801a6e8:	a808      	add	r0, sp, #32
 801a6ea:	f7ff fcf9 	bl	801a0e0 <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 801a6ee:	4621      	mov	r1, r4
 801a6f0:	a808      	add	r0, sp, #32
 801a6f2:	f7ff fbef 	bl	8019ed4 <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 801a6f6:	4622      	mov	r2, r4
 801a6f8:	a910      	add	r1, sp, #64	@ 0x40
 801a6fa:	a818      	add	r0, sp, #96	@ 0x60
 801a6fc:	f7ff fcc9 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a700:	2800      	cmp	r0, #0
 801a702:	da05      	bge.n	801a710 <uECC_vli_modInv+0xfa>
        			uECC_vli_add(v, v, mod, num_words);
 801a704:	a918      	add	r1, sp, #96	@ 0x60
 801a706:	4623      	mov	r3, r4
 801a708:	462a      	mov	r2, r5
 801a70a:	4608      	mov	r0, r1
 801a70c:	f7ff fbc9 	bl	8019ea2 <uECC_vli_add>
      			uECC_vli_sub(v, v, u, num_words);
 801a710:	a918      	add	r1, sp, #96	@ 0x60
 801a712:	4623      	mov	r3, r4
 801a714:	aa10      	add	r2, sp, #64	@ 0x40
 801a716:	4608      	mov	r0, r1
 801a718:	f7ff fce2 	bl	801a0e0 <uECC_vli_sub>
 801a71c:	e7bf      	b.n	801a69e <uECC_vli_modInv+0x88>
	...

0801a720 <uECC_secp256r1>:
}
 801a720:	4800      	ldr	r0, [pc, #0]	@ (801a724 <uECC_secp256r1+0x4>)
 801a722:	4770      	bx	lr
 801a724:	0801c54c 	.word	0x0801c54c

0801a728 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 801a728:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a72a:	4615      	mov	r5, r2
 801a72c:	b089      	sub	sp, #36	@ 0x24
 801a72e:	461c      	mov	r4, r3
 801a730:	4607      	mov	r7, r0
 801a732:	460e      	mov	r6, r1
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 801a734:	461a      	mov	r2, r3
 801a736:	4629      	mov	r1, r5
 801a738:	4668      	mov	r0, sp
 801a73a:	f7ff fe90 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 801a73e:	4623      	mov	r3, r4
 801a740:	466a      	mov	r2, sp
 801a742:	4639      	mov	r1, r7
 801a744:	4638      	mov	r0, r7
 801a746:	f7ff fe7a 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 801a74a:	4623      	mov	r3, r4
 801a74c:	462a      	mov	r2, r5
 801a74e:	4669      	mov	r1, sp
 801a750:	4668      	mov	r0, sp
 801a752:	f7ff fe74 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 801a756:	4623      	mov	r3, r4
 801a758:	466a      	mov	r2, sp
 801a75a:	4631      	mov	r1, r6
 801a75c:	4630      	mov	r0, r6
 801a75e:	f7ff fe6e 	bl	801a43e <uECC_vli_modMult_fast>
}
 801a762:	b009      	add	sp, #36	@ 0x24
 801a764:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a766 <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 801a766:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a76a:	b08a      	sub	sp, #40	@ 0x28
 801a76c:	4614      	mov	r4, r2
 801a76e:	461f      	mov	r7, r3
 801a770:	4680      	mov	r8, r0
 801a772:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801a776:	4689      	mov	r9, r1
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 801a778:	4602      	mov	r2, r0
 801a77a:	4621      	mov	r1, r4
	wordcount_t num_words = curve->num_words;
 801a77c:	4655      	mov	r5, sl
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 801a77e:	a802      	add	r0, sp, #8
	wordcount_t num_words = curve->num_words;
 801a780:	f915 6b04 	ldrsb.w	r6, [r5], #4
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 801a784:	462b      	mov	r3, r5
 801a786:	9600      	str	r6, [sp, #0]
 801a788:	f7ff fd9d 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 801a78c:	a902      	add	r1, sp, #8
 801a78e:	4652      	mov	r2, sl
 801a790:	4608      	mov	r0, r1
 801a792:	f7ff fe64 	bl	801a45e <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 801a796:	4653      	mov	r3, sl
 801a798:	aa02      	add	r2, sp, #8
 801a79a:	4641      	mov	r1, r8
 801a79c:	4640      	mov	r0, r8
 801a79e:	f7ff fe4e 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 801a7a2:	4653      	mov	r3, sl
 801a7a4:	aa02      	add	r2, sp, #8
 801a7a6:	4621      	mov	r1, r4
 801a7a8:	4620      	mov	r0, r4
 801a7aa:	f7ff fe48 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 801a7ae:	462b      	mov	r3, r5
 801a7b0:	464a      	mov	r2, r9
 801a7b2:	4639      	mov	r1, r7
 801a7b4:	4638      	mov	r0, r7
 801a7b6:	9600      	str	r6, [sp, #0]
 801a7b8:	f7ff fd85 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 801a7bc:	4652      	mov	r2, sl
 801a7be:	4639      	mov	r1, r7
 801a7c0:	a802      	add	r0, sp, #8
 801a7c2:	f7ff fe4c 	bl	801a45e <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 801a7c6:	a902      	add	r1, sp, #8
 801a7c8:	462b      	mov	r3, r5
 801a7ca:	4642      	mov	r2, r8
 801a7cc:	4608      	mov	r0, r1
 801a7ce:	9600      	str	r6, [sp, #0]
 801a7d0:	f7ff fd79 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 801a7d4:	a902      	add	r1, sp, #8
 801a7d6:	462b      	mov	r3, r5
 801a7d8:	4622      	mov	r2, r4
 801a7da:	4608      	mov	r0, r1
 801a7dc:	9600      	str	r6, [sp, #0]
 801a7de:	f7ff fd72 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 801a7e2:	462b      	mov	r3, r5
 801a7e4:	4642      	mov	r2, r8
 801a7e6:	4621      	mov	r1, r4
 801a7e8:	4620      	mov	r0, r4
 801a7ea:	9600      	str	r6, [sp, #0]
 801a7ec:	f7ff fd6b 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 801a7f0:	4653      	mov	r3, sl
 801a7f2:	4622      	mov	r2, r4
 801a7f4:	4649      	mov	r1, r9
 801a7f6:	4648      	mov	r0, r9
 801a7f8:	f7ff fe21 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 801a7fc:	462b      	mov	r3, r5
 801a7fe:	aa02      	add	r2, sp, #8
 801a800:	4641      	mov	r1, r8
 801a802:	4620      	mov	r0, r4
 801a804:	9600      	str	r6, [sp, #0]
 801a806:	f7ff fd5e 	bl	801a2c6 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 801a80a:	4653      	mov	r3, sl
 801a80c:	4622      	mov	r2, r4
 801a80e:	4639      	mov	r1, r7
 801a810:	4638      	mov	r0, r7
 801a812:	f7ff fe14 	bl	801a43e <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 801a816:	462b      	mov	r3, r5
 801a818:	464a      	mov	r2, r9
 801a81a:	4639      	mov	r1, r7
 801a81c:	4638      	mov	r0, r7
 801a81e:	9600      	str	r6, [sp, #0]
 801a820:	f7ff fd51 	bl	801a2c6 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 801a824:	4632      	mov	r2, r6
 801a826:	a902      	add	r1, sp, #8
 801a828:	4620      	mov	r0, r4
 801a82a:	f7ff fc26 	bl	801a07a <uECC_vli_set>
}
 801a82e:	b00a      	add	sp, #40	@ 0x28
 801a830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801a834 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 801a834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a836:	460e      	mov	r6, r1
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 801a838:	1cd1      	adds	r1, r2, #3
{
 801a83a:	4614      	mov	r4, r2
	for (i = 0; i < num_bytes; ++i) {
 801a83c:	f04f 0500 	mov.w	r5, #0
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 801a840:	bf48      	it	mi
 801a842:	1d91      	addmi	r1, r2, #6
		unsigned b = num_bytes - 1 - i;
 801a844:	1e67      	subs	r7, r4, #1
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 801a846:	f341 0187 	sbfx	r1, r1, #2, #8
 801a84a:	f7ff fbd8 	bl	8019ffe <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 801a84e:	b26a      	sxtb	r2, r5
 801a850:	3501      	adds	r5, #1
 801a852:	42a2      	cmp	r2, r4
 801a854:	db00      	blt.n	801a858 <uECC_vli_bytesToNative+0x24>
		native[b / uECC_WORD_SIZE] |=
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
  	}
}
 801a856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		unsigned b = num_bytes - 1 - i;
 801a858:	1abb      	subs	r3, r7, r2
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 801a85a:	5cb2      	ldrb	r2, [r6, r2]
		native[b / uECC_WORD_SIZE] |=
 801a85c:	f023 0103 	bic.w	r1, r3, #3
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 801a860:	f003 0303 	and.w	r3, r3, #3
 801a864:	00db      	lsls	r3, r3, #3
 801a866:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 801a868:	5843      	ldr	r3, [r0, r1]
 801a86a:	4313      	orrs	r3, r2
 801a86c:	5043      	str	r3, [r0, r1]
	for (i = 0; i < num_bytes; ++i) {
 801a86e:	e7ee      	b.n	801a84e <uECC_vli_bytesToNative+0x1a>

0801a870 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 801a870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a874:	461f      	mov	r7, r3
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 801a876:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
{
 801a87a:	4606      	mov	r6, r0
 801a87c:	4688      	mov	r8, r1
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 801a87e:	f113 041f 	adds.w	r4, r3, #31
 801a882:	bf48      	it	mi
 801a884:	f103 043e 	addmi.w	r4, r3, #62	@ 0x3e
 801a888:	1165      	asrs	r5, r4, #5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 801a88a:	1ddc      	adds	r4, r3, #7
 801a88c:	bf48      	it	mi
 801a88e:	f103 040e 	addmi.w	r4, r3, #14

	if (bits_size > num_n_bytes) {
		bits_size = num_n_bytes;
	}

	uECC_vli_clear(native, num_n_words);
 801a892:	fa4f f985 	sxtb.w	r9, r5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 801a896:	10e4      	asrs	r4, r4, #3
	uECC_vli_clear(native, num_n_words);
 801a898:	4649      	mov	r1, r9
	if (bits_size > num_n_bytes) {
 801a89a:	4294      	cmp	r4, r2
 801a89c:	bf28      	it	cs
 801a89e:	4614      	movcs	r4, r2
	uECC_vli_clear(native, num_n_words);
 801a8a0:	f7ff fbad 	bl	8019ffe <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 801a8a4:	4641      	mov	r1, r8
 801a8a6:	4630      	mov	r0, r6
 801a8a8:	4622      	mov	r2, r4
 801a8aa:	f7ff ffc3 	bl	801a834 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 801a8ae:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 801a8b2:	00e3      	lsls	r3, r4, #3
 801a8b4:	ebb2 0fc4 	cmp.w	r2, r4, lsl #3
 801a8b8:	d220      	bcs.n	801a8fc <bits2int+0x8c>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 801a8ba:	1a9b      	subs	r3, r3, r2
	carry = 0;
	ptr = native + num_n_words;
 801a8bc:	eb06 0485 	add.w	r4, r6, r5, lsl #2
	carry = 0;
 801a8c0:	2100      	movs	r1, #0
	while (ptr-- > native) {
		uECC_word_t temp = *ptr;
		*ptr = (temp >> shift) | carry;
		carry = temp << (uECC_WORD_BITS - shift);
 801a8c2:	f1c3 0520 	rsb	r5, r3, #32
	while (ptr-- > native) {
 801a8c6:	42a6      	cmp	r6, r4
 801a8c8:	d30f      	bcc.n	801a8ea <bits2int+0x7a>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 801a8ca:	3724      	adds	r7, #36	@ 0x24
 801a8cc:	464a      	mov	r2, r9
 801a8ce:	4631      	mov	r1, r6
 801a8d0:	4638      	mov	r0, r7
 801a8d2:	f7ff fbde 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a8d6:	2801      	cmp	r0, #1
 801a8d8:	d010      	beq.n	801a8fc <bits2int+0x8c>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 801a8da:	464b      	mov	r3, r9
 801a8dc:	463a      	mov	r2, r7
 801a8de:	4631      	mov	r1, r6
 801a8e0:	4630      	mov	r0, r6
	}
}
 801a8e2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		uECC_vli_sub(native, native, curve->n, num_n_words);
 801a8e6:	f7ff bbfb 	b.w	801a0e0 <uECC_vli_sub>
		uECC_word_t temp = *ptr;
 801a8ea:	f854 0d04 	ldr.w	r0, [r4, #-4]!
		*ptr = (temp >> shift) | carry;
 801a8ee:	fa20 f203 	lsr.w	r2, r0, r3
 801a8f2:	430a      	orrs	r2, r1
		carry = temp << (uECC_WORD_BITS - shift);
 801a8f4:	fa00 f105 	lsl.w	r1, r0, r5
		*ptr = (temp >> shift) | carry;
 801a8f8:	6022      	str	r2, [r4, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 801a8fa:	e7e4      	b.n	801a8c6 <bits2int+0x56>
}
 801a8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801a900 <uECC_verify>:
}

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 801a900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a904:	b0fd      	sub	sp, #500	@ 0x1f4
 801a906:	461f      	mov	r7, r3
 801a908:	4681      	mov	r9, r0
 801a90a:	9d86      	ldr	r5, [sp, #536]	@ 0x218
	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);

	rx[num_n_words - 1] = 0;
 801a90c:	f10d 0890 	add.w	r8, sp, #144	@ 0x90
{
 801a910:	9207      	str	r2, [sp, #28]
	r[num_n_words - 1] = 0;
 801a912:	aa7c      	add	r2, sp, #496	@ 0x1f0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 801a914:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	wordcount_t num_words = curve->num_words;
 801a918:	f995 4000 	ldrsb.w	r4, [r5]
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 801a91c:	f113 061f 	adds.w	r6, r3, #31
{
 801a920:	9104      	str	r1, [sp, #16]
	s[num_n_words - 1] = 0;

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 801a922:	4601      	mov	r1, r0
 801a924:	a86c      	add	r0, sp, #432	@ 0x1b0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 801a926:	bf48      	it	mi
 801a928:	f103 063e 	addmi.w	r6, r3, #62	@ 0x3e
	rx[num_n_words - 1] = 0;
 801a92c:	2300      	movs	r3, #0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 801a92e:	f346 1647 	sbfx	r6, r6, #5, #8
	rx[num_n_words - 1] = 0;
 801a932:	f106 3bff 	add.w	fp, r6, #4294967295
	r[num_n_words - 1] = 0;
 801a936:	eb02 028b 	add.w	r2, r2, fp, lsl #2
	rx[num_n_words - 1] = 0;
 801a93a:	f848 302b 	str.w	r3, [r8, fp, lsl #2]
	r[num_n_words - 1] = 0;
 801a93e:	f842 3cc0 	str.w	r3, [r2, #-192]
	s[num_n_words - 1] = 0;
 801a942:	f842 3ca0 	str.w	r3, [r2, #-160]
	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 801a946:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801a94a:	f7ff ff73 	bl	801a834 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 801a94e:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801a952:	00a3      	lsls	r3, r4, #2
 801a954:	eb09 0102 	add.w	r1, r9, r2
 801a958:	9306      	str	r3, [sp, #24]
 801a95a:	ab6c      	add	r3, sp, #432	@ 0x1b0
 801a95c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a960:	4618      	mov	r0, r3
 801a962:	9303      	str	r3, [sp, #12]
 801a964:	f7ff ff66 	bl	801a834 <uECC_vli_bytesToNative>
			       curve->num_bytes);
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 801a968:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801a96c:	4639      	mov	r1, r7
 801a96e:	a84c      	add	r0, sp, #304	@ 0x130
 801a970:	f7ff ff60 	bl	801a834 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 801a974:	f995 2001 	ldrsb.w	r2, [r5, #1]
 801a978:	a854      	add	r0, sp, #336	@ 0x150
 801a97a:	18b9      	adds	r1, r7, r2
 801a97c:	f7ff ff5a 	bl	801a834 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 801a980:	4621      	mov	r1, r4
 801a982:	a84c      	add	r0, sp, #304	@ 0x130
 801a984:	f7ff fb46 	bl	801a014 <uECC_vli_isZero>
 801a988:	b118      	cbz	r0, 801a992 <uECC_verify+0x92>
		return 0;
 801a98a:	2000      	movs	r0, #0
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
}
 801a98c:	b07d      	add	sp, #500	@ 0x1f4
 801a98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 801a992:	4621      	mov	r1, r4
 801a994:	a854      	add	r0, sp, #336	@ 0x150
 801a996:	f7ff fb3d 	bl	801a014 <uECC_vli_isZero>
 801a99a:	9002      	str	r0, [sp, #8]
 801a99c:	2800      	cmp	r0, #0
 801a99e:	d1f4      	bne.n	801a98a <uECC_verify+0x8a>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 801a9a0:	f105 0a24 	add.w	sl, r5, #36	@ 0x24
 801a9a4:	4632      	mov	r2, r6
 801a9a6:	a94c      	add	r1, sp, #304	@ 0x130
 801a9a8:	4650      	mov	r0, sl
 801a9aa:	f7ff fb72 	bl	801a092 <uECC_vli_cmp_unsafe>
 801a9ae:	2801      	cmp	r0, #1
 801a9b0:	d1eb      	bne.n	801a98a <uECC_verify+0x8a>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 801a9b2:	4632      	mov	r2, r6
 801a9b4:	a954      	add	r1, sp, #336	@ 0x150
 801a9b6:	4650      	mov	r0, sl
 801a9b8:	f7ff fb6b 	bl	801a092 <uECC_vli_cmp_unsafe>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 801a9bc:	2801      	cmp	r0, #1
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 801a9be:	9005      	str	r0, [sp, #20]
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 801a9c0:	d1e3      	bne.n	801a98a <uECC_verify+0x8a>
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 801a9c2:	4633      	mov	r3, r6
 801a9c4:	4652      	mov	r2, sl
 801a9c6:	a954      	add	r1, sp, #336	@ 0x150
 801a9c8:	a81c      	add	r0, sp, #112	@ 0x70
	u1[num_n_words - 1] = 0;
 801a9ca:	af0c      	add	r7, sp, #48	@ 0x30
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 801a9cc:	f7ff fe23 	bl	801a616 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 801a9d0:	9b02      	ldr	r3, [sp, #8]
	uECC_vli_set(sum, _public, num_words);
 801a9d2:	f50d 79b8 	add.w	r9, sp, #368	@ 0x170
	bits2int(u1, message_hash, hash_size, curve);
 801a9d6:	4638      	mov	r0, r7
 801a9d8:	9a07      	ldr	r2, [sp, #28]
	u1[num_n_words - 1] = 0;
 801a9da:	f847 302b 	str.w	r3, [r7, fp, lsl #2]
	bits2int(u1, message_hash, hash_size, curve);
 801a9de:	462b      	mov	r3, r5
 801a9e0:	9904      	ldr	r1, [sp, #16]
 801a9e2:	f7ff ff45 	bl	801a870 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 801a9e6:	4639      	mov	r1, r7
 801a9e8:	4638      	mov	r0, r7
 801a9ea:	4653      	mov	r3, sl
 801a9ec:	aa1c      	add	r2, sp, #112	@ 0x70
 801a9ee:	9600      	str	r6, [sp, #0]
 801a9f0:	f7ff fd15 	bl	801a41e <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 801a9f4:	4653      	mov	r3, sl
 801a9f6:	aa1c      	add	r2, sp, #112	@ 0x70
 801a9f8:	a94c      	add	r1, sp, #304	@ 0x130
 801a9fa:	a814      	add	r0, sp, #80	@ 0x50
 801a9fc:	9600      	str	r6, [sp, #0]
 801a9fe:	f7ff fd0e 	bl	801a41e <uECC_vli_modMult>
	uECC_vli_set(sum, _public, num_words);
 801aa02:	4648      	mov	r0, r9
 801aa04:	4622      	mov	r2, r4
 801aa06:	a96c      	add	r1, sp, #432	@ 0x1b0
 801aa08:	f7ff fb37 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 801aa0c:	4622      	mov	r2, r4
 801aa0e:	00a3      	lsls	r3, r4, #2
 801aa10:	9903      	ldr	r1, [sp, #12]
 801aa12:	eb09 0b03 	add.w	fp, r9, r3
 801aa16:	4658      	mov	r0, fp
 801aa18:	f7ff fb2f 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 801aa1c:	f105 0344 	add.w	r3, r5, #68	@ 0x44
 801aa20:	4622      	mov	r2, r4
 801aa22:	a834      	add	r0, sp, #208	@ 0xd0
 801aa24:	4619      	mov	r1, r3
 801aa26:	9303      	str	r3, [sp, #12]
 801aa28:	f7ff fb27 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 801aa2c:	9b03      	ldr	r3, [sp, #12]
 801aa2e:	00a1      	lsls	r1, r4, #2
 801aa30:	4622      	mov	r2, r4
 801aa32:	a83c      	add	r0, sp, #240	@ 0xf0
 801aa34:	1859      	adds	r1, r3, r1
 801aa36:	f7ff fb20 	bl	801a07a <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 801aa3a:	1d2b      	adds	r3, r5, #4
 801aa3c:	4649      	mov	r1, r9
 801aa3e:	aa34      	add	r2, sp, #208	@ 0xd0
 801aa40:	a81c      	add	r0, sp, #112	@ 0x70
 801aa42:	9400      	str	r4, [sp, #0]
 801aa44:	9304      	str	r3, [sp, #16]
 801aa46:	f7ff fc3e 	bl	801a2c6 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 801aa4a:	465b      	mov	r3, fp
 801aa4c:	464a      	mov	r2, r9
 801aa4e:	a93c      	add	r1, sp, #240	@ 0xf0
 801aa50:	a834      	add	r0, sp, #208	@ 0xd0
 801aa52:	9500      	str	r5, [sp, #0]
 801aa54:	f7ff fe87 	bl	801a766 <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 801aa58:	a91c      	add	r1, sp, #112	@ 0x70
 801aa5a:	4623      	mov	r3, r4
 801aa5c:	1d2a      	adds	r2, r5, #4
 801aa5e:	4608      	mov	r0, r1
 801aa60:	f7ff fdd9 	bl	801a616 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 801aa64:	aa1c      	add	r2, sp, #112	@ 0x70
 801aa66:	4659      	mov	r1, fp
 801aa68:	4648      	mov	r0, r9
 801aa6a:	462b      	mov	r3, r5
	points[0] = 0;
 801aa6c:	f10d 0b20 	add.w	fp, sp, #32
	apply_z(sum, sum + num_words, z, curve);
 801aa70:	f7ff fe5a 	bl	801a728 <apply_z>
	points[0] = 0;
 801aa74:	9b02      	ldr	r3, [sp, #8]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 801aa76:	4631      	mov	r1, r6
 801aa78:	4638      	mov	r0, r7
	points[0] = 0;
 801aa7a:	9308      	str	r3, [sp, #32]
	points[1] = curve->G;
 801aa7c:	9b03      	ldr	r3, [sp, #12]
 801aa7e:	9309      	str	r3, [sp, #36]	@ 0x24
	points[2] = _public;
 801aa80:	ab6c      	add	r3, sp, #432	@ 0x1b0
	points[3] = sum;
 801aa82:	e9cd 390a 	strd	r3, r9, [sp, #40]	@ 0x28
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 801aa86:	f7ff fadd 	bl	801a044 <uECC_vli_numBits>
 801aa8a:	4681      	mov	r9, r0
 801aa8c:	4631      	mov	r1, r6
 801aa8e:	a814      	add	r0, sp, #80	@ 0x50
 801aa90:	f7ff fad8 	bl	801a044 <uECC_vli_numBits>
	return (a > b ? a : b);
 801aa94:	4581      	cmp	r9, r0
 801aa96:	bfb8      	it	lt
 801aa98:	4681      	movlt	r9, r0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 801aa9a:	4638      	mov	r0, r7
 801aa9c:	fa1f f989 	uxth.w	r9, r9
 801aaa0:	f109 31ff 	add.w	r1, r9, #4294967295
	for (i = num_bits - 2; i >= 0; --i) {
 801aaa4:	f1a9 0902 	sub.w	r9, r9, #2
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 801aaa8:	b209      	sxth	r1, r1
 801aaaa:	9102      	str	r1, [sp, #8]
 801aaac:	f7ff fac1 	bl	801a032 <uECC_vli_testBit>
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 801aab0:	9902      	ldr	r1, [sp, #8]
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 801aab2:	4607      	mov	r7, r0
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 801aab4:	a814      	add	r0, sp, #80	@ 0x50
 801aab6:	f7ff fabc 	bl	801a032 <uECC_vli_testBit>
 801aaba:	3800      	subs	r0, #0
	uECC_vli_set(rx, point, num_words);
 801aabc:	4622      	mov	r2, r4
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 801aabe:	bf18      	it	ne
 801aac0:	2001      	movne	r0, #1
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 801aac2:	3f00      	subs	r7, #0
 801aac4:	bf18      	it	ne
 801aac6:	2701      	movne	r7, #1
 801aac8:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
	uECC_vli_set(rx, point, num_words);
 801aacc:	4640      	mov	r0, r8
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 801aace:	f85b 7027 	ldr.w	r7, [fp, r7, lsl #2]
	uECC_vli_set(rx, point, num_words);
 801aad2:	4639      	mov	r1, r7
 801aad4:	f7ff fad1 	bl	801a07a <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 801aad8:	4622      	mov	r2, r4
 801aada:	00a3      	lsls	r3, r4, #2
 801aadc:	a82c      	add	r0, sp, #176	@ 0xb0
 801aade:	18f9      	adds	r1, r7, r3
 801aae0:	f7ff facb 	bl	801a07a <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 801aae4:	4621      	mov	r1, r4
 801aae6:	a81c      	add	r0, sp, #112	@ 0x70
 801aae8:	f7ff fa89 	bl	8019ffe <uECC_vli_clear>
	z[0] = 1;
 801aaec:	9b05      	ldr	r3, [sp, #20]
 801aaee:	931c      	str	r3, [sp, #112]	@ 0x70
	for (i = num_bits - 2; i >= 0; --i) {
 801aaf0:	fa0f f989 	sxth.w	r9, r9
 801aaf4:	f1b9 0f00 	cmp.w	r9, #0
 801aaf8:	da21      	bge.n	801ab3e <uECC_verify+0x23e>
	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 801aafa:	a91c      	add	r1, sp, #112	@ 0x70
 801aafc:	4623      	mov	r3, r4
 801aafe:	9a04      	ldr	r2, [sp, #16]
 801ab00:	4608      	mov	r0, r1
 801ab02:	f7ff fd88 	bl	801a616 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 801ab06:	462b      	mov	r3, r5
 801ab08:	aa1c      	add	r2, sp, #112	@ 0x70
 801ab0a:	a92c      	add	r1, sp, #176	@ 0xb0
 801ab0c:	4640      	mov	r0, r8
 801ab0e:	f7ff fe0b 	bl	801a728 <apply_z>
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 801ab12:	4632      	mov	r2, r6
 801ab14:	4641      	mov	r1, r8
 801ab16:	4650      	mov	r0, sl
 801ab18:	f7ff fabb 	bl	801a092 <uECC_vli_cmp_unsafe>
 801ab1c:	2801      	cmp	r0, #1
 801ab1e:	d005      	beq.n	801ab2c <uECC_verify+0x22c>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 801ab20:	4633      	mov	r3, r6
 801ab22:	4652      	mov	r2, sl
 801ab24:	4641      	mov	r1, r8
 801ab26:	4640      	mov	r0, r8
 801ab28:	f7ff fada 	bl	801a0e0 <uECC_vli_sub>
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 801ab2c:	4622      	mov	r2, r4
 801ab2e:	a94c      	add	r1, sp, #304	@ 0x130
 801ab30:	4640      	mov	r0, r8
 801ab32:	f7ff fac3 	bl	801a0bc <uECC_vli_equal>
 801ab36:	fab0 f080 	clz	r0, r0
 801ab3a:	0940      	lsrs	r0, r0, #5
 801ab3c:	e726      	b.n	801a98c <uECC_verify+0x8c>
		curve->double_jacobian(rx, ry, z, curve);
 801ab3e:	462b      	mov	r3, r5
 801ab40:	aa1c      	add	r2, sp, #112	@ 0x70
 801ab42:	f8d5 70a4 	ldr.w	r7, [r5, #164]	@ 0xa4
 801ab46:	a92c      	add	r1, sp, #176	@ 0xb0
 801ab48:	4640      	mov	r0, r8
 801ab4a:	47b8      	blx	r7
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 801ab4c:	4649      	mov	r1, r9
 801ab4e:	a80c      	add	r0, sp, #48	@ 0x30
 801ab50:	f7ff fa6f 	bl	801a032 <uECC_vli_testBit>
 801ab54:	4649      	mov	r1, r9
 801ab56:	4607      	mov	r7, r0
 801ab58:	a814      	add	r0, sp, #80	@ 0x50
 801ab5a:	f7ff fa6a 	bl	801a032 <uECC_vli_testBit>
 801ab5e:	3800      	subs	r0, #0
		point = points[index];
 801ab60:	ab08      	add	r3, sp, #32
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 801ab62:	bf18      	it	ne
 801ab64:	2001      	movne	r0, #1
 801ab66:	3f00      	subs	r7, #0
 801ab68:	bf18      	it	ne
 801ab6a:	2701      	movne	r7, #1
 801ab6c:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
		point = points[index];
 801ab70:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
		if (point) {
 801ab74:	b327      	cbz	r7, 801abc0 <uECC_verify+0x2c0>
			uECC_vli_set(tx, point, num_words);
 801ab76:	4622      	mov	r2, r4
 801ab78:	4639      	mov	r1, r7
 801ab7a:	a834      	add	r0, sp, #208	@ 0xd0
 801ab7c:	f7ff fa7d 	bl	801a07a <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 801ab80:	9b06      	ldr	r3, [sp, #24]
 801ab82:	4622      	mov	r2, r4
 801ab84:	a83c      	add	r0, sp, #240	@ 0xf0
 801ab86:	18f9      	adds	r1, r7, r3
 801ab88:	f7ff fa77 	bl	801a07a <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 801ab8c:	462b      	mov	r3, r5
 801ab8e:	aa1c      	add	r2, sp, #112	@ 0x70
 801ab90:	a93c      	add	r1, sp, #240	@ 0xf0
 801ab92:	a834      	add	r0, sp, #208	@ 0xd0
 801ab94:	f7ff fdc8 	bl	801a728 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 801ab98:	9b04      	ldr	r3, [sp, #16]
 801ab9a:	aa34      	add	r2, sp, #208	@ 0xd0
 801ab9c:	4641      	mov	r1, r8
 801ab9e:	a844      	add	r0, sp, #272	@ 0x110
 801aba0:	9400      	str	r4, [sp, #0]
 801aba2:	f7ff fb90 	bl	801a2c6 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 801aba6:	ab2c      	add	r3, sp, #176	@ 0xb0
 801aba8:	4642      	mov	r2, r8
 801abaa:	a93c      	add	r1, sp, #240	@ 0xf0
 801abac:	a834      	add	r0, sp, #208	@ 0xd0
 801abae:	9500      	str	r5, [sp, #0]
 801abb0:	f7ff fdd9 	bl	801a766 <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 801abb4:	a91c      	add	r1, sp, #112	@ 0x70
 801abb6:	462b      	mov	r3, r5
 801abb8:	aa44      	add	r2, sp, #272	@ 0x110
 801abba:	4608      	mov	r0, r1
 801abbc:	f7ff fc3f 	bl	801a43e <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 801abc0:	f109 39ff 	add.w	r9, r9, #4294967295
 801abc4:	e794      	b.n	801aaf0 <uECC_verify+0x1f0>
	...

0801abc8 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
 801abc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 801abcc:	6803      	ldr	r3, [r0, #0]
{
 801abce:	b09d      	sub	sp, #116	@ 0x74
 801abd0:	f8df a1bc 	ldr.w	sl, [pc, #444]	@ 801ad90 <compress+0x1c8>
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 801abd4:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 801abd6:	9303      	str	r3, [sp, #12]
 801abd8:	6843      	ldr	r3, [r0, #4]
 801abda:	9304      	str	r3, [sp, #16]
 801abdc:	6883      	ldr	r3, [r0, #8]
 801abde:	9305      	str	r3, [sp, #20]
 801abe0:	68c3      	ldr	r3, [r0, #12]
 801abe2:	9306      	str	r3, [sp, #24]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 801abe4:	6903      	ldr	r3, [r0, #16]
 801abe6:	9307      	str	r3, [sp, #28]
 801abe8:	6943      	ldr	r3, [r0, #20]
 801abea:	9308      	str	r3, [sp, #32]
 801abec:	6983      	ldr	r3, [r0, #24]
 801abee:	9309      	str	r3, [sp, #36]	@ 0x24
 801abf0:	69c3      	ldr	r3, [r0, #28]
 801abf2:	e9dd 2c07 	ldrd	r2, ip, [sp, #28]
 801abf6:	4698      	mov	r8, r3
 801abf8:	930a      	str	r3, [sp, #40]	@ 0x28
 801abfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 801abfc:	e9dd be05 	ldrd	fp, lr, [sp, #20]
 801ac00:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 801ac04:	9301      	str	r3, [sp, #4]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
 801ac06:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
 801ac08:	ab0c      	add	r3, sp, #48	@ 0x30
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac0a:	f85a 9b04 	ldr.w	r9, [sl], #4
 801ac0e:	ba2d      	rev	r5, r5
		t1 = work_space[i] = n;
 801ac10:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
 801ac12:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac16:	44a9      	add	r9, r5
 801ac18:	9d01      	ldr	r5, [sp, #4]
 801ac1a:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
	for (i = 0; i < 16; ++i) {
 801ac1e:	3704      	adds	r7, #4
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac20:	ea25 0502 	bic.w	r5, r5, r2
 801ac24:	ea83 6372 	eor.w	r3, r3, r2, ror #25
	for (i = 0; i < 16; ++i) {
 801ac28:	2f40      	cmp	r7, #64	@ 0x40
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac2a:	444b      	add	r3, r9
 801ac2c:	ea02 090c 	and.w	r9, r2, ip
 801ac30:	ea85 0509 	eor.w	r5, r5, r9
		t2 = Sigma0(a) + Maj(a, b, c);
 801ac34:	ea06 090b 	and.w	r9, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac38:	442b      	add	r3, r5
		t2 = Sigma0(a) + Maj(a, b, c);
 801ac3a:	ea86 050b 	eor.w	r5, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ac3e:	4443      	add	r3, r8
	return (((a) >> n) | ((a) << (32 - n)));
 801ac40:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
 801ac44:	ea05 0504 	and.w	r5, r5, r4
 801ac48:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
 801ac4c:	ea85 0509 	eor.w	r5, r5, r9
 801ac50:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
 801ac54:	44a8      	add	r8, r5
		h = g; g = f; f = e; e = d + t1;
 801ac56:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
 801ac5a:	46de      	mov	lr, fp
 801ac5c:	4443      	add	r3, r8
 801ac5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ac62:	9300      	str	r3, [sp, #0]
	for (i = 0; i < 16; ++i) {
 801ac64:	f040 8082 	bne.w	801ad6c <compress+0x1a4>
 801ac68:	4b48      	ldr	r3, [pc, #288]	@ (801ad8c <compress+0x1c4>)
 801ac6a:	f04f 0a10 	mov.w	sl, #16
 801ac6e:	930b      	str	r3, [sp, #44]	@ 0x2c
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
 801ac70:	4651      	mov	r1, sl
 801ac72:	f10a 0a01 	add.w	sl, sl, #1
 801ac76:	ab1c      	add	r3, sp, #112	@ 0x70
 801ac78:	f00a 070f 	and.w	r7, sl, #15
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801ac7c:	f001 090f 	and.w	r9, r1, #15
	for ( ; i < 64; ++i) {
 801ac80:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
		s0 = work_space[(i+1)&0x0f];
 801ac84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801ac88:	f857 3c40 	ldr.w	r3, [r7, #-64]
		s1 = work_space[(i+14)&0x0f];
 801ac8c:	f101 070e 	add.w	r7, r1, #14
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801ac90:	f101 0109 	add.w	r1, r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
 801ac94:	ea4f 48b3 	mov.w	r8, r3, ror #18
		s0 = work_space[(i+1)&0x0f];
 801ac98:	9302      	str	r3, [sp, #8]
		s1 = work_space[(i+14)&0x0f];
 801ac9a:	f007 070f 	and.w	r7, r7, #15
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801ac9e:	f001 010f 	and.w	r1, r1, #15
		s0 = sigma0(s0);
 801aca2:	ea88 18f3 	eor.w	r8, r8, r3, ror #7
		s1 = work_space[(i+14)&0x0f];
 801aca6:	ab1c      	add	r3, sp, #112	@ 0x70
 801aca8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801acac:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801acb0:	eb03 0989 	add.w	r9, r3, r9, lsl #2
		s1 = work_space[(i+14)&0x0f];
 801acb4:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801acb8:	f851 1c40 	ldr.w	r1, [r1, #-64]
 801acbc:	f859 3c40 	ldr.w	r3, [r9, #-64]
	return (((a) >> n) | ((a) << (32 - n)));
 801acc0:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801acc4:	4419      	add	r1, r3
		s0 = sigma0(s0);
 801acc6:	9b02      	ldr	r3, [sp, #8]
		s1 = sigma1(s1);
 801acc8:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
		s0 = sigma0(s0);
 801accc:	ea88 08d3 	eor.w	r8, r8, r3, lsr #3
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801acd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
		s1 = sigma1(s1);
 801acd2:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801acd6:	ea2c 0705 	bic.w	r7, ip, r5
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801acda:	4441      	add	r1, r8
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801acdc:	ea05 0802 	and.w	r8, r5, r2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801ace0:	4471      	add	r1, lr
	return (((a) >> n) | ((a) << (32 - n)));
 801ace2:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ace6:	ea87 0708 	eor.w	r7, r7, r8
		t2 = Sigma0(a) + Maj(a, b, c);
 801acea:	ea04 0806 	and.w	r8, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801acee:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 801acf2:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801acf6:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
 801acfa:	4477      	add	r7, lr
 801acfc:	f853 ef04 	ldr.w	lr, [r3, #4]!
 801ad00:	4477      	add	r7, lr
 801ad02:	930b      	str	r3, [sp, #44]	@ 0x2c
	return (((a) >> n) | ((a) << (32 - n)));
 801ad04:	9b00      	ldr	r3, [sp, #0]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ad06:	440f      	add	r7, r1
 801ad08:	9901      	ldr	r1, [sp, #4]
	return (((a) >> n) | ((a) << (32 - n)));
 801ad0a:	ea4f 3e73 	mov.w	lr, r3, ror #13
 801ad0e:	f8cd c004 	str.w	ip, [sp, #4]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 801ad12:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
 801ad14:	ea84 0706 	eor.w	r7, r4, r6
 801ad18:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
 801ad1c:	ea07 0703 	and.w	r7, r7, r3
 801ad20:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
 801ad24:	ea87 0708 	eor.w	r7, r7, r8
 801ad28:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
 801ad2a:	eb01 0e0b 	add.w	lr, r1, fp
		d = c; c = b; b = a; a = t1 + t2;
 801ad2e:	46b3      	mov	fp, r6
 801ad30:	440f      	add	r7, r1
	for ( ; i < 64; ++i) {
 801ad32:	d123      	bne.n	801ad7c <compress+0x1b4>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 801ad34:	9b03      	ldr	r3, [sp, #12]
 801ad36:	9900      	ldr	r1, [sp, #0]
 801ad38:	443b      	add	r3, r7
 801ad3a:	6003      	str	r3, [r0, #0]
 801ad3c:	9b04      	ldr	r3, [sp, #16]
 801ad3e:	440b      	add	r3, r1
 801ad40:	6043      	str	r3, [r0, #4]
 801ad42:	9b05      	ldr	r3, [sp, #20]
 801ad44:	4423      	add	r3, r4
 801ad46:	6083      	str	r3, [r0, #8]
 801ad48:	9b06      	ldr	r3, [sp, #24]
 801ad4a:	4433      	add	r3, r6
 801ad4c:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 801ad4e:	9b07      	ldr	r3, [sp, #28]
 801ad50:	4473      	add	r3, lr
 801ad52:	6103      	str	r3, [r0, #16]
 801ad54:	9b08      	ldr	r3, [sp, #32]
 801ad56:	442b      	add	r3, r5
 801ad58:	6143      	str	r3, [r0, #20]
 801ad5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ad5c:	4413      	add	r3, r2
 801ad5e:	6183      	str	r3, [r0, #24]
 801ad60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ad62:	4463      	add	r3, ip
 801ad64:	61c3      	str	r3, [r0, #28]
}
 801ad66:	b01d      	add	sp, #116	@ 0x74
 801ad68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad6c:	46b3      	mov	fp, r6
 801ad6e:	f8cd c004 	str.w	ip, [sp, #4]
 801ad72:	4626      	mov	r6, r4
 801ad74:	4694      	mov	ip, r2
 801ad76:	9c00      	ldr	r4, [sp, #0]
 801ad78:	462a      	mov	r2, r5
 801ad7a:	e744      	b.n	801ac06 <compress+0x3e>
 801ad7c:	4694      	mov	ip, r2
 801ad7e:	4626      	mov	r6, r4
 801ad80:	462a      	mov	r2, r5
 801ad82:	9c00      	ldr	r4, [sp, #0]
 801ad84:	4675      	mov	r5, lr
 801ad86:	9700      	str	r7, [sp, #0]
 801ad88:	e772      	b.n	801ac70 <compress+0xa8>
 801ad8a:	bf00      	nop
 801ad8c:	0801c638 	.word	0x0801c638
 801ad90:	0801c5fc 	.word	0x0801c5fc

0801ad94 <tc_sha256_init>:
{
 801ad94:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
 801ad96:	4604      	mov	r4, r0
 801ad98:	b1c8      	cbz	r0, 801adce <tc_sha256_init+0x3a>
	_set((uint8_t *) s, 0x00, sizeof(*s));
 801ad9a:	2270      	movs	r2, #112	@ 0x70
 801ad9c:	2100      	movs	r1, #0
 801ad9e:	f000 f8b6 	bl	801af0e <_set>
	s->iv[1] = 0xbb67ae85;
 801ada2:	4b0b      	ldr	r3, [pc, #44]	@ (801add0 <tc_sha256_init+0x3c>)
 801ada4:	4a0b      	ldr	r2, [pc, #44]	@ (801add4 <tc_sha256_init+0x40>)
	s->iv[3] = 0xa54ff53a;
 801ada6:	490c      	ldr	r1, [pc, #48]	@ (801add8 <tc_sha256_init+0x44>)
	s->iv[5] = 0x9b05688c;
 801ada8:	480c      	ldr	r0, [pc, #48]	@ (801addc <tc_sha256_init+0x48>)
	s->iv[1] = 0xbb67ae85;
 801adaa:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
 801adae:	4b0c      	ldr	r3, [pc, #48]	@ (801ade0 <tc_sha256_init+0x4c>)
 801adb0:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
 801adb4:	4b0b      	ldr	r3, [pc, #44]	@ (801ade4 <tc_sha256_init+0x50>)
 801adb6:	e9c4 0304 	strd	r0, r3, [r4, #16]
	s->iv[6] = 0x1f83d9ab;
 801adba:	4b0b      	ldr	r3, [pc, #44]	@ (801ade8 <tc_sha256_init+0x54>)
	return TC_CRYPTO_SUCCESS;
 801adbc:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
 801adbe:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
 801adc0:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 801adc4:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 801adc8:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 801adcc:	61e3      	str	r3, [r4, #28]
}
 801adce:	bd10      	pop	{r4, pc}
 801add0:	bb67ae85 	.word	0xbb67ae85
 801add4:	6a09e667 	.word	0x6a09e667
 801add8:	3c6ef372 	.word	0x3c6ef372
 801addc:	510e527f 	.word	0x510e527f
 801ade0:	a54ff53a 	.word	0xa54ff53a
 801ade4:	9b05688c 	.word	0x9b05688c
 801ade8:	1f83d9ab 	.word	0x1f83d9ab

0801adec <tc_sha256_update>:
{
 801adec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801adee:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
 801adf0:	b110      	cbz	r0, 801adf8 <tc_sha256_update+0xc>
 801adf2:	b1f9      	cbz	r1, 801ae34 <tc_sha256_update+0x48>
	} else if (datalen == 0) {
 801adf4:	b90a      	cbnz	r2, 801adfa <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
 801adf6:	2001      	movs	r0, #1
}
 801adf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	while (datalen-- > 0) {
 801adfa:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
 801adfc:	f100 0628 	add.w	r6, r0, #40	@ 0x28
			s->leftover_offset = 0;
 801ae00:	2700      	movs	r7, #0
		s->leftover[s->leftover_offset++] = *(data++);
 801ae02:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 801ae04:	1c5a      	adds	r2, r3, #1
 801ae06:	4403      	add	r3, r0
 801ae08:	6682      	str	r2, [r0, #104]	@ 0x68
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 801ae0a:	2a3f      	cmp	r2, #63	@ 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
 801ae0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae10:	f883 1028 	strb.w	r1, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 801ae14:	d90b      	bls.n	801ae2e <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
 801ae16:	4631      	mov	r1, r6
 801ae18:	f7ff fed6 	bl	801abc8 <compress>
			s->leftover_offset = 0;
 801ae1c:	6687      	str	r7, [r0, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 801ae1e:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
 801ae22:	f513 7300 	adds.w	r3, r3, #512	@ 0x200
 801ae26:	f142 0200 	adc.w	r2, r2, #0
 801ae2a:	e9c0 3208 	strd	r3, r2, [r0, #32]
	while (datalen-- > 0) {
 801ae2e:	42a5      	cmp	r5, r4
 801ae30:	d1e7      	bne.n	801ae02 <tc_sha256_update+0x16>
 801ae32:	e7e0      	b.n	801adf6 <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
 801ae34:	4608      	mov	r0, r1
 801ae36:	e7df      	b.n	801adf8 <tc_sha256_update+0xc>

0801ae38 <tc_sha256_final>:
{
 801ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae3a:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
 801ae3c:	4605      	mov	r5, r0
 801ae3e:	2800      	cmp	r0, #0
 801ae40:	d055      	beq.n	801aeee <tc_sha256_final+0xb6>
 801ae42:	2900      	cmp	r1, #0
 801ae44:	d054      	beq.n	801aef0 <tc_sha256_final+0xb8>
	s->bits_hashed += (s->leftover_offset << 3);
 801ae46:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 801ae48:	2700      	movs	r7, #0
 801ae4a:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 801ae4e:	00d8      	lsls	r0, r3, #3
 801ae50:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
 801ae54:	1812      	adds	r2, r2, r0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 801ae56:	f103 0001 	add.w	r0, r3, #1
 801ae5a:	4423      	add	r3, r4
	s->bits_hashed += (s->leftover_offset << 3);
 801ae5c:	f141 0100 	adc.w	r1, r1, #0
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 801ae60:	2838      	cmp	r0, #56	@ 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 801ae62:	66a0      	str	r0, [r4, #104]	@ 0x68
	s->bits_hashed += (s->leftover_offset << 3);
 801ae64:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 801ae68:	f04f 0280 	mov.w	r2, #128	@ 0x80
 801ae6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 801ae70:	d90a      	bls.n	801ae88 <tc_sha256_final+0x50>
		_set(s->leftover + s->leftover_offset, 0x00,
 801ae72:	f1c0 0240 	rsb	r2, r0, #64	@ 0x40
 801ae76:	4639      	mov	r1, r7
 801ae78:	4430      	add	r0, r6
 801ae7a:	f000 f848 	bl	801af0e <_set>
		compress(s->iv, s->leftover);
 801ae7e:	4631      	mov	r1, r6
 801ae80:	4620      	mov	r0, r4
 801ae82:	f7ff fea1 	bl	801abc8 <compress>
		s->leftover_offset = 0;
 801ae86:	66a7      	str	r7, [r4, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 801ae88:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 801ae8a:	2100      	movs	r1, #0
 801ae8c:	f1c0 0238 	rsb	r2, r0, #56	@ 0x38
 801ae90:	4430      	add	r0, r6
 801ae92:	f000 f83c 	bl	801af0e <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 801ae96:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
 801ae98:	4631      	mov	r1, r6
 801ae9a:	4620      	mov	r0, r4
 801ae9c:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 801ae9e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 801aea0:	6662      	str	r2, [r4, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 801aea2:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 801aea4:	f884 3063 	strb.w	r3, [r4, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 801aea8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 801aeac:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 801aeae:	0e1b      	lsrs	r3, r3, #24
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 801aeb0:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 801aeb4:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
	compress(s->iv, s->leftover);
 801aeb8:	f7ff fe86 	bl	801abc8 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 801aebc:	1d2b      	adds	r3, r5, #4
 801aebe:	1f21      	subs	r1, r4, #4
 801aec0:	3524      	adds	r5, #36	@ 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
 801aec2:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 801aec6:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
 801aec8:	0e10      	lsrs	r0, r2, #24
		*digest++ = (uint8_t)(t);
 801aeca:	f803 2c05 	strb.w	r2, [r3, #-5]
		*digest++ = (uint8_t)(t >> 24);
 801aece:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
 801aed2:	0c10      	lsrs	r0, r2, #16
 801aed4:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
 801aed8:	0a10      	lsrs	r0, r2, #8
 801aeda:	f803 0c06 	strb.w	r0, [r3, #-6]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 801aede:	42ab      	cmp	r3, r5
 801aee0:	d1ef      	bne.n	801aec2 <tc_sha256_final+0x8a>
	_set(s, 0, sizeof(*s));
 801aee2:	4620      	mov	r0, r4
 801aee4:	2270      	movs	r2, #112	@ 0x70
 801aee6:	2100      	movs	r1, #0
 801aee8:	f000 f811 	bl	801af0e <_set>
	return TC_CRYPTO_SUCCESS;
 801aeec:	2001      	movs	r0, #1
}
 801aeee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 801aef0:	4608      	mov	r0, r1
 801aef2:	e7fc      	b.n	801aeee <tc_sha256_final+0xb6>

0801aef4 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 801aef4:	b538      	push	{r3, r4, r5, lr}
 801aef6:	460d      	mov	r5, r1
 801aef8:	461c      	mov	r4, r3
 801aefa:	4611      	mov	r1, r2
	if (from_len <= to_len) {
 801aefc:	42ab      	cmp	r3, r5
 801aefe:	d804      	bhi.n	801af0a <_copy+0x16>
		(void)memcpy(to, from, from_len);
 801af00:	461a      	mov	r2, r3
 801af02:	f000 fa98 	bl	801b436 <memcpy>
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
 801af06:	4620      	mov	r0, r4
 801af08:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
 801af0a:	2400      	movs	r4, #0
 801af0c:	e7fb      	b.n	801af06 <_copy+0x12>

0801af0e <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
	(void)memset(to, val, len);
 801af0e:	f000 ba06 	b.w	801b31e <memset>

0801af12 <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 801af12:	09c3      	lsrs	r3, r0, #7
 801af14:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801af18:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 801af1c:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 801af20:	b2c0      	uxtb	r0, r0
 801af22:	4770      	bx	lr

0801af24 <__assert_func>:
 801af24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801af26:	4614      	mov	r4, r2
 801af28:	461a      	mov	r2, r3
 801af2a:	4b09      	ldr	r3, [pc, #36]	@ (801af50 <__assert_func+0x2c>)
 801af2c:	681b      	ldr	r3, [r3, #0]
 801af2e:	4605      	mov	r5, r0
 801af30:	68d8      	ldr	r0, [r3, #12]
 801af32:	b14c      	cbz	r4, 801af48 <__assert_func+0x24>
 801af34:	4b07      	ldr	r3, [pc, #28]	@ (801af54 <__assert_func+0x30>)
 801af36:	9100      	str	r1, [sp, #0]
 801af38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801af3c:	4906      	ldr	r1, [pc, #24]	@ (801af58 <__assert_func+0x34>)
 801af3e:	462b      	mov	r3, r5
 801af40:	f000 f960 	bl	801b204 <fiprintf>
 801af44:	f000 fa85 	bl	801b452 <abort>
 801af48:	4b04      	ldr	r3, [pc, #16]	@ (801af5c <__assert_func+0x38>)
 801af4a:	461c      	mov	r4, r3
 801af4c:	e7f3      	b.n	801af36 <__assert_func+0x12>
 801af4e:	bf00      	nop
 801af50:	20000018 	.word	0x20000018
 801af54:	0801c27c 	.word	0x0801c27c
 801af58:	0801c289 	.word	0x0801c289
 801af5c:	0801c06b 	.word	0x0801c06b

0801af60 <sbrk_aligned>:
 801af60:	b570      	push	{r4, r5, r6, lr}
 801af62:	4e0f      	ldr	r6, [pc, #60]	@ (801afa0 <sbrk_aligned+0x40>)
 801af64:	460c      	mov	r4, r1
 801af66:	6831      	ldr	r1, [r6, #0]
 801af68:	4605      	mov	r5, r0
 801af6a:	b911      	cbnz	r1, 801af72 <sbrk_aligned+0x12>
 801af6c:	f000 fa14 	bl	801b398 <_sbrk_r>
 801af70:	6030      	str	r0, [r6, #0]
 801af72:	4621      	mov	r1, r4
 801af74:	4628      	mov	r0, r5
 801af76:	f000 fa0f 	bl	801b398 <_sbrk_r>
 801af7a:	1c43      	adds	r3, r0, #1
 801af7c:	d103      	bne.n	801af86 <sbrk_aligned+0x26>
 801af7e:	f04f 34ff 	mov.w	r4, #4294967295
 801af82:	4620      	mov	r0, r4
 801af84:	bd70      	pop	{r4, r5, r6, pc}
 801af86:	1cc4      	adds	r4, r0, #3
 801af88:	f024 0403 	bic.w	r4, r4, #3
 801af8c:	42a0      	cmp	r0, r4
 801af8e:	d0f8      	beq.n	801af82 <sbrk_aligned+0x22>
 801af90:	1a21      	subs	r1, r4, r0
 801af92:	4628      	mov	r0, r5
 801af94:	f000 fa00 	bl	801b398 <_sbrk_r>
 801af98:	3001      	adds	r0, #1
 801af9a:	d1f2      	bne.n	801af82 <sbrk_aligned+0x22>
 801af9c:	e7ef      	b.n	801af7e <sbrk_aligned+0x1e>
 801af9e:	bf00      	nop
 801afa0:	20001954 	.word	0x20001954

0801afa4 <_malloc_r>:
 801afa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801afa8:	1ccd      	adds	r5, r1, #3
 801afaa:	f025 0503 	bic.w	r5, r5, #3
 801afae:	3508      	adds	r5, #8
 801afb0:	2d0c      	cmp	r5, #12
 801afb2:	bf38      	it	cc
 801afb4:	250c      	movcc	r5, #12
 801afb6:	2d00      	cmp	r5, #0
 801afb8:	4606      	mov	r6, r0
 801afba:	db01      	blt.n	801afc0 <_malloc_r+0x1c>
 801afbc:	42a9      	cmp	r1, r5
 801afbe:	d904      	bls.n	801afca <_malloc_r+0x26>
 801afc0:	230c      	movs	r3, #12
 801afc2:	6033      	str	r3, [r6, #0]
 801afc4:	2000      	movs	r0, #0
 801afc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801afca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b0a0 <_malloc_r+0xfc>
 801afce:	f000 f869 	bl	801b0a4 <__malloc_lock>
 801afd2:	f8d8 3000 	ldr.w	r3, [r8]
 801afd6:	461c      	mov	r4, r3
 801afd8:	bb44      	cbnz	r4, 801b02c <_malloc_r+0x88>
 801afda:	4629      	mov	r1, r5
 801afdc:	4630      	mov	r0, r6
 801afde:	f7ff ffbf 	bl	801af60 <sbrk_aligned>
 801afe2:	1c43      	adds	r3, r0, #1
 801afe4:	4604      	mov	r4, r0
 801afe6:	d158      	bne.n	801b09a <_malloc_r+0xf6>
 801afe8:	f8d8 4000 	ldr.w	r4, [r8]
 801afec:	4627      	mov	r7, r4
 801afee:	2f00      	cmp	r7, #0
 801aff0:	d143      	bne.n	801b07a <_malloc_r+0xd6>
 801aff2:	2c00      	cmp	r4, #0
 801aff4:	d04b      	beq.n	801b08e <_malloc_r+0xea>
 801aff6:	6823      	ldr	r3, [r4, #0]
 801aff8:	4639      	mov	r1, r7
 801affa:	4630      	mov	r0, r6
 801affc:	eb04 0903 	add.w	r9, r4, r3
 801b000:	f000 f9ca 	bl	801b398 <_sbrk_r>
 801b004:	4581      	cmp	r9, r0
 801b006:	d142      	bne.n	801b08e <_malloc_r+0xea>
 801b008:	6821      	ldr	r1, [r4, #0]
 801b00a:	1a6d      	subs	r5, r5, r1
 801b00c:	4629      	mov	r1, r5
 801b00e:	4630      	mov	r0, r6
 801b010:	f7ff ffa6 	bl	801af60 <sbrk_aligned>
 801b014:	3001      	adds	r0, #1
 801b016:	d03a      	beq.n	801b08e <_malloc_r+0xea>
 801b018:	6823      	ldr	r3, [r4, #0]
 801b01a:	442b      	add	r3, r5
 801b01c:	6023      	str	r3, [r4, #0]
 801b01e:	f8d8 3000 	ldr.w	r3, [r8]
 801b022:	685a      	ldr	r2, [r3, #4]
 801b024:	bb62      	cbnz	r2, 801b080 <_malloc_r+0xdc>
 801b026:	f8c8 7000 	str.w	r7, [r8]
 801b02a:	e00f      	b.n	801b04c <_malloc_r+0xa8>
 801b02c:	6822      	ldr	r2, [r4, #0]
 801b02e:	1b52      	subs	r2, r2, r5
 801b030:	d420      	bmi.n	801b074 <_malloc_r+0xd0>
 801b032:	2a0b      	cmp	r2, #11
 801b034:	d917      	bls.n	801b066 <_malloc_r+0xc2>
 801b036:	1961      	adds	r1, r4, r5
 801b038:	42a3      	cmp	r3, r4
 801b03a:	6025      	str	r5, [r4, #0]
 801b03c:	bf18      	it	ne
 801b03e:	6059      	strne	r1, [r3, #4]
 801b040:	6863      	ldr	r3, [r4, #4]
 801b042:	bf08      	it	eq
 801b044:	f8c8 1000 	streq.w	r1, [r8]
 801b048:	5162      	str	r2, [r4, r5]
 801b04a:	604b      	str	r3, [r1, #4]
 801b04c:	4630      	mov	r0, r6
 801b04e:	f000 f82f 	bl	801b0b0 <__malloc_unlock>
 801b052:	f104 000b 	add.w	r0, r4, #11
 801b056:	1d23      	adds	r3, r4, #4
 801b058:	f020 0007 	bic.w	r0, r0, #7
 801b05c:	1ac2      	subs	r2, r0, r3
 801b05e:	bf1c      	itt	ne
 801b060:	1a1b      	subne	r3, r3, r0
 801b062:	50a3      	strne	r3, [r4, r2]
 801b064:	e7af      	b.n	801afc6 <_malloc_r+0x22>
 801b066:	6862      	ldr	r2, [r4, #4]
 801b068:	42a3      	cmp	r3, r4
 801b06a:	bf0c      	ite	eq
 801b06c:	f8c8 2000 	streq.w	r2, [r8]
 801b070:	605a      	strne	r2, [r3, #4]
 801b072:	e7eb      	b.n	801b04c <_malloc_r+0xa8>
 801b074:	4623      	mov	r3, r4
 801b076:	6864      	ldr	r4, [r4, #4]
 801b078:	e7ae      	b.n	801afd8 <_malloc_r+0x34>
 801b07a:	463c      	mov	r4, r7
 801b07c:	687f      	ldr	r7, [r7, #4]
 801b07e:	e7b6      	b.n	801afee <_malloc_r+0x4a>
 801b080:	461a      	mov	r2, r3
 801b082:	685b      	ldr	r3, [r3, #4]
 801b084:	42a3      	cmp	r3, r4
 801b086:	d1fb      	bne.n	801b080 <_malloc_r+0xdc>
 801b088:	2300      	movs	r3, #0
 801b08a:	6053      	str	r3, [r2, #4]
 801b08c:	e7de      	b.n	801b04c <_malloc_r+0xa8>
 801b08e:	230c      	movs	r3, #12
 801b090:	6033      	str	r3, [r6, #0]
 801b092:	4630      	mov	r0, r6
 801b094:	f000 f80c 	bl	801b0b0 <__malloc_unlock>
 801b098:	e794      	b.n	801afc4 <_malloc_r+0x20>
 801b09a:	6005      	str	r5, [r0, #0]
 801b09c:	e7d6      	b.n	801b04c <_malloc_r+0xa8>
 801b09e:	bf00      	nop
 801b0a0:	20001958 	.word	0x20001958

0801b0a4 <__malloc_lock>:
 801b0a4:	4801      	ldr	r0, [pc, #4]	@ (801b0ac <__malloc_lock+0x8>)
 801b0a6:	f000 b9c4 	b.w	801b432 <__retarget_lock_acquire_recursive>
 801b0aa:	bf00      	nop
 801b0ac:	20001a9c 	.word	0x20001a9c

0801b0b0 <__malloc_unlock>:
 801b0b0:	4801      	ldr	r0, [pc, #4]	@ (801b0b8 <__malloc_unlock+0x8>)
 801b0b2:	f000 b9bf 	b.w	801b434 <__retarget_lock_release_recursive>
 801b0b6:	bf00      	nop
 801b0b8:	20001a9c 	.word	0x20001a9c

0801b0bc <std>:
 801b0bc:	2300      	movs	r3, #0
 801b0be:	b510      	push	{r4, lr}
 801b0c0:	4604      	mov	r4, r0
 801b0c2:	e9c0 3300 	strd	r3, r3, [r0]
 801b0c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b0ca:	6083      	str	r3, [r0, #8]
 801b0cc:	8181      	strh	r1, [r0, #12]
 801b0ce:	6643      	str	r3, [r0, #100]	@ 0x64
 801b0d0:	81c2      	strh	r2, [r0, #14]
 801b0d2:	6183      	str	r3, [r0, #24]
 801b0d4:	4619      	mov	r1, r3
 801b0d6:	2208      	movs	r2, #8
 801b0d8:	305c      	adds	r0, #92	@ 0x5c
 801b0da:	f000 f920 	bl	801b31e <memset>
 801b0de:	4b0d      	ldr	r3, [pc, #52]	@ (801b114 <std+0x58>)
 801b0e0:	6263      	str	r3, [r4, #36]	@ 0x24
 801b0e2:	4b0d      	ldr	r3, [pc, #52]	@ (801b118 <std+0x5c>)
 801b0e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801b0e6:	4b0d      	ldr	r3, [pc, #52]	@ (801b11c <std+0x60>)
 801b0e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801b0ea:	4b0d      	ldr	r3, [pc, #52]	@ (801b120 <std+0x64>)
 801b0ec:	6323      	str	r3, [r4, #48]	@ 0x30
 801b0ee:	4b0d      	ldr	r3, [pc, #52]	@ (801b124 <std+0x68>)
 801b0f0:	6224      	str	r4, [r4, #32]
 801b0f2:	429c      	cmp	r4, r3
 801b0f4:	d006      	beq.n	801b104 <std+0x48>
 801b0f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801b0fa:	4294      	cmp	r4, r2
 801b0fc:	d002      	beq.n	801b104 <std+0x48>
 801b0fe:	33d0      	adds	r3, #208	@ 0xd0
 801b100:	429c      	cmp	r4, r3
 801b102:	d105      	bne.n	801b110 <std+0x54>
 801b104:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801b108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b10c:	f000 b990 	b.w	801b430 <__retarget_lock_init_recursive>
 801b110:	bd10      	pop	{r4, pc}
 801b112:	bf00      	nop
 801b114:	0801b265 	.word	0x0801b265
 801b118:	0801b287 	.word	0x0801b287
 801b11c:	0801b2bf 	.word	0x0801b2bf
 801b120:	0801b2e3 	.word	0x0801b2e3
 801b124:	2000195c 	.word	0x2000195c

0801b128 <stdio_exit_handler>:
 801b128:	4a02      	ldr	r2, [pc, #8]	@ (801b134 <stdio_exit_handler+0xc>)
 801b12a:	4903      	ldr	r1, [pc, #12]	@ (801b138 <stdio_exit_handler+0x10>)
 801b12c:	4803      	ldr	r0, [pc, #12]	@ (801b13c <stdio_exit_handler+0x14>)
 801b12e:	f000 b87b 	b.w	801b228 <_fwalk_sglue>
 801b132:	bf00      	nop
 801b134:	2000000c 	.word	0x2000000c
 801b138:	0801bb99 	.word	0x0801bb99
 801b13c:	2000001c 	.word	0x2000001c

0801b140 <cleanup_stdio>:
 801b140:	6841      	ldr	r1, [r0, #4]
 801b142:	4b0c      	ldr	r3, [pc, #48]	@ (801b174 <cleanup_stdio+0x34>)
 801b144:	4299      	cmp	r1, r3
 801b146:	b510      	push	{r4, lr}
 801b148:	4604      	mov	r4, r0
 801b14a:	d001      	beq.n	801b150 <cleanup_stdio+0x10>
 801b14c:	f000 fd24 	bl	801bb98 <_fflush_r>
 801b150:	68a1      	ldr	r1, [r4, #8]
 801b152:	4b09      	ldr	r3, [pc, #36]	@ (801b178 <cleanup_stdio+0x38>)
 801b154:	4299      	cmp	r1, r3
 801b156:	d002      	beq.n	801b15e <cleanup_stdio+0x1e>
 801b158:	4620      	mov	r0, r4
 801b15a:	f000 fd1d 	bl	801bb98 <_fflush_r>
 801b15e:	68e1      	ldr	r1, [r4, #12]
 801b160:	4b06      	ldr	r3, [pc, #24]	@ (801b17c <cleanup_stdio+0x3c>)
 801b162:	4299      	cmp	r1, r3
 801b164:	d004      	beq.n	801b170 <cleanup_stdio+0x30>
 801b166:	4620      	mov	r0, r4
 801b168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b16c:	f000 bd14 	b.w	801bb98 <_fflush_r>
 801b170:	bd10      	pop	{r4, pc}
 801b172:	bf00      	nop
 801b174:	2000195c 	.word	0x2000195c
 801b178:	200019c4 	.word	0x200019c4
 801b17c:	20001a2c 	.word	0x20001a2c

0801b180 <global_stdio_init.part.0>:
 801b180:	b510      	push	{r4, lr}
 801b182:	4b0b      	ldr	r3, [pc, #44]	@ (801b1b0 <global_stdio_init.part.0+0x30>)
 801b184:	4c0b      	ldr	r4, [pc, #44]	@ (801b1b4 <global_stdio_init.part.0+0x34>)
 801b186:	4a0c      	ldr	r2, [pc, #48]	@ (801b1b8 <global_stdio_init.part.0+0x38>)
 801b188:	601a      	str	r2, [r3, #0]
 801b18a:	4620      	mov	r0, r4
 801b18c:	2200      	movs	r2, #0
 801b18e:	2104      	movs	r1, #4
 801b190:	f7ff ff94 	bl	801b0bc <std>
 801b194:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801b198:	2201      	movs	r2, #1
 801b19a:	2109      	movs	r1, #9
 801b19c:	f7ff ff8e 	bl	801b0bc <std>
 801b1a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801b1a4:	2202      	movs	r2, #2
 801b1a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1aa:	2112      	movs	r1, #18
 801b1ac:	f7ff bf86 	b.w	801b0bc <std>
 801b1b0:	20001a94 	.word	0x20001a94
 801b1b4:	2000195c 	.word	0x2000195c
 801b1b8:	0801b129 	.word	0x0801b129

0801b1bc <__sfp_lock_acquire>:
 801b1bc:	4801      	ldr	r0, [pc, #4]	@ (801b1c4 <__sfp_lock_acquire+0x8>)
 801b1be:	f000 b938 	b.w	801b432 <__retarget_lock_acquire_recursive>
 801b1c2:	bf00      	nop
 801b1c4:	20001a9d 	.word	0x20001a9d

0801b1c8 <__sfp_lock_release>:
 801b1c8:	4801      	ldr	r0, [pc, #4]	@ (801b1d0 <__sfp_lock_release+0x8>)
 801b1ca:	f000 b933 	b.w	801b434 <__retarget_lock_release_recursive>
 801b1ce:	bf00      	nop
 801b1d0:	20001a9d 	.word	0x20001a9d

0801b1d4 <__sinit>:
 801b1d4:	b510      	push	{r4, lr}
 801b1d6:	4604      	mov	r4, r0
 801b1d8:	f7ff fff0 	bl	801b1bc <__sfp_lock_acquire>
 801b1dc:	6a23      	ldr	r3, [r4, #32]
 801b1de:	b11b      	cbz	r3, 801b1e8 <__sinit+0x14>
 801b1e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1e4:	f7ff bff0 	b.w	801b1c8 <__sfp_lock_release>
 801b1e8:	4b04      	ldr	r3, [pc, #16]	@ (801b1fc <__sinit+0x28>)
 801b1ea:	6223      	str	r3, [r4, #32]
 801b1ec:	4b04      	ldr	r3, [pc, #16]	@ (801b200 <__sinit+0x2c>)
 801b1ee:	681b      	ldr	r3, [r3, #0]
 801b1f0:	2b00      	cmp	r3, #0
 801b1f2:	d1f5      	bne.n	801b1e0 <__sinit+0xc>
 801b1f4:	f7ff ffc4 	bl	801b180 <global_stdio_init.part.0>
 801b1f8:	e7f2      	b.n	801b1e0 <__sinit+0xc>
 801b1fa:	bf00      	nop
 801b1fc:	0801b141 	.word	0x0801b141
 801b200:	20001a94 	.word	0x20001a94

0801b204 <fiprintf>:
 801b204:	b40e      	push	{r1, r2, r3}
 801b206:	b503      	push	{r0, r1, lr}
 801b208:	4601      	mov	r1, r0
 801b20a:	ab03      	add	r3, sp, #12
 801b20c:	4805      	ldr	r0, [pc, #20]	@ (801b224 <fiprintf+0x20>)
 801b20e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b212:	6800      	ldr	r0, [r0, #0]
 801b214:	9301      	str	r3, [sp, #4]
 801b216:	f000 f997 	bl	801b548 <_vfiprintf_r>
 801b21a:	b002      	add	sp, #8
 801b21c:	f85d eb04 	ldr.w	lr, [sp], #4
 801b220:	b003      	add	sp, #12
 801b222:	4770      	bx	lr
 801b224:	20000018 	.word	0x20000018

0801b228 <_fwalk_sglue>:
 801b228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b22c:	4607      	mov	r7, r0
 801b22e:	4688      	mov	r8, r1
 801b230:	4614      	mov	r4, r2
 801b232:	2600      	movs	r6, #0
 801b234:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b238:	f1b9 0901 	subs.w	r9, r9, #1
 801b23c:	d505      	bpl.n	801b24a <_fwalk_sglue+0x22>
 801b23e:	6824      	ldr	r4, [r4, #0]
 801b240:	2c00      	cmp	r4, #0
 801b242:	d1f7      	bne.n	801b234 <_fwalk_sglue+0xc>
 801b244:	4630      	mov	r0, r6
 801b246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b24a:	89ab      	ldrh	r3, [r5, #12]
 801b24c:	2b01      	cmp	r3, #1
 801b24e:	d907      	bls.n	801b260 <_fwalk_sglue+0x38>
 801b250:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b254:	3301      	adds	r3, #1
 801b256:	d003      	beq.n	801b260 <_fwalk_sglue+0x38>
 801b258:	4629      	mov	r1, r5
 801b25a:	4638      	mov	r0, r7
 801b25c:	47c0      	blx	r8
 801b25e:	4306      	orrs	r6, r0
 801b260:	3568      	adds	r5, #104	@ 0x68
 801b262:	e7e9      	b.n	801b238 <_fwalk_sglue+0x10>

0801b264 <__sread>:
 801b264:	b510      	push	{r4, lr}
 801b266:	460c      	mov	r4, r1
 801b268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b26c:	f000 f882 	bl	801b374 <_read_r>
 801b270:	2800      	cmp	r0, #0
 801b272:	bfab      	itete	ge
 801b274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801b276:	89a3      	ldrhlt	r3, [r4, #12]
 801b278:	181b      	addge	r3, r3, r0
 801b27a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801b27e:	bfac      	ite	ge
 801b280:	6563      	strge	r3, [r4, #84]	@ 0x54
 801b282:	81a3      	strhlt	r3, [r4, #12]
 801b284:	bd10      	pop	{r4, pc}

0801b286 <__swrite>:
 801b286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b28a:	461f      	mov	r7, r3
 801b28c:	898b      	ldrh	r3, [r1, #12]
 801b28e:	05db      	lsls	r3, r3, #23
 801b290:	4605      	mov	r5, r0
 801b292:	460c      	mov	r4, r1
 801b294:	4616      	mov	r6, r2
 801b296:	d505      	bpl.n	801b2a4 <__swrite+0x1e>
 801b298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b29c:	2302      	movs	r3, #2
 801b29e:	2200      	movs	r2, #0
 801b2a0:	f000 f856 	bl	801b350 <_lseek_r>
 801b2a4:	89a3      	ldrh	r3, [r4, #12]
 801b2a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b2aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b2ae:	81a3      	strh	r3, [r4, #12]
 801b2b0:	4632      	mov	r2, r6
 801b2b2:	463b      	mov	r3, r7
 801b2b4:	4628      	mov	r0, r5
 801b2b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b2ba:	f000 b87d 	b.w	801b3b8 <_write_r>

0801b2be <__sseek>:
 801b2be:	b510      	push	{r4, lr}
 801b2c0:	460c      	mov	r4, r1
 801b2c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2c6:	f000 f843 	bl	801b350 <_lseek_r>
 801b2ca:	1c43      	adds	r3, r0, #1
 801b2cc:	89a3      	ldrh	r3, [r4, #12]
 801b2ce:	bf15      	itete	ne
 801b2d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801b2d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801b2d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801b2da:	81a3      	strheq	r3, [r4, #12]
 801b2dc:	bf18      	it	ne
 801b2de:	81a3      	strhne	r3, [r4, #12]
 801b2e0:	bd10      	pop	{r4, pc}

0801b2e2 <__sclose>:
 801b2e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2e6:	f000 b823 	b.w	801b330 <_close_r>

0801b2ea <memmove>:
 801b2ea:	4288      	cmp	r0, r1
 801b2ec:	b510      	push	{r4, lr}
 801b2ee:	eb01 0402 	add.w	r4, r1, r2
 801b2f2:	d902      	bls.n	801b2fa <memmove+0x10>
 801b2f4:	4284      	cmp	r4, r0
 801b2f6:	4623      	mov	r3, r4
 801b2f8:	d807      	bhi.n	801b30a <memmove+0x20>
 801b2fa:	1e43      	subs	r3, r0, #1
 801b2fc:	42a1      	cmp	r1, r4
 801b2fe:	d008      	beq.n	801b312 <memmove+0x28>
 801b300:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b304:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b308:	e7f8      	b.n	801b2fc <memmove+0x12>
 801b30a:	4402      	add	r2, r0
 801b30c:	4601      	mov	r1, r0
 801b30e:	428a      	cmp	r2, r1
 801b310:	d100      	bne.n	801b314 <memmove+0x2a>
 801b312:	bd10      	pop	{r4, pc}
 801b314:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b318:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b31c:	e7f7      	b.n	801b30e <memmove+0x24>

0801b31e <memset>:
 801b31e:	4402      	add	r2, r0
 801b320:	4603      	mov	r3, r0
 801b322:	4293      	cmp	r3, r2
 801b324:	d100      	bne.n	801b328 <memset+0xa>
 801b326:	4770      	bx	lr
 801b328:	f803 1b01 	strb.w	r1, [r3], #1
 801b32c:	e7f9      	b.n	801b322 <memset+0x4>
	...

0801b330 <_close_r>:
 801b330:	b538      	push	{r3, r4, r5, lr}
 801b332:	4d06      	ldr	r5, [pc, #24]	@ (801b34c <_close_r+0x1c>)
 801b334:	2300      	movs	r3, #0
 801b336:	4604      	mov	r4, r0
 801b338:	4608      	mov	r0, r1
 801b33a:	602b      	str	r3, [r5, #0]
 801b33c:	f7fc fca9 	bl	8017c92 <_close>
 801b340:	1c43      	adds	r3, r0, #1
 801b342:	d102      	bne.n	801b34a <_close_r+0x1a>
 801b344:	682b      	ldr	r3, [r5, #0]
 801b346:	b103      	cbz	r3, 801b34a <_close_r+0x1a>
 801b348:	6023      	str	r3, [r4, #0]
 801b34a:	bd38      	pop	{r3, r4, r5, pc}
 801b34c:	20001a98 	.word	0x20001a98

0801b350 <_lseek_r>:
 801b350:	b538      	push	{r3, r4, r5, lr}
 801b352:	4d07      	ldr	r5, [pc, #28]	@ (801b370 <_lseek_r+0x20>)
 801b354:	4604      	mov	r4, r0
 801b356:	4608      	mov	r0, r1
 801b358:	4611      	mov	r1, r2
 801b35a:	2200      	movs	r2, #0
 801b35c:	602a      	str	r2, [r5, #0]
 801b35e:	461a      	mov	r2, r3
 801b360:	f7fc fca1 	bl	8017ca6 <_lseek>
 801b364:	1c43      	adds	r3, r0, #1
 801b366:	d102      	bne.n	801b36e <_lseek_r+0x1e>
 801b368:	682b      	ldr	r3, [r5, #0]
 801b36a:	b103      	cbz	r3, 801b36e <_lseek_r+0x1e>
 801b36c:	6023      	str	r3, [r4, #0]
 801b36e:	bd38      	pop	{r3, r4, r5, pc}
 801b370:	20001a98 	.word	0x20001a98

0801b374 <_read_r>:
 801b374:	b538      	push	{r3, r4, r5, lr}
 801b376:	4d07      	ldr	r5, [pc, #28]	@ (801b394 <_read_r+0x20>)
 801b378:	4604      	mov	r4, r0
 801b37a:	4608      	mov	r0, r1
 801b37c:	4611      	mov	r1, r2
 801b37e:	2200      	movs	r2, #0
 801b380:	602a      	str	r2, [r5, #0]
 801b382:	461a      	mov	r2, r3
 801b384:	f7fc fc69 	bl	8017c5a <_read>
 801b388:	1c43      	adds	r3, r0, #1
 801b38a:	d102      	bne.n	801b392 <_read_r+0x1e>
 801b38c:	682b      	ldr	r3, [r5, #0]
 801b38e:	b103      	cbz	r3, 801b392 <_read_r+0x1e>
 801b390:	6023      	str	r3, [r4, #0]
 801b392:	bd38      	pop	{r3, r4, r5, pc}
 801b394:	20001a98 	.word	0x20001a98

0801b398 <_sbrk_r>:
 801b398:	b538      	push	{r3, r4, r5, lr}
 801b39a:	4d06      	ldr	r5, [pc, #24]	@ (801b3b4 <_sbrk_r+0x1c>)
 801b39c:	2300      	movs	r3, #0
 801b39e:	4604      	mov	r4, r0
 801b3a0:	4608      	mov	r0, r1
 801b3a2:	602b      	str	r3, [r5, #0]
 801b3a4:	f7fc fc82 	bl	8017cac <_sbrk>
 801b3a8:	1c43      	adds	r3, r0, #1
 801b3aa:	d102      	bne.n	801b3b2 <_sbrk_r+0x1a>
 801b3ac:	682b      	ldr	r3, [r5, #0]
 801b3ae:	b103      	cbz	r3, 801b3b2 <_sbrk_r+0x1a>
 801b3b0:	6023      	str	r3, [r4, #0]
 801b3b2:	bd38      	pop	{r3, r4, r5, pc}
 801b3b4:	20001a98 	.word	0x20001a98

0801b3b8 <_write_r>:
 801b3b8:	b538      	push	{r3, r4, r5, lr}
 801b3ba:	4d07      	ldr	r5, [pc, #28]	@ (801b3d8 <_write_r+0x20>)
 801b3bc:	4604      	mov	r4, r0
 801b3be:	4608      	mov	r0, r1
 801b3c0:	4611      	mov	r1, r2
 801b3c2:	2200      	movs	r2, #0
 801b3c4:	602a      	str	r2, [r5, #0]
 801b3c6:	461a      	mov	r2, r3
 801b3c8:	f7fc fc55 	bl	8017c76 <_write>
 801b3cc:	1c43      	adds	r3, r0, #1
 801b3ce:	d102      	bne.n	801b3d6 <_write_r+0x1e>
 801b3d0:	682b      	ldr	r3, [r5, #0]
 801b3d2:	b103      	cbz	r3, 801b3d6 <_write_r+0x1e>
 801b3d4:	6023      	str	r3, [r4, #0]
 801b3d6:	bd38      	pop	{r3, r4, r5, pc}
 801b3d8:	20001a98 	.word	0x20001a98

0801b3dc <__errno>:
 801b3dc:	4b01      	ldr	r3, [pc, #4]	@ (801b3e4 <__errno+0x8>)
 801b3de:	6818      	ldr	r0, [r3, #0]
 801b3e0:	4770      	bx	lr
 801b3e2:	bf00      	nop
 801b3e4:	20000018 	.word	0x20000018

0801b3e8 <__libc_init_array>:
 801b3e8:	b570      	push	{r4, r5, r6, lr}
 801b3ea:	4d0d      	ldr	r5, [pc, #52]	@ (801b420 <__libc_init_array+0x38>)
 801b3ec:	4c0d      	ldr	r4, [pc, #52]	@ (801b424 <__libc_init_array+0x3c>)
 801b3ee:	1b64      	subs	r4, r4, r5
 801b3f0:	10a4      	asrs	r4, r4, #2
 801b3f2:	2600      	movs	r6, #0
 801b3f4:	42a6      	cmp	r6, r4
 801b3f6:	d109      	bne.n	801b40c <__libc_init_array+0x24>
 801b3f8:	4d0b      	ldr	r5, [pc, #44]	@ (801b428 <__libc_init_array+0x40>)
 801b3fa:	4c0c      	ldr	r4, [pc, #48]	@ (801b42c <__libc_init_array+0x44>)
 801b3fc:	f000 fd50 	bl	801bea0 <_init>
 801b400:	1b64      	subs	r4, r4, r5
 801b402:	10a4      	asrs	r4, r4, #2
 801b404:	2600      	movs	r6, #0
 801b406:	42a6      	cmp	r6, r4
 801b408:	d105      	bne.n	801b416 <__libc_init_array+0x2e>
 801b40a:	bd70      	pop	{r4, r5, r6, pc}
 801b40c:	f855 3b04 	ldr.w	r3, [r5], #4
 801b410:	4798      	blx	r3
 801b412:	3601      	adds	r6, #1
 801b414:	e7ee      	b.n	801b3f4 <__libc_init_array+0xc>
 801b416:	f855 3b04 	ldr.w	r3, [r5], #4
 801b41a:	4798      	blx	r3
 801b41c:	3601      	adds	r6, #1
 801b41e:	e7f2      	b.n	801b406 <__libc_init_array+0x1e>
 801b420:	0801c704 	.word	0x0801c704
 801b424:	0801c704 	.word	0x0801c704
 801b428:	0801c704 	.word	0x0801c704
 801b42c:	0801c708 	.word	0x0801c708

0801b430 <__retarget_lock_init_recursive>:
 801b430:	4770      	bx	lr

0801b432 <__retarget_lock_acquire_recursive>:
 801b432:	4770      	bx	lr

0801b434 <__retarget_lock_release_recursive>:
 801b434:	4770      	bx	lr

0801b436 <memcpy>:
 801b436:	440a      	add	r2, r1
 801b438:	4291      	cmp	r1, r2
 801b43a:	f100 33ff 	add.w	r3, r0, #4294967295
 801b43e:	d100      	bne.n	801b442 <memcpy+0xc>
 801b440:	4770      	bx	lr
 801b442:	b510      	push	{r4, lr}
 801b444:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b448:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b44c:	4291      	cmp	r1, r2
 801b44e:	d1f9      	bne.n	801b444 <memcpy+0xe>
 801b450:	bd10      	pop	{r4, pc}

0801b452 <abort>:
 801b452:	b508      	push	{r3, lr}
 801b454:	2006      	movs	r0, #6
 801b456:	f000 fc83 	bl	801bd60 <raise>
 801b45a:	2001      	movs	r0, #1
 801b45c:	f7fc fbf7 	bl	8017c4e <_exit>

0801b460 <_free_r>:
 801b460:	b538      	push	{r3, r4, r5, lr}
 801b462:	4605      	mov	r5, r0
 801b464:	2900      	cmp	r1, #0
 801b466:	d041      	beq.n	801b4ec <_free_r+0x8c>
 801b468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b46c:	1f0c      	subs	r4, r1, #4
 801b46e:	2b00      	cmp	r3, #0
 801b470:	bfb8      	it	lt
 801b472:	18e4      	addlt	r4, r4, r3
 801b474:	f7ff fe16 	bl	801b0a4 <__malloc_lock>
 801b478:	4a1d      	ldr	r2, [pc, #116]	@ (801b4f0 <_free_r+0x90>)
 801b47a:	6813      	ldr	r3, [r2, #0]
 801b47c:	b933      	cbnz	r3, 801b48c <_free_r+0x2c>
 801b47e:	6063      	str	r3, [r4, #4]
 801b480:	6014      	str	r4, [r2, #0]
 801b482:	4628      	mov	r0, r5
 801b484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b488:	f7ff be12 	b.w	801b0b0 <__malloc_unlock>
 801b48c:	42a3      	cmp	r3, r4
 801b48e:	d908      	bls.n	801b4a2 <_free_r+0x42>
 801b490:	6820      	ldr	r0, [r4, #0]
 801b492:	1821      	adds	r1, r4, r0
 801b494:	428b      	cmp	r3, r1
 801b496:	bf01      	itttt	eq
 801b498:	6819      	ldreq	r1, [r3, #0]
 801b49a:	685b      	ldreq	r3, [r3, #4]
 801b49c:	1809      	addeq	r1, r1, r0
 801b49e:	6021      	streq	r1, [r4, #0]
 801b4a0:	e7ed      	b.n	801b47e <_free_r+0x1e>
 801b4a2:	461a      	mov	r2, r3
 801b4a4:	685b      	ldr	r3, [r3, #4]
 801b4a6:	b10b      	cbz	r3, 801b4ac <_free_r+0x4c>
 801b4a8:	42a3      	cmp	r3, r4
 801b4aa:	d9fa      	bls.n	801b4a2 <_free_r+0x42>
 801b4ac:	6811      	ldr	r1, [r2, #0]
 801b4ae:	1850      	adds	r0, r2, r1
 801b4b0:	42a0      	cmp	r0, r4
 801b4b2:	d10b      	bne.n	801b4cc <_free_r+0x6c>
 801b4b4:	6820      	ldr	r0, [r4, #0]
 801b4b6:	4401      	add	r1, r0
 801b4b8:	1850      	adds	r0, r2, r1
 801b4ba:	4283      	cmp	r3, r0
 801b4bc:	6011      	str	r1, [r2, #0]
 801b4be:	d1e0      	bne.n	801b482 <_free_r+0x22>
 801b4c0:	6818      	ldr	r0, [r3, #0]
 801b4c2:	685b      	ldr	r3, [r3, #4]
 801b4c4:	6053      	str	r3, [r2, #4]
 801b4c6:	4408      	add	r0, r1
 801b4c8:	6010      	str	r0, [r2, #0]
 801b4ca:	e7da      	b.n	801b482 <_free_r+0x22>
 801b4cc:	d902      	bls.n	801b4d4 <_free_r+0x74>
 801b4ce:	230c      	movs	r3, #12
 801b4d0:	602b      	str	r3, [r5, #0]
 801b4d2:	e7d6      	b.n	801b482 <_free_r+0x22>
 801b4d4:	6820      	ldr	r0, [r4, #0]
 801b4d6:	1821      	adds	r1, r4, r0
 801b4d8:	428b      	cmp	r3, r1
 801b4da:	bf04      	itt	eq
 801b4dc:	6819      	ldreq	r1, [r3, #0]
 801b4de:	685b      	ldreq	r3, [r3, #4]
 801b4e0:	6063      	str	r3, [r4, #4]
 801b4e2:	bf04      	itt	eq
 801b4e4:	1809      	addeq	r1, r1, r0
 801b4e6:	6021      	streq	r1, [r4, #0]
 801b4e8:	6054      	str	r4, [r2, #4]
 801b4ea:	e7ca      	b.n	801b482 <_free_r+0x22>
 801b4ec:	bd38      	pop	{r3, r4, r5, pc}
 801b4ee:	bf00      	nop
 801b4f0:	20001958 	.word	0x20001958

0801b4f4 <__sfputc_r>:
 801b4f4:	6893      	ldr	r3, [r2, #8]
 801b4f6:	3b01      	subs	r3, #1
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	b410      	push	{r4}
 801b4fc:	6093      	str	r3, [r2, #8]
 801b4fe:	da08      	bge.n	801b512 <__sfputc_r+0x1e>
 801b500:	6994      	ldr	r4, [r2, #24]
 801b502:	42a3      	cmp	r3, r4
 801b504:	db01      	blt.n	801b50a <__sfputc_r+0x16>
 801b506:	290a      	cmp	r1, #10
 801b508:	d103      	bne.n	801b512 <__sfputc_r+0x1e>
 801b50a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b50e:	f000 bb6b 	b.w	801bbe8 <__swbuf_r>
 801b512:	6813      	ldr	r3, [r2, #0]
 801b514:	1c58      	adds	r0, r3, #1
 801b516:	6010      	str	r0, [r2, #0]
 801b518:	7019      	strb	r1, [r3, #0]
 801b51a:	4608      	mov	r0, r1
 801b51c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b520:	4770      	bx	lr

0801b522 <__sfputs_r>:
 801b522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b524:	4606      	mov	r6, r0
 801b526:	460f      	mov	r7, r1
 801b528:	4614      	mov	r4, r2
 801b52a:	18d5      	adds	r5, r2, r3
 801b52c:	42ac      	cmp	r4, r5
 801b52e:	d101      	bne.n	801b534 <__sfputs_r+0x12>
 801b530:	2000      	movs	r0, #0
 801b532:	e007      	b.n	801b544 <__sfputs_r+0x22>
 801b534:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b538:	463a      	mov	r2, r7
 801b53a:	4630      	mov	r0, r6
 801b53c:	f7ff ffda 	bl	801b4f4 <__sfputc_r>
 801b540:	1c43      	adds	r3, r0, #1
 801b542:	d1f3      	bne.n	801b52c <__sfputs_r+0xa>
 801b544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b548 <_vfiprintf_r>:
 801b548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b54c:	460d      	mov	r5, r1
 801b54e:	b09d      	sub	sp, #116	@ 0x74
 801b550:	4614      	mov	r4, r2
 801b552:	4698      	mov	r8, r3
 801b554:	4606      	mov	r6, r0
 801b556:	b118      	cbz	r0, 801b560 <_vfiprintf_r+0x18>
 801b558:	6a03      	ldr	r3, [r0, #32]
 801b55a:	b90b      	cbnz	r3, 801b560 <_vfiprintf_r+0x18>
 801b55c:	f7ff fe3a 	bl	801b1d4 <__sinit>
 801b560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b562:	07d9      	lsls	r1, r3, #31
 801b564:	d405      	bmi.n	801b572 <_vfiprintf_r+0x2a>
 801b566:	89ab      	ldrh	r3, [r5, #12]
 801b568:	059a      	lsls	r2, r3, #22
 801b56a:	d402      	bmi.n	801b572 <_vfiprintf_r+0x2a>
 801b56c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b56e:	f7ff ff60 	bl	801b432 <__retarget_lock_acquire_recursive>
 801b572:	89ab      	ldrh	r3, [r5, #12]
 801b574:	071b      	lsls	r3, r3, #28
 801b576:	d501      	bpl.n	801b57c <_vfiprintf_r+0x34>
 801b578:	692b      	ldr	r3, [r5, #16]
 801b57a:	b99b      	cbnz	r3, 801b5a4 <_vfiprintf_r+0x5c>
 801b57c:	4629      	mov	r1, r5
 801b57e:	4630      	mov	r0, r6
 801b580:	f000 fb70 	bl	801bc64 <__swsetup_r>
 801b584:	b170      	cbz	r0, 801b5a4 <_vfiprintf_r+0x5c>
 801b586:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b588:	07dc      	lsls	r4, r3, #31
 801b58a:	d504      	bpl.n	801b596 <_vfiprintf_r+0x4e>
 801b58c:	f04f 30ff 	mov.w	r0, #4294967295
 801b590:	b01d      	add	sp, #116	@ 0x74
 801b592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b596:	89ab      	ldrh	r3, [r5, #12]
 801b598:	0598      	lsls	r0, r3, #22
 801b59a:	d4f7      	bmi.n	801b58c <_vfiprintf_r+0x44>
 801b59c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b59e:	f7ff ff49 	bl	801b434 <__retarget_lock_release_recursive>
 801b5a2:	e7f3      	b.n	801b58c <_vfiprintf_r+0x44>
 801b5a4:	2300      	movs	r3, #0
 801b5a6:	9309      	str	r3, [sp, #36]	@ 0x24
 801b5a8:	2320      	movs	r3, #32
 801b5aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b5ae:	f8cd 800c 	str.w	r8, [sp, #12]
 801b5b2:	2330      	movs	r3, #48	@ 0x30
 801b5b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b764 <_vfiprintf_r+0x21c>
 801b5b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b5bc:	f04f 0901 	mov.w	r9, #1
 801b5c0:	4623      	mov	r3, r4
 801b5c2:	469a      	mov	sl, r3
 801b5c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b5c8:	b10a      	cbz	r2, 801b5ce <_vfiprintf_r+0x86>
 801b5ca:	2a25      	cmp	r2, #37	@ 0x25
 801b5cc:	d1f9      	bne.n	801b5c2 <_vfiprintf_r+0x7a>
 801b5ce:	ebba 0b04 	subs.w	fp, sl, r4
 801b5d2:	d00b      	beq.n	801b5ec <_vfiprintf_r+0xa4>
 801b5d4:	465b      	mov	r3, fp
 801b5d6:	4622      	mov	r2, r4
 801b5d8:	4629      	mov	r1, r5
 801b5da:	4630      	mov	r0, r6
 801b5dc:	f7ff ffa1 	bl	801b522 <__sfputs_r>
 801b5e0:	3001      	adds	r0, #1
 801b5e2:	f000 80a7 	beq.w	801b734 <_vfiprintf_r+0x1ec>
 801b5e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b5e8:	445a      	add	r2, fp
 801b5ea:	9209      	str	r2, [sp, #36]	@ 0x24
 801b5ec:	f89a 3000 	ldrb.w	r3, [sl]
 801b5f0:	2b00      	cmp	r3, #0
 801b5f2:	f000 809f 	beq.w	801b734 <_vfiprintf_r+0x1ec>
 801b5f6:	2300      	movs	r3, #0
 801b5f8:	f04f 32ff 	mov.w	r2, #4294967295
 801b5fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b600:	f10a 0a01 	add.w	sl, sl, #1
 801b604:	9304      	str	r3, [sp, #16]
 801b606:	9307      	str	r3, [sp, #28]
 801b608:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b60c:	931a      	str	r3, [sp, #104]	@ 0x68
 801b60e:	4654      	mov	r4, sl
 801b610:	2205      	movs	r2, #5
 801b612:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b616:	4853      	ldr	r0, [pc, #332]	@ (801b764 <_vfiprintf_r+0x21c>)
 801b618:	f7fb fd22 	bl	8017060 <memchr>
 801b61c:	9a04      	ldr	r2, [sp, #16]
 801b61e:	b9d8      	cbnz	r0, 801b658 <_vfiprintf_r+0x110>
 801b620:	06d1      	lsls	r1, r2, #27
 801b622:	bf44      	itt	mi
 801b624:	2320      	movmi	r3, #32
 801b626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b62a:	0713      	lsls	r3, r2, #28
 801b62c:	bf44      	itt	mi
 801b62e:	232b      	movmi	r3, #43	@ 0x2b
 801b630:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b634:	f89a 3000 	ldrb.w	r3, [sl]
 801b638:	2b2a      	cmp	r3, #42	@ 0x2a
 801b63a:	d015      	beq.n	801b668 <_vfiprintf_r+0x120>
 801b63c:	9a07      	ldr	r2, [sp, #28]
 801b63e:	4654      	mov	r4, sl
 801b640:	2000      	movs	r0, #0
 801b642:	f04f 0c0a 	mov.w	ip, #10
 801b646:	4621      	mov	r1, r4
 801b648:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b64c:	3b30      	subs	r3, #48	@ 0x30
 801b64e:	2b09      	cmp	r3, #9
 801b650:	d94b      	bls.n	801b6ea <_vfiprintf_r+0x1a2>
 801b652:	b1b0      	cbz	r0, 801b682 <_vfiprintf_r+0x13a>
 801b654:	9207      	str	r2, [sp, #28]
 801b656:	e014      	b.n	801b682 <_vfiprintf_r+0x13a>
 801b658:	eba0 0308 	sub.w	r3, r0, r8
 801b65c:	fa09 f303 	lsl.w	r3, r9, r3
 801b660:	4313      	orrs	r3, r2
 801b662:	9304      	str	r3, [sp, #16]
 801b664:	46a2      	mov	sl, r4
 801b666:	e7d2      	b.n	801b60e <_vfiprintf_r+0xc6>
 801b668:	9b03      	ldr	r3, [sp, #12]
 801b66a:	1d19      	adds	r1, r3, #4
 801b66c:	681b      	ldr	r3, [r3, #0]
 801b66e:	9103      	str	r1, [sp, #12]
 801b670:	2b00      	cmp	r3, #0
 801b672:	bfbb      	ittet	lt
 801b674:	425b      	neglt	r3, r3
 801b676:	f042 0202 	orrlt.w	r2, r2, #2
 801b67a:	9307      	strge	r3, [sp, #28]
 801b67c:	9307      	strlt	r3, [sp, #28]
 801b67e:	bfb8      	it	lt
 801b680:	9204      	strlt	r2, [sp, #16]
 801b682:	7823      	ldrb	r3, [r4, #0]
 801b684:	2b2e      	cmp	r3, #46	@ 0x2e
 801b686:	d10a      	bne.n	801b69e <_vfiprintf_r+0x156>
 801b688:	7863      	ldrb	r3, [r4, #1]
 801b68a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b68c:	d132      	bne.n	801b6f4 <_vfiprintf_r+0x1ac>
 801b68e:	9b03      	ldr	r3, [sp, #12]
 801b690:	1d1a      	adds	r2, r3, #4
 801b692:	681b      	ldr	r3, [r3, #0]
 801b694:	9203      	str	r2, [sp, #12]
 801b696:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b69a:	3402      	adds	r4, #2
 801b69c:	9305      	str	r3, [sp, #20]
 801b69e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b774 <_vfiprintf_r+0x22c>
 801b6a2:	7821      	ldrb	r1, [r4, #0]
 801b6a4:	2203      	movs	r2, #3
 801b6a6:	4650      	mov	r0, sl
 801b6a8:	f7fb fcda 	bl	8017060 <memchr>
 801b6ac:	b138      	cbz	r0, 801b6be <_vfiprintf_r+0x176>
 801b6ae:	9b04      	ldr	r3, [sp, #16]
 801b6b0:	eba0 000a 	sub.w	r0, r0, sl
 801b6b4:	2240      	movs	r2, #64	@ 0x40
 801b6b6:	4082      	lsls	r2, r0
 801b6b8:	4313      	orrs	r3, r2
 801b6ba:	3401      	adds	r4, #1
 801b6bc:	9304      	str	r3, [sp, #16]
 801b6be:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6c2:	4829      	ldr	r0, [pc, #164]	@ (801b768 <_vfiprintf_r+0x220>)
 801b6c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b6c8:	2206      	movs	r2, #6
 801b6ca:	f7fb fcc9 	bl	8017060 <memchr>
 801b6ce:	2800      	cmp	r0, #0
 801b6d0:	d03f      	beq.n	801b752 <_vfiprintf_r+0x20a>
 801b6d2:	4b26      	ldr	r3, [pc, #152]	@ (801b76c <_vfiprintf_r+0x224>)
 801b6d4:	bb1b      	cbnz	r3, 801b71e <_vfiprintf_r+0x1d6>
 801b6d6:	9b03      	ldr	r3, [sp, #12]
 801b6d8:	3307      	adds	r3, #7
 801b6da:	f023 0307 	bic.w	r3, r3, #7
 801b6de:	3308      	adds	r3, #8
 801b6e0:	9303      	str	r3, [sp, #12]
 801b6e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b6e4:	443b      	add	r3, r7
 801b6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 801b6e8:	e76a      	b.n	801b5c0 <_vfiprintf_r+0x78>
 801b6ea:	fb0c 3202 	mla	r2, ip, r2, r3
 801b6ee:	460c      	mov	r4, r1
 801b6f0:	2001      	movs	r0, #1
 801b6f2:	e7a8      	b.n	801b646 <_vfiprintf_r+0xfe>
 801b6f4:	2300      	movs	r3, #0
 801b6f6:	3401      	adds	r4, #1
 801b6f8:	9305      	str	r3, [sp, #20]
 801b6fa:	4619      	mov	r1, r3
 801b6fc:	f04f 0c0a 	mov.w	ip, #10
 801b700:	4620      	mov	r0, r4
 801b702:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b706:	3a30      	subs	r2, #48	@ 0x30
 801b708:	2a09      	cmp	r2, #9
 801b70a:	d903      	bls.n	801b714 <_vfiprintf_r+0x1cc>
 801b70c:	2b00      	cmp	r3, #0
 801b70e:	d0c6      	beq.n	801b69e <_vfiprintf_r+0x156>
 801b710:	9105      	str	r1, [sp, #20]
 801b712:	e7c4      	b.n	801b69e <_vfiprintf_r+0x156>
 801b714:	fb0c 2101 	mla	r1, ip, r1, r2
 801b718:	4604      	mov	r4, r0
 801b71a:	2301      	movs	r3, #1
 801b71c:	e7f0      	b.n	801b700 <_vfiprintf_r+0x1b8>
 801b71e:	ab03      	add	r3, sp, #12
 801b720:	9300      	str	r3, [sp, #0]
 801b722:	462a      	mov	r2, r5
 801b724:	4b12      	ldr	r3, [pc, #72]	@ (801b770 <_vfiprintf_r+0x228>)
 801b726:	a904      	add	r1, sp, #16
 801b728:	4630      	mov	r0, r6
 801b72a:	f3af 8000 	nop.w
 801b72e:	4607      	mov	r7, r0
 801b730:	1c78      	adds	r0, r7, #1
 801b732:	d1d6      	bne.n	801b6e2 <_vfiprintf_r+0x19a>
 801b734:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b736:	07d9      	lsls	r1, r3, #31
 801b738:	d405      	bmi.n	801b746 <_vfiprintf_r+0x1fe>
 801b73a:	89ab      	ldrh	r3, [r5, #12]
 801b73c:	059a      	lsls	r2, r3, #22
 801b73e:	d402      	bmi.n	801b746 <_vfiprintf_r+0x1fe>
 801b740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b742:	f7ff fe77 	bl	801b434 <__retarget_lock_release_recursive>
 801b746:	89ab      	ldrh	r3, [r5, #12]
 801b748:	065b      	lsls	r3, r3, #25
 801b74a:	f53f af1f 	bmi.w	801b58c <_vfiprintf_r+0x44>
 801b74e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b750:	e71e      	b.n	801b590 <_vfiprintf_r+0x48>
 801b752:	ab03      	add	r3, sp, #12
 801b754:	9300      	str	r3, [sp, #0]
 801b756:	462a      	mov	r2, r5
 801b758:	4b05      	ldr	r3, [pc, #20]	@ (801b770 <_vfiprintf_r+0x228>)
 801b75a:	a904      	add	r1, sp, #16
 801b75c:	4630      	mov	r0, r6
 801b75e:	f000 f879 	bl	801b854 <_printf_i>
 801b762:	e7e4      	b.n	801b72e <_vfiprintf_r+0x1e6>
 801b764:	0801c2b8 	.word	0x0801c2b8
 801b768:	0801c2c2 	.word	0x0801c2c2
 801b76c:	00000000 	.word	0x00000000
 801b770:	0801b523 	.word	0x0801b523
 801b774:	0801c2be 	.word	0x0801c2be

0801b778 <_printf_common>:
 801b778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b77c:	4616      	mov	r6, r2
 801b77e:	4698      	mov	r8, r3
 801b780:	688a      	ldr	r2, [r1, #8]
 801b782:	690b      	ldr	r3, [r1, #16]
 801b784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b788:	4293      	cmp	r3, r2
 801b78a:	bfb8      	it	lt
 801b78c:	4613      	movlt	r3, r2
 801b78e:	6033      	str	r3, [r6, #0]
 801b790:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801b794:	4607      	mov	r7, r0
 801b796:	460c      	mov	r4, r1
 801b798:	b10a      	cbz	r2, 801b79e <_printf_common+0x26>
 801b79a:	3301      	adds	r3, #1
 801b79c:	6033      	str	r3, [r6, #0]
 801b79e:	6823      	ldr	r3, [r4, #0]
 801b7a0:	0699      	lsls	r1, r3, #26
 801b7a2:	bf42      	ittt	mi
 801b7a4:	6833      	ldrmi	r3, [r6, #0]
 801b7a6:	3302      	addmi	r3, #2
 801b7a8:	6033      	strmi	r3, [r6, #0]
 801b7aa:	6825      	ldr	r5, [r4, #0]
 801b7ac:	f015 0506 	ands.w	r5, r5, #6
 801b7b0:	d106      	bne.n	801b7c0 <_printf_common+0x48>
 801b7b2:	f104 0a19 	add.w	sl, r4, #25
 801b7b6:	68e3      	ldr	r3, [r4, #12]
 801b7b8:	6832      	ldr	r2, [r6, #0]
 801b7ba:	1a9b      	subs	r3, r3, r2
 801b7bc:	42ab      	cmp	r3, r5
 801b7be:	dc26      	bgt.n	801b80e <_printf_common+0x96>
 801b7c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801b7c4:	6822      	ldr	r2, [r4, #0]
 801b7c6:	3b00      	subs	r3, #0
 801b7c8:	bf18      	it	ne
 801b7ca:	2301      	movne	r3, #1
 801b7cc:	0692      	lsls	r2, r2, #26
 801b7ce:	d42b      	bmi.n	801b828 <_printf_common+0xb0>
 801b7d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801b7d4:	4641      	mov	r1, r8
 801b7d6:	4638      	mov	r0, r7
 801b7d8:	47c8      	blx	r9
 801b7da:	3001      	adds	r0, #1
 801b7dc:	d01e      	beq.n	801b81c <_printf_common+0xa4>
 801b7de:	6823      	ldr	r3, [r4, #0]
 801b7e0:	6922      	ldr	r2, [r4, #16]
 801b7e2:	f003 0306 	and.w	r3, r3, #6
 801b7e6:	2b04      	cmp	r3, #4
 801b7e8:	bf02      	ittt	eq
 801b7ea:	68e5      	ldreq	r5, [r4, #12]
 801b7ec:	6833      	ldreq	r3, [r6, #0]
 801b7ee:	1aed      	subeq	r5, r5, r3
 801b7f0:	68a3      	ldr	r3, [r4, #8]
 801b7f2:	bf0c      	ite	eq
 801b7f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b7f8:	2500      	movne	r5, #0
 801b7fa:	4293      	cmp	r3, r2
 801b7fc:	bfc4      	itt	gt
 801b7fe:	1a9b      	subgt	r3, r3, r2
 801b800:	18ed      	addgt	r5, r5, r3
 801b802:	2600      	movs	r6, #0
 801b804:	341a      	adds	r4, #26
 801b806:	42b5      	cmp	r5, r6
 801b808:	d11a      	bne.n	801b840 <_printf_common+0xc8>
 801b80a:	2000      	movs	r0, #0
 801b80c:	e008      	b.n	801b820 <_printf_common+0xa8>
 801b80e:	2301      	movs	r3, #1
 801b810:	4652      	mov	r2, sl
 801b812:	4641      	mov	r1, r8
 801b814:	4638      	mov	r0, r7
 801b816:	47c8      	blx	r9
 801b818:	3001      	adds	r0, #1
 801b81a:	d103      	bne.n	801b824 <_printf_common+0xac>
 801b81c:	f04f 30ff 	mov.w	r0, #4294967295
 801b820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b824:	3501      	adds	r5, #1
 801b826:	e7c6      	b.n	801b7b6 <_printf_common+0x3e>
 801b828:	18e1      	adds	r1, r4, r3
 801b82a:	1c5a      	adds	r2, r3, #1
 801b82c:	2030      	movs	r0, #48	@ 0x30
 801b82e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801b832:	4422      	add	r2, r4
 801b834:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801b838:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801b83c:	3302      	adds	r3, #2
 801b83e:	e7c7      	b.n	801b7d0 <_printf_common+0x58>
 801b840:	2301      	movs	r3, #1
 801b842:	4622      	mov	r2, r4
 801b844:	4641      	mov	r1, r8
 801b846:	4638      	mov	r0, r7
 801b848:	47c8      	blx	r9
 801b84a:	3001      	adds	r0, #1
 801b84c:	d0e6      	beq.n	801b81c <_printf_common+0xa4>
 801b84e:	3601      	adds	r6, #1
 801b850:	e7d9      	b.n	801b806 <_printf_common+0x8e>
	...

0801b854 <_printf_i>:
 801b854:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b858:	7e0f      	ldrb	r7, [r1, #24]
 801b85a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801b85c:	2f78      	cmp	r7, #120	@ 0x78
 801b85e:	4691      	mov	r9, r2
 801b860:	4680      	mov	r8, r0
 801b862:	460c      	mov	r4, r1
 801b864:	469a      	mov	sl, r3
 801b866:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801b86a:	d807      	bhi.n	801b87c <_printf_i+0x28>
 801b86c:	2f62      	cmp	r7, #98	@ 0x62
 801b86e:	d80a      	bhi.n	801b886 <_printf_i+0x32>
 801b870:	2f00      	cmp	r7, #0
 801b872:	f000 80d1 	beq.w	801ba18 <_printf_i+0x1c4>
 801b876:	2f58      	cmp	r7, #88	@ 0x58
 801b878:	f000 80b8 	beq.w	801b9ec <_printf_i+0x198>
 801b87c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b880:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801b884:	e03a      	b.n	801b8fc <_printf_i+0xa8>
 801b886:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801b88a:	2b15      	cmp	r3, #21
 801b88c:	d8f6      	bhi.n	801b87c <_printf_i+0x28>
 801b88e:	a101      	add	r1, pc, #4	@ (adr r1, 801b894 <_printf_i+0x40>)
 801b890:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b894:	0801b8ed 	.word	0x0801b8ed
 801b898:	0801b901 	.word	0x0801b901
 801b89c:	0801b87d 	.word	0x0801b87d
 801b8a0:	0801b87d 	.word	0x0801b87d
 801b8a4:	0801b87d 	.word	0x0801b87d
 801b8a8:	0801b87d 	.word	0x0801b87d
 801b8ac:	0801b901 	.word	0x0801b901
 801b8b0:	0801b87d 	.word	0x0801b87d
 801b8b4:	0801b87d 	.word	0x0801b87d
 801b8b8:	0801b87d 	.word	0x0801b87d
 801b8bc:	0801b87d 	.word	0x0801b87d
 801b8c0:	0801b9ff 	.word	0x0801b9ff
 801b8c4:	0801b92b 	.word	0x0801b92b
 801b8c8:	0801b9b9 	.word	0x0801b9b9
 801b8cc:	0801b87d 	.word	0x0801b87d
 801b8d0:	0801b87d 	.word	0x0801b87d
 801b8d4:	0801ba21 	.word	0x0801ba21
 801b8d8:	0801b87d 	.word	0x0801b87d
 801b8dc:	0801b92b 	.word	0x0801b92b
 801b8e0:	0801b87d 	.word	0x0801b87d
 801b8e4:	0801b87d 	.word	0x0801b87d
 801b8e8:	0801b9c1 	.word	0x0801b9c1
 801b8ec:	6833      	ldr	r3, [r6, #0]
 801b8ee:	1d1a      	adds	r2, r3, #4
 801b8f0:	681b      	ldr	r3, [r3, #0]
 801b8f2:	6032      	str	r2, [r6, #0]
 801b8f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801b8f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801b8fc:	2301      	movs	r3, #1
 801b8fe:	e09c      	b.n	801ba3a <_printf_i+0x1e6>
 801b900:	6833      	ldr	r3, [r6, #0]
 801b902:	6820      	ldr	r0, [r4, #0]
 801b904:	1d19      	adds	r1, r3, #4
 801b906:	6031      	str	r1, [r6, #0]
 801b908:	0606      	lsls	r6, r0, #24
 801b90a:	d501      	bpl.n	801b910 <_printf_i+0xbc>
 801b90c:	681d      	ldr	r5, [r3, #0]
 801b90e:	e003      	b.n	801b918 <_printf_i+0xc4>
 801b910:	0645      	lsls	r5, r0, #25
 801b912:	d5fb      	bpl.n	801b90c <_printf_i+0xb8>
 801b914:	f9b3 5000 	ldrsh.w	r5, [r3]
 801b918:	2d00      	cmp	r5, #0
 801b91a:	da03      	bge.n	801b924 <_printf_i+0xd0>
 801b91c:	232d      	movs	r3, #45	@ 0x2d
 801b91e:	426d      	negs	r5, r5
 801b920:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b924:	4858      	ldr	r0, [pc, #352]	@ (801ba88 <_printf_i+0x234>)
 801b926:	230a      	movs	r3, #10
 801b928:	e011      	b.n	801b94e <_printf_i+0xfa>
 801b92a:	6821      	ldr	r1, [r4, #0]
 801b92c:	6833      	ldr	r3, [r6, #0]
 801b92e:	0608      	lsls	r0, r1, #24
 801b930:	f853 5b04 	ldr.w	r5, [r3], #4
 801b934:	d402      	bmi.n	801b93c <_printf_i+0xe8>
 801b936:	0649      	lsls	r1, r1, #25
 801b938:	bf48      	it	mi
 801b93a:	b2ad      	uxthmi	r5, r5
 801b93c:	2f6f      	cmp	r7, #111	@ 0x6f
 801b93e:	4852      	ldr	r0, [pc, #328]	@ (801ba88 <_printf_i+0x234>)
 801b940:	6033      	str	r3, [r6, #0]
 801b942:	bf14      	ite	ne
 801b944:	230a      	movne	r3, #10
 801b946:	2308      	moveq	r3, #8
 801b948:	2100      	movs	r1, #0
 801b94a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801b94e:	6866      	ldr	r6, [r4, #4]
 801b950:	60a6      	str	r6, [r4, #8]
 801b952:	2e00      	cmp	r6, #0
 801b954:	db05      	blt.n	801b962 <_printf_i+0x10e>
 801b956:	6821      	ldr	r1, [r4, #0]
 801b958:	432e      	orrs	r6, r5
 801b95a:	f021 0104 	bic.w	r1, r1, #4
 801b95e:	6021      	str	r1, [r4, #0]
 801b960:	d04b      	beq.n	801b9fa <_printf_i+0x1a6>
 801b962:	4616      	mov	r6, r2
 801b964:	fbb5 f1f3 	udiv	r1, r5, r3
 801b968:	fb03 5711 	mls	r7, r3, r1, r5
 801b96c:	5dc7      	ldrb	r7, [r0, r7]
 801b96e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b972:	462f      	mov	r7, r5
 801b974:	42bb      	cmp	r3, r7
 801b976:	460d      	mov	r5, r1
 801b978:	d9f4      	bls.n	801b964 <_printf_i+0x110>
 801b97a:	2b08      	cmp	r3, #8
 801b97c:	d10b      	bne.n	801b996 <_printf_i+0x142>
 801b97e:	6823      	ldr	r3, [r4, #0]
 801b980:	07df      	lsls	r7, r3, #31
 801b982:	d508      	bpl.n	801b996 <_printf_i+0x142>
 801b984:	6923      	ldr	r3, [r4, #16]
 801b986:	6861      	ldr	r1, [r4, #4]
 801b988:	4299      	cmp	r1, r3
 801b98a:	bfde      	ittt	le
 801b98c:	2330      	movle	r3, #48	@ 0x30
 801b98e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b992:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b996:	1b92      	subs	r2, r2, r6
 801b998:	6122      	str	r2, [r4, #16]
 801b99a:	f8cd a000 	str.w	sl, [sp]
 801b99e:	464b      	mov	r3, r9
 801b9a0:	aa03      	add	r2, sp, #12
 801b9a2:	4621      	mov	r1, r4
 801b9a4:	4640      	mov	r0, r8
 801b9a6:	f7ff fee7 	bl	801b778 <_printf_common>
 801b9aa:	3001      	adds	r0, #1
 801b9ac:	d14a      	bne.n	801ba44 <_printf_i+0x1f0>
 801b9ae:	f04f 30ff 	mov.w	r0, #4294967295
 801b9b2:	b004      	add	sp, #16
 801b9b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b9b8:	6823      	ldr	r3, [r4, #0]
 801b9ba:	f043 0320 	orr.w	r3, r3, #32
 801b9be:	6023      	str	r3, [r4, #0]
 801b9c0:	4832      	ldr	r0, [pc, #200]	@ (801ba8c <_printf_i+0x238>)
 801b9c2:	2778      	movs	r7, #120	@ 0x78
 801b9c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801b9c8:	6823      	ldr	r3, [r4, #0]
 801b9ca:	6831      	ldr	r1, [r6, #0]
 801b9cc:	061f      	lsls	r7, r3, #24
 801b9ce:	f851 5b04 	ldr.w	r5, [r1], #4
 801b9d2:	d402      	bmi.n	801b9da <_printf_i+0x186>
 801b9d4:	065f      	lsls	r7, r3, #25
 801b9d6:	bf48      	it	mi
 801b9d8:	b2ad      	uxthmi	r5, r5
 801b9da:	6031      	str	r1, [r6, #0]
 801b9dc:	07d9      	lsls	r1, r3, #31
 801b9de:	bf44      	itt	mi
 801b9e0:	f043 0320 	orrmi.w	r3, r3, #32
 801b9e4:	6023      	strmi	r3, [r4, #0]
 801b9e6:	b11d      	cbz	r5, 801b9f0 <_printf_i+0x19c>
 801b9e8:	2310      	movs	r3, #16
 801b9ea:	e7ad      	b.n	801b948 <_printf_i+0xf4>
 801b9ec:	4826      	ldr	r0, [pc, #152]	@ (801ba88 <_printf_i+0x234>)
 801b9ee:	e7e9      	b.n	801b9c4 <_printf_i+0x170>
 801b9f0:	6823      	ldr	r3, [r4, #0]
 801b9f2:	f023 0320 	bic.w	r3, r3, #32
 801b9f6:	6023      	str	r3, [r4, #0]
 801b9f8:	e7f6      	b.n	801b9e8 <_printf_i+0x194>
 801b9fa:	4616      	mov	r6, r2
 801b9fc:	e7bd      	b.n	801b97a <_printf_i+0x126>
 801b9fe:	6833      	ldr	r3, [r6, #0]
 801ba00:	6825      	ldr	r5, [r4, #0]
 801ba02:	6961      	ldr	r1, [r4, #20]
 801ba04:	1d18      	adds	r0, r3, #4
 801ba06:	6030      	str	r0, [r6, #0]
 801ba08:	062e      	lsls	r6, r5, #24
 801ba0a:	681b      	ldr	r3, [r3, #0]
 801ba0c:	d501      	bpl.n	801ba12 <_printf_i+0x1be>
 801ba0e:	6019      	str	r1, [r3, #0]
 801ba10:	e002      	b.n	801ba18 <_printf_i+0x1c4>
 801ba12:	0668      	lsls	r0, r5, #25
 801ba14:	d5fb      	bpl.n	801ba0e <_printf_i+0x1ba>
 801ba16:	8019      	strh	r1, [r3, #0]
 801ba18:	2300      	movs	r3, #0
 801ba1a:	6123      	str	r3, [r4, #16]
 801ba1c:	4616      	mov	r6, r2
 801ba1e:	e7bc      	b.n	801b99a <_printf_i+0x146>
 801ba20:	6833      	ldr	r3, [r6, #0]
 801ba22:	1d1a      	adds	r2, r3, #4
 801ba24:	6032      	str	r2, [r6, #0]
 801ba26:	681e      	ldr	r6, [r3, #0]
 801ba28:	6862      	ldr	r2, [r4, #4]
 801ba2a:	2100      	movs	r1, #0
 801ba2c:	4630      	mov	r0, r6
 801ba2e:	f7fb fb17 	bl	8017060 <memchr>
 801ba32:	b108      	cbz	r0, 801ba38 <_printf_i+0x1e4>
 801ba34:	1b80      	subs	r0, r0, r6
 801ba36:	6060      	str	r0, [r4, #4]
 801ba38:	6863      	ldr	r3, [r4, #4]
 801ba3a:	6123      	str	r3, [r4, #16]
 801ba3c:	2300      	movs	r3, #0
 801ba3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ba42:	e7aa      	b.n	801b99a <_printf_i+0x146>
 801ba44:	6923      	ldr	r3, [r4, #16]
 801ba46:	4632      	mov	r2, r6
 801ba48:	4649      	mov	r1, r9
 801ba4a:	4640      	mov	r0, r8
 801ba4c:	47d0      	blx	sl
 801ba4e:	3001      	adds	r0, #1
 801ba50:	d0ad      	beq.n	801b9ae <_printf_i+0x15a>
 801ba52:	6823      	ldr	r3, [r4, #0]
 801ba54:	079b      	lsls	r3, r3, #30
 801ba56:	d413      	bmi.n	801ba80 <_printf_i+0x22c>
 801ba58:	68e0      	ldr	r0, [r4, #12]
 801ba5a:	9b03      	ldr	r3, [sp, #12]
 801ba5c:	4298      	cmp	r0, r3
 801ba5e:	bfb8      	it	lt
 801ba60:	4618      	movlt	r0, r3
 801ba62:	e7a6      	b.n	801b9b2 <_printf_i+0x15e>
 801ba64:	2301      	movs	r3, #1
 801ba66:	4632      	mov	r2, r6
 801ba68:	4649      	mov	r1, r9
 801ba6a:	4640      	mov	r0, r8
 801ba6c:	47d0      	blx	sl
 801ba6e:	3001      	adds	r0, #1
 801ba70:	d09d      	beq.n	801b9ae <_printf_i+0x15a>
 801ba72:	3501      	adds	r5, #1
 801ba74:	68e3      	ldr	r3, [r4, #12]
 801ba76:	9903      	ldr	r1, [sp, #12]
 801ba78:	1a5b      	subs	r3, r3, r1
 801ba7a:	42ab      	cmp	r3, r5
 801ba7c:	dcf2      	bgt.n	801ba64 <_printf_i+0x210>
 801ba7e:	e7eb      	b.n	801ba58 <_printf_i+0x204>
 801ba80:	2500      	movs	r5, #0
 801ba82:	f104 0619 	add.w	r6, r4, #25
 801ba86:	e7f5      	b.n	801ba74 <_printf_i+0x220>
 801ba88:	0801c215 	.word	0x0801c215
 801ba8c:	0801c2c9 	.word	0x0801c2c9

0801ba90 <__sflush_r>:
 801ba90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ba94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba98:	0716      	lsls	r6, r2, #28
 801ba9a:	4605      	mov	r5, r0
 801ba9c:	460c      	mov	r4, r1
 801ba9e:	d454      	bmi.n	801bb4a <__sflush_r+0xba>
 801baa0:	684b      	ldr	r3, [r1, #4]
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	dc02      	bgt.n	801baac <__sflush_r+0x1c>
 801baa6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801baa8:	2b00      	cmp	r3, #0
 801baaa:	dd48      	ble.n	801bb3e <__sflush_r+0xae>
 801baac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801baae:	2e00      	cmp	r6, #0
 801bab0:	d045      	beq.n	801bb3e <__sflush_r+0xae>
 801bab2:	2300      	movs	r3, #0
 801bab4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801bab8:	682f      	ldr	r7, [r5, #0]
 801baba:	6a21      	ldr	r1, [r4, #32]
 801babc:	602b      	str	r3, [r5, #0]
 801babe:	d030      	beq.n	801bb22 <__sflush_r+0x92>
 801bac0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801bac2:	89a3      	ldrh	r3, [r4, #12]
 801bac4:	0759      	lsls	r1, r3, #29
 801bac6:	d505      	bpl.n	801bad4 <__sflush_r+0x44>
 801bac8:	6863      	ldr	r3, [r4, #4]
 801baca:	1ad2      	subs	r2, r2, r3
 801bacc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801bace:	b10b      	cbz	r3, 801bad4 <__sflush_r+0x44>
 801bad0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801bad2:	1ad2      	subs	r2, r2, r3
 801bad4:	2300      	movs	r3, #0
 801bad6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801bad8:	6a21      	ldr	r1, [r4, #32]
 801bada:	4628      	mov	r0, r5
 801badc:	47b0      	blx	r6
 801bade:	1c43      	adds	r3, r0, #1
 801bae0:	89a3      	ldrh	r3, [r4, #12]
 801bae2:	d106      	bne.n	801baf2 <__sflush_r+0x62>
 801bae4:	6829      	ldr	r1, [r5, #0]
 801bae6:	291d      	cmp	r1, #29
 801bae8:	d82b      	bhi.n	801bb42 <__sflush_r+0xb2>
 801baea:	4a2a      	ldr	r2, [pc, #168]	@ (801bb94 <__sflush_r+0x104>)
 801baec:	40ca      	lsrs	r2, r1
 801baee:	07d6      	lsls	r6, r2, #31
 801baf0:	d527      	bpl.n	801bb42 <__sflush_r+0xb2>
 801baf2:	2200      	movs	r2, #0
 801baf4:	6062      	str	r2, [r4, #4]
 801baf6:	04d9      	lsls	r1, r3, #19
 801baf8:	6922      	ldr	r2, [r4, #16]
 801bafa:	6022      	str	r2, [r4, #0]
 801bafc:	d504      	bpl.n	801bb08 <__sflush_r+0x78>
 801bafe:	1c42      	adds	r2, r0, #1
 801bb00:	d101      	bne.n	801bb06 <__sflush_r+0x76>
 801bb02:	682b      	ldr	r3, [r5, #0]
 801bb04:	b903      	cbnz	r3, 801bb08 <__sflush_r+0x78>
 801bb06:	6560      	str	r0, [r4, #84]	@ 0x54
 801bb08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bb0a:	602f      	str	r7, [r5, #0]
 801bb0c:	b1b9      	cbz	r1, 801bb3e <__sflush_r+0xae>
 801bb0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bb12:	4299      	cmp	r1, r3
 801bb14:	d002      	beq.n	801bb1c <__sflush_r+0x8c>
 801bb16:	4628      	mov	r0, r5
 801bb18:	f7ff fca2 	bl	801b460 <_free_r>
 801bb1c:	2300      	movs	r3, #0
 801bb1e:	6363      	str	r3, [r4, #52]	@ 0x34
 801bb20:	e00d      	b.n	801bb3e <__sflush_r+0xae>
 801bb22:	2301      	movs	r3, #1
 801bb24:	4628      	mov	r0, r5
 801bb26:	47b0      	blx	r6
 801bb28:	4602      	mov	r2, r0
 801bb2a:	1c50      	adds	r0, r2, #1
 801bb2c:	d1c9      	bne.n	801bac2 <__sflush_r+0x32>
 801bb2e:	682b      	ldr	r3, [r5, #0]
 801bb30:	2b00      	cmp	r3, #0
 801bb32:	d0c6      	beq.n	801bac2 <__sflush_r+0x32>
 801bb34:	2b1d      	cmp	r3, #29
 801bb36:	d001      	beq.n	801bb3c <__sflush_r+0xac>
 801bb38:	2b16      	cmp	r3, #22
 801bb3a:	d11e      	bne.n	801bb7a <__sflush_r+0xea>
 801bb3c:	602f      	str	r7, [r5, #0]
 801bb3e:	2000      	movs	r0, #0
 801bb40:	e022      	b.n	801bb88 <__sflush_r+0xf8>
 801bb42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bb46:	b21b      	sxth	r3, r3
 801bb48:	e01b      	b.n	801bb82 <__sflush_r+0xf2>
 801bb4a:	690f      	ldr	r7, [r1, #16]
 801bb4c:	2f00      	cmp	r7, #0
 801bb4e:	d0f6      	beq.n	801bb3e <__sflush_r+0xae>
 801bb50:	0793      	lsls	r3, r2, #30
 801bb52:	680e      	ldr	r6, [r1, #0]
 801bb54:	bf08      	it	eq
 801bb56:	694b      	ldreq	r3, [r1, #20]
 801bb58:	600f      	str	r7, [r1, #0]
 801bb5a:	bf18      	it	ne
 801bb5c:	2300      	movne	r3, #0
 801bb5e:	eba6 0807 	sub.w	r8, r6, r7
 801bb62:	608b      	str	r3, [r1, #8]
 801bb64:	f1b8 0f00 	cmp.w	r8, #0
 801bb68:	dde9      	ble.n	801bb3e <__sflush_r+0xae>
 801bb6a:	6a21      	ldr	r1, [r4, #32]
 801bb6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801bb6e:	4643      	mov	r3, r8
 801bb70:	463a      	mov	r2, r7
 801bb72:	4628      	mov	r0, r5
 801bb74:	47b0      	blx	r6
 801bb76:	2800      	cmp	r0, #0
 801bb78:	dc08      	bgt.n	801bb8c <__sflush_r+0xfc>
 801bb7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bb82:	81a3      	strh	r3, [r4, #12]
 801bb84:	f04f 30ff 	mov.w	r0, #4294967295
 801bb88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bb8c:	4407      	add	r7, r0
 801bb8e:	eba8 0800 	sub.w	r8, r8, r0
 801bb92:	e7e7      	b.n	801bb64 <__sflush_r+0xd4>
 801bb94:	20400001 	.word	0x20400001

0801bb98 <_fflush_r>:
 801bb98:	b538      	push	{r3, r4, r5, lr}
 801bb9a:	690b      	ldr	r3, [r1, #16]
 801bb9c:	4605      	mov	r5, r0
 801bb9e:	460c      	mov	r4, r1
 801bba0:	b913      	cbnz	r3, 801bba8 <_fflush_r+0x10>
 801bba2:	2500      	movs	r5, #0
 801bba4:	4628      	mov	r0, r5
 801bba6:	bd38      	pop	{r3, r4, r5, pc}
 801bba8:	b118      	cbz	r0, 801bbb2 <_fflush_r+0x1a>
 801bbaa:	6a03      	ldr	r3, [r0, #32]
 801bbac:	b90b      	cbnz	r3, 801bbb2 <_fflush_r+0x1a>
 801bbae:	f7ff fb11 	bl	801b1d4 <__sinit>
 801bbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bbb6:	2b00      	cmp	r3, #0
 801bbb8:	d0f3      	beq.n	801bba2 <_fflush_r+0xa>
 801bbba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801bbbc:	07d0      	lsls	r0, r2, #31
 801bbbe:	d404      	bmi.n	801bbca <_fflush_r+0x32>
 801bbc0:	0599      	lsls	r1, r3, #22
 801bbc2:	d402      	bmi.n	801bbca <_fflush_r+0x32>
 801bbc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bbc6:	f7ff fc34 	bl	801b432 <__retarget_lock_acquire_recursive>
 801bbca:	4628      	mov	r0, r5
 801bbcc:	4621      	mov	r1, r4
 801bbce:	f7ff ff5f 	bl	801ba90 <__sflush_r>
 801bbd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bbd4:	07da      	lsls	r2, r3, #31
 801bbd6:	4605      	mov	r5, r0
 801bbd8:	d4e4      	bmi.n	801bba4 <_fflush_r+0xc>
 801bbda:	89a3      	ldrh	r3, [r4, #12]
 801bbdc:	059b      	lsls	r3, r3, #22
 801bbde:	d4e1      	bmi.n	801bba4 <_fflush_r+0xc>
 801bbe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bbe2:	f7ff fc27 	bl	801b434 <__retarget_lock_release_recursive>
 801bbe6:	e7dd      	b.n	801bba4 <_fflush_r+0xc>

0801bbe8 <__swbuf_r>:
 801bbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bbea:	460e      	mov	r6, r1
 801bbec:	4614      	mov	r4, r2
 801bbee:	4605      	mov	r5, r0
 801bbf0:	b118      	cbz	r0, 801bbfa <__swbuf_r+0x12>
 801bbf2:	6a03      	ldr	r3, [r0, #32]
 801bbf4:	b90b      	cbnz	r3, 801bbfa <__swbuf_r+0x12>
 801bbf6:	f7ff faed 	bl	801b1d4 <__sinit>
 801bbfa:	69a3      	ldr	r3, [r4, #24]
 801bbfc:	60a3      	str	r3, [r4, #8]
 801bbfe:	89a3      	ldrh	r3, [r4, #12]
 801bc00:	071a      	lsls	r2, r3, #28
 801bc02:	d501      	bpl.n	801bc08 <__swbuf_r+0x20>
 801bc04:	6923      	ldr	r3, [r4, #16]
 801bc06:	b943      	cbnz	r3, 801bc1a <__swbuf_r+0x32>
 801bc08:	4621      	mov	r1, r4
 801bc0a:	4628      	mov	r0, r5
 801bc0c:	f000 f82a 	bl	801bc64 <__swsetup_r>
 801bc10:	b118      	cbz	r0, 801bc1a <__swbuf_r+0x32>
 801bc12:	f04f 37ff 	mov.w	r7, #4294967295
 801bc16:	4638      	mov	r0, r7
 801bc18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bc1a:	6823      	ldr	r3, [r4, #0]
 801bc1c:	6922      	ldr	r2, [r4, #16]
 801bc1e:	1a98      	subs	r0, r3, r2
 801bc20:	6963      	ldr	r3, [r4, #20]
 801bc22:	b2f6      	uxtb	r6, r6
 801bc24:	4283      	cmp	r3, r0
 801bc26:	4637      	mov	r7, r6
 801bc28:	dc05      	bgt.n	801bc36 <__swbuf_r+0x4e>
 801bc2a:	4621      	mov	r1, r4
 801bc2c:	4628      	mov	r0, r5
 801bc2e:	f7ff ffb3 	bl	801bb98 <_fflush_r>
 801bc32:	2800      	cmp	r0, #0
 801bc34:	d1ed      	bne.n	801bc12 <__swbuf_r+0x2a>
 801bc36:	68a3      	ldr	r3, [r4, #8]
 801bc38:	3b01      	subs	r3, #1
 801bc3a:	60a3      	str	r3, [r4, #8]
 801bc3c:	6823      	ldr	r3, [r4, #0]
 801bc3e:	1c5a      	adds	r2, r3, #1
 801bc40:	6022      	str	r2, [r4, #0]
 801bc42:	701e      	strb	r6, [r3, #0]
 801bc44:	6962      	ldr	r2, [r4, #20]
 801bc46:	1c43      	adds	r3, r0, #1
 801bc48:	429a      	cmp	r2, r3
 801bc4a:	d004      	beq.n	801bc56 <__swbuf_r+0x6e>
 801bc4c:	89a3      	ldrh	r3, [r4, #12]
 801bc4e:	07db      	lsls	r3, r3, #31
 801bc50:	d5e1      	bpl.n	801bc16 <__swbuf_r+0x2e>
 801bc52:	2e0a      	cmp	r6, #10
 801bc54:	d1df      	bne.n	801bc16 <__swbuf_r+0x2e>
 801bc56:	4621      	mov	r1, r4
 801bc58:	4628      	mov	r0, r5
 801bc5a:	f7ff ff9d 	bl	801bb98 <_fflush_r>
 801bc5e:	2800      	cmp	r0, #0
 801bc60:	d0d9      	beq.n	801bc16 <__swbuf_r+0x2e>
 801bc62:	e7d6      	b.n	801bc12 <__swbuf_r+0x2a>

0801bc64 <__swsetup_r>:
 801bc64:	b538      	push	{r3, r4, r5, lr}
 801bc66:	4b29      	ldr	r3, [pc, #164]	@ (801bd0c <__swsetup_r+0xa8>)
 801bc68:	4605      	mov	r5, r0
 801bc6a:	6818      	ldr	r0, [r3, #0]
 801bc6c:	460c      	mov	r4, r1
 801bc6e:	b118      	cbz	r0, 801bc78 <__swsetup_r+0x14>
 801bc70:	6a03      	ldr	r3, [r0, #32]
 801bc72:	b90b      	cbnz	r3, 801bc78 <__swsetup_r+0x14>
 801bc74:	f7ff faae 	bl	801b1d4 <__sinit>
 801bc78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc7c:	0719      	lsls	r1, r3, #28
 801bc7e:	d422      	bmi.n	801bcc6 <__swsetup_r+0x62>
 801bc80:	06da      	lsls	r2, r3, #27
 801bc82:	d407      	bmi.n	801bc94 <__swsetup_r+0x30>
 801bc84:	2209      	movs	r2, #9
 801bc86:	602a      	str	r2, [r5, #0]
 801bc88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bc8c:	81a3      	strh	r3, [r4, #12]
 801bc8e:	f04f 30ff 	mov.w	r0, #4294967295
 801bc92:	e033      	b.n	801bcfc <__swsetup_r+0x98>
 801bc94:	0758      	lsls	r0, r3, #29
 801bc96:	d512      	bpl.n	801bcbe <__swsetup_r+0x5a>
 801bc98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bc9a:	b141      	cbz	r1, 801bcae <__swsetup_r+0x4a>
 801bc9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bca0:	4299      	cmp	r1, r3
 801bca2:	d002      	beq.n	801bcaa <__swsetup_r+0x46>
 801bca4:	4628      	mov	r0, r5
 801bca6:	f7ff fbdb 	bl	801b460 <_free_r>
 801bcaa:	2300      	movs	r3, #0
 801bcac:	6363      	str	r3, [r4, #52]	@ 0x34
 801bcae:	89a3      	ldrh	r3, [r4, #12]
 801bcb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801bcb4:	81a3      	strh	r3, [r4, #12]
 801bcb6:	2300      	movs	r3, #0
 801bcb8:	6063      	str	r3, [r4, #4]
 801bcba:	6923      	ldr	r3, [r4, #16]
 801bcbc:	6023      	str	r3, [r4, #0]
 801bcbe:	89a3      	ldrh	r3, [r4, #12]
 801bcc0:	f043 0308 	orr.w	r3, r3, #8
 801bcc4:	81a3      	strh	r3, [r4, #12]
 801bcc6:	6923      	ldr	r3, [r4, #16]
 801bcc8:	b94b      	cbnz	r3, 801bcde <__swsetup_r+0x7a>
 801bcca:	89a3      	ldrh	r3, [r4, #12]
 801bccc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801bcd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bcd4:	d003      	beq.n	801bcde <__swsetup_r+0x7a>
 801bcd6:	4621      	mov	r1, r4
 801bcd8:	4628      	mov	r0, r5
 801bcda:	f000 f883 	bl	801bde4 <__smakebuf_r>
 801bcde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bce2:	f013 0201 	ands.w	r2, r3, #1
 801bce6:	d00a      	beq.n	801bcfe <__swsetup_r+0x9a>
 801bce8:	2200      	movs	r2, #0
 801bcea:	60a2      	str	r2, [r4, #8]
 801bcec:	6962      	ldr	r2, [r4, #20]
 801bcee:	4252      	negs	r2, r2
 801bcf0:	61a2      	str	r2, [r4, #24]
 801bcf2:	6922      	ldr	r2, [r4, #16]
 801bcf4:	b942      	cbnz	r2, 801bd08 <__swsetup_r+0xa4>
 801bcf6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801bcfa:	d1c5      	bne.n	801bc88 <__swsetup_r+0x24>
 801bcfc:	bd38      	pop	{r3, r4, r5, pc}
 801bcfe:	0799      	lsls	r1, r3, #30
 801bd00:	bf58      	it	pl
 801bd02:	6962      	ldrpl	r2, [r4, #20]
 801bd04:	60a2      	str	r2, [r4, #8]
 801bd06:	e7f4      	b.n	801bcf2 <__swsetup_r+0x8e>
 801bd08:	2000      	movs	r0, #0
 801bd0a:	e7f7      	b.n	801bcfc <__swsetup_r+0x98>
 801bd0c:	20000018 	.word	0x20000018

0801bd10 <_raise_r>:
 801bd10:	291f      	cmp	r1, #31
 801bd12:	b538      	push	{r3, r4, r5, lr}
 801bd14:	4605      	mov	r5, r0
 801bd16:	460c      	mov	r4, r1
 801bd18:	d904      	bls.n	801bd24 <_raise_r+0x14>
 801bd1a:	2316      	movs	r3, #22
 801bd1c:	6003      	str	r3, [r0, #0]
 801bd1e:	f04f 30ff 	mov.w	r0, #4294967295
 801bd22:	bd38      	pop	{r3, r4, r5, pc}
 801bd24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bd26:	b112      	cbz	r2, 801bd2e <_raise_r+0x1e>
 801bd28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bd2c:	b94b      	cbnz	r3, 801bd42 <_raise_r+0x32>
 801bd2e:	4628      	mov	r0, r5
 801bd30:	f000 f830 	bl	801bd94 <_getpid_r>
 801bd34:	4622      	mov	r2, r4
 801bd36:	4601      	mov	r1, r0
 801bd38:	4628      	mov	r0, r5
 801bd3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd3e:	f000 b817 	b.w	801bd70 <_kill_r>
 801bd42:	2b01      	cmp	r3, #1
 801bd44:	d00a      	beq.n	801bd5c <_raise_r+0x4c>
 801bd46:	1c59      	adds	r1, r3, #1
 801bd48:	d103      	bne.n	801bd52 <_raise_r+0x42>
 801bd4a:	2316      	movs	r3, #22
 801bd4c:	6003      	str	r3, [r0, #0]
 801bd4e:	2001      	movs	r0, #1
 801bd50:	e7e7      	b.n	801bd22 <_raise_r+0x12>
 801bd52:	2100      	movs	r1, #0
 801bd54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bd58:	4620      	mov	r0, r4
 801bd5a:	4798      	blx	r3
 801bd5c:	2000      	movs	r0, #0
 801bd5e:	e7e0      	b.n	801bd22 <_raise_r+0x12>

0801bd60 <raise>:
 801bd60:	4b02      	ldr	r3, [pc, #8]	@ (801bd6c <raise+0xc>)
 801bd62:	4601      	mov	r1, r0
 801bd64:	6818      	ldr	r0, [r3, #0]
 801bd66:	f7ff bfd3 	b.w	801bd10 <_raise_r>
 801bd6a:	bf00      	nop
 801bd6c:	20000018 	.word	0x20000018

0801bd70 <_kill_r>:
 801bd70:	b538      	push	{r3, r4, r5, lr}
 801bd72:	4d07      	ldr	r5, [pc, #28]	@ (801bd90 <_kill_r+0x20>)
 801bd74:	2300      	movs	r3, #0
 801bd76:	4604      	mov	r4, r0
 801bd78:	4608      	mov	r0, r1
 801bd7a:	4611      	mov	r1, r2
 801bd7c:	602b      	str	r3, [r5, #0]
 801bd7e:	f7fb ff5e 	bl	8017c3e <_kill>
 801bd82:	1c43      	adds	r3, r0, #1
 801bd84:	d102      	bne.n	801bd8c <_kill_r+0x1c>
 801bd86:	682b      	ldr	r3, [r5, #0]
 801bd88:	b103      	cbz	r3, 801bd8c <_kill_r+0x1c>
 801bd8a:	6023      	str	r3, [r4, #0]
 801bd8c:	bd38      	pop	{r3, r4, r5, pc}
 801bd8e:	bf00      	nop
 801bd90:	20001a98 	.word	0x20001a98

0801bd94 <_getpid_r>:
 801bd94:	f7fb bf51 	b.w	8017c3a <_getpid>

0801bd98 <__swhatbuf_r>:
 801bd98:	b570      	push	{r4, r5, r6, lr}
 801bd9a:	460c      	mov	r4, r1
 801bd9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bda0:	2900      	cmp	r1, #0
 801bda2:	b096      	sub	sp, #88	@ 0x58
 801bda4:	4615      	mov	r5, r2
 801bda6:	461e      	mov	r6, r3
 801bda8:	da0d      	bge.n	801bdc6 <__swhatbuf_r+0x2e>
 801bdaa:	89a3      	ldrh	r3, [r4, #12]
 801bdac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801bdb0:	f04f 0100 	mov.w	r1, #0
 801bdb4:	bf14      	ite	ne
 801bdb6:	2340      	movne	r3, #64	@ 0x40
 801bdb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801bdbc:	2000      	movs	r0, #0
 801bdbe:	6031      	str	r1, [r6, #0]
 801bdc0:	602b      	str	r3, [r5, #0]
 801bdc2:	b016      	add	sp, #88	@ 0x58
 801bdc4:	bd70      	pop	{r4, r5, r6, pc}
 801bdc6:	466a      	mov	r2, sp
 801bdc8:	f000 f848 	bl	801be5c <_fstat_r>
 801bdcc:	2800      	cmp	r0, #0
 801bdce:	dbec      	blt.n	801bdaa <__swhatbuf_r+0x12>
 801bdd0:	9901      	ldr	r1, [sp, #4]
 801bdd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801bdd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801bdda:	4259      	negs	r1, r3
 801bddc:	4159      	adcs	r1, r3
 801bdde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801bde2:	e7eb      	b.n	801bdbc <__swhatbuf_r+0x24>

0801bde4 <__smakebuf_r>:
 801bde4:	898b      	ldrh	r3, [r1, #12]
 801bde6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bde8:	079d      	lsls	r5, r3, #30
 801bdea:	4606      	mov	r6, r0
 801bdec:	460c      	mov	r4, r1
 801bdee:	d507      	bpl.n	801be00 <__smakebuf_r+0x1c>
 801bdf0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801bdf4:	6023      	str	r3, [r4, #0]
 801bdf6:	6123      	str	r3, [r4, #16]
 801bdf8:	2301      	movs	r3, #1
 801bdfa:	6163      	str	r3, [r4, #20]
 801bdfc:	b003      	add	sp, #12
 801bdfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801be00:	ab01      	add	r3, sp, #4
 801be02:	466a      	mov	r2, sp
 801be04:	f7ff ffc8 	bl	801bd98 <__swhatbuf_r>
 801be08:	9f00      	ldr	r7, [sp, #0]
 801be0a:	4605      	mov	r5, r0
 801be0c:	4639      	mov	r1, r7
 801be0e:	4630      	mov	r0, r6
 801be10:	f7ff f8c8 	bl	801afa4 <_malloc_r>
 801be14:	b948      	cbnz	r0, 801be2a <__smakebuf_r+0x46>
 801be16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be1a:	059a      	lsls	r2, r3, #22
 801be1c:	d4ee      	bmi.n	801bdfc <__smakebuf_r+0x18>
 801be1e:	f023 0303 	bic.w	r3, r3, #3
 801be22:	f043 0302 	orr.w	r3, r3, #2
 801be26:	81a3      	strh	r3, [r4, #12]
 801be28:	e7e2      	b.n	801bdf0 <__smakebuf_r+0xc>
 801be2a:	89a3      	ldrh	r3, [r4, #12]
 801be2c:	6020      	str	r0, [r4, #0]
 801be2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801be32:	81a3      	strh	r3, [r4, #12]
 801be34:	9b01      	ldr	r3, [sp, #4]
 801be36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801be3a:	b15b      	cbz	r3, 801be54 <__smakebuf_r+0x70>
 801be3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801be40:	4630      	mov	r0, r6
 801be42:	f000 f81d 	bl	801be80 <_isatty_r>
 801be46:	b128      	cbz	r0, 801be54 <__smakebuf_r+0x70>
 801be48:	89a3      	ldrh	r3, [r4, #12]
 801be4a:	f023 0303 	bic.w	r3, r3, #3
 801be4e:	f043 0301 	orr.w	r3, r3, #1
 801be52:	81a3      	strh	r3, [r4, #12]
 801be54:	89a3      	ldrh	r3, [r4, #12]
 801be56:	431d      	orrs	r5, r3
 801be58:	81a5      	strh	r5, [r4, #12]
 801be5a:	e7cf      	b.n	801bdfc <__smakebuf_r+0x18>

0801be5c <_fstat_r>:
 801be5c:	b538      	push	{r3, r4, r5, lr}
 801be5e:	4d07      	ldr	r5, [pc, #28]	@ (801be7c <_fstat_r+0x20>)
 801be60:	2300      	movs	r3, #0
 801be62:	4604      	mov	r4, r0
 801be64:	4608      	mov	r0, r1
 801be66:	4611      	mov	r1, r2
 801be68:	602b      	str	r3, [r5, #0]
 801be6a:	f7fb ff15 	bl	8017c98 <_fstat>
 801be6e:	1c43      	adds	r3, r0, #1
 801be70:	d102      	bne.n	801be78 <_fstat_r+0x1c>
 801be72:	682b      	ldr	r3, [r5, #0]
 801be74:	b103      	cbz	r3, 801be78 <_fstat_r+0x1c>
 801be76:	6023      	str	r3, [r4, #0]
 801be78:	bd38      	pop	{r3, r4, r5, pc}
 801be7a:	bf00      	nop
 801be7c:	20001a98 	.word	0x20001a98

0801be80 <_isatty_r>:
 801be80:	b538      	push	{r3, r4, r5, lr}
 801be82:	4d06      	ldr	r5, [pc, #24]	@ (801be9c <_isatty_r+0x1c>)
 801be84:	2300      	movs	r3, #0
 801be86:	4604      	mov	r4, r0
 801be88:	4608      	mov	r0, r1
 801be8a:	602b      	str	r3, [r5, #0]
 801be8c:	f7fb ff09 	bl	8017ca2 <_isatty>
 801be90:	1c43      	adds	r3, r0, #1
 801be92:	d102      	bne.n	801be9a <_isatty_r+0x1a>
 801be94:	682b      	ldr	r3, [r5, #0]
 801be96:	b103      	cbz	r3, 801be9a <_isatty_r+0x1a>
 801be98:	6023      	str	r3, [r4, #0]
 801be9a:	bd38      	pop	{r3, r4, r5, pc}
 801be9c:	20001a98 	.word	0x20001a98

0801bea0 <_init>:
 801bea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bea2:	bf00      	nop
 801bea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bea6:	bc08      	pop	{r3}
 801bea8:	469e      	mov	lr, r3
 801beaa:	4770      	bx	lr

0801beac <_fini>:
 801beac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801beae:	bf00      	nop
 801beb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801beb2:	bc08      	pop	{r3}
 801beb4:	469e      	mov	lr, r3
 801beb6:	4770      	bx	lr
