// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MainBtbInternalBank_3(
  input         clock,
  input         reset,
  output        io_resetDone,
  input         io_read_req_valid,
  input  [7:0]  io_read_req_bits_setIdx,
  output        io_read_resp_entries_0_valid,
  output [15:0] io_read_resp_entries_0_tag,
  output [1:0]  io_read_resp_entries_0_attribute_branchType,
  output [1:0]  io_read_resp_entries_0_attribute_rasAction,
  output [3:0]  io_read_resp_entries_0_position,
  output [1:0]  io_read_resp_entries_0_targetCarry_value,
  output [19:0] io_read_resp_entries_0_targetLowerBits,
  output        io_read_resp_entries_1_valid,
  output [15:0] io_read_resp_entries_1_tag,
  output [1:0]  io_read_resp_entries_1_attribute_branchType,
  output [1:0]  io_read_resp_entries_1_attribute_rasAction,
  output [3:0]  io_read_resp_entries_1_position,
  output [1:0]  io_read_resp_entries_1_targetCarry_value,
  output [19:0] io_read_resp_entries_1_targetLowerBits,
  output        io_read_resp_entries_2_valid,
  output [15:0] io_read_resp_entries_2_tag,
  output [1:0]  io_read_resp_entries_2_attribute_branchType,
  output [1:0]  io_read_resp_entries_2_attribute_rasAction,
  output [3:0]  io_read_resp_entries_2_position,
  output [1:0]  io_read_resp_entries_2_targetCarry_value,
  output [19:0] io_read_resp_entries_2_targetLowerBits,
  output        io_read_resp_entries_3_valid,
  output [15:0] io_read_resp_entries_3_tag,
  output [1:0]  io_read_resp_entries_3_attribute_branchType,
  output [1:0]  io_read_resp_entries_3_attribute_rasAction,
  output [3:0]  io_read_resp_entries_3_position,
  output [1:0]  io_read_resp_entries_3_targetCarry_value,
  output [19:0] io_read_resp_entries_3_targetLowerBits,
  output [1:0]  io_read_resp_counters_0_value,
  output [1:0]  io_read_resp_counters_1_value,
  output [1:0]  io_read_resp_counters_2_value,
  output [1:0]  io_read_resp_counters_3_value,
  input         io_writeEntry_req_valid,
  input  [7:0]  io_writeEntry_req_bits_setIdx,
  input  [3:0]  io_writeEntry_req_bits_wayMask,
  input  [15:0] io_writeEntry_req_bits_entry_tag,
  input  [1:0]  io_writeEntry_req_bits_entry_attribute_branchType,
  input  [1:0]  io_writeEntry_req_bits_entry_attribute_rasAction,
  input  [3:0]  io_writeEntry_req_bits_entry_position,
  input  [1:0]  io_writeEntry_req_bits_entry_targetCarry_value,
  input  [19:0] io_writeEntry_req_bits_entry_targetLowerBits,
  input         io_writeCounter_req_valid,
  input  [7:0]  io_writeCounter_req_bits_setIdx,
  input  [3:0]  io_writeCounter_req_bits_wayMask,
  input  [1:0]  io_writeCounter_req_bits_counters_0_value,
  input  [1:0]  io_writeCounter_req_bits_counters_1_value,
  input  [1:0]  io_writeCounter_req_bits_counters_2_value,
  input  [1:0]  io_writeCounter_req_bits_counters_3_value,
  input         io_flush_req_valid,
  input  [7:0]  io_flush_req_bits_setIdx,
  input  [3:0]  io_flush_req_bits_wayMask,
  input  [8:0]  boreChildrenBd_bore_addr,
  input  [8:0]  boreChildrenBd_bore_addr_rd,
  input  [46:0] boreChildrenBd_bore_wdata,
  input         boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [46:0] boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [6:0]  boreChildrenBd_bore_array,
  input  [8:0]  boreChildrenBd_bore_1_addr,
  input  [8:0]  boreChildrenBd_bore_1_addr_rd,
  input  [46:0] boreChildrenBd_bore_1_wdata,
  input         boreChildrenBd_bore_1_wmask,
  input         boreChildrenBd_bore_1_re,
  input         boreChildrenBd_bore_1_we,
  output [46:0] boreChildrenBd_bore_1_rdata,
  input         boreChildrenBd_bore_1_ack,
  input         boreChildrenBd_bore_1_selectedOH,
  input  [6:0]  boreChildrenBd_bore_1_array,
  input  [8:0]  boreChildrenBd_bore_2_addr,
  input  [8:0]  boreChildrenBd_bore_2_addr_rd,
  input  [46:0] boreChildrenBd_bore_2_wdata,
  input         boreChildrenBd_bore_2_wmask,
  input         boreChildrenBd_bore_2_re,
  input         boreChildrenBd_bore_2_we,
  output [46:0] boreChildrenBd_bore_2_rdata,
  input         boreChildrenBd_bore_2_ack,
  input         boreChildrenBd_bore_2_selectedOH,
  input  [6:0]  boreChildrenBd_bore_2_array,
  input  [8:0]  boreChildrenBd_bore_3_addr,
  input  [8:0]  boreChildrenBd_bore_3_addr_rd,
  input  [46:0] boreChildrenBd_bore_3_wdata,
  input         boreChildrenBd_bore_3_wmask,
  input         boreChildrenBd_bore_3_re,
  input         boreChildrenBd_bore_3_we,
  output [46:0] boreChildrenBd_bore_3_rdata,
  input         boreChildrenBd_bore_3_ack,
  input         boreChildrenBd_bore_3_selectedOH,
  input  [6:0]  boreChildrenBd_bore_3_array,
  input  [8:0]  boreChildrenBd_bore_4_addr,
  input  [8:0]  boreChildrenBd_bore_4_addr_rd,
  input  [7:0]  boreChildrenBd_bore_4_wdata,
  input  [3:0]  boreChildrenBd_bore_4_wmask,
  input         boreChildrenBd_bore_4_re,
  input         boreChildrenBd_bore_4_we,
  output [7:0]  boreChildrenBd_bore_4_rdata,
  input         boreChildrenBd_bore_4_ack,
  input         boreChildrenBd_bore_4_selectedOH,
  input  [6:0]  boreChildrenBd_bore_4_array,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen
);

  wire        _counterWriteBuffer_io_enq_ready;
  wire        _counterWriteBuffer_io_deq_valid;
  wire [7:0]  _counterWriteBuffer_io_deq_bits_setIdx;
  wire [3:0]  _counterWriteBuffer_io_deq_bits_wayMask;
  wire [1:0]  _counterWriteBuffer_io_deq_bits_counters_0_value;
  wire [1:0]  _counterWriteBuffer_io_deq_bits_counters_1_value;
  wire [1:0]  _counterWriteBuffer_io_deq_bits_counters_2_value;
  wire [1:0]  _counterWriteBuffer_io_deq_bits_counters_3_value;
  wire        _entryWriteBuffer_io_write_0_ready;
  wire        _entryWriteBuffer_io_write_1_ready;
  wire        _entryWriteBuffer_io_write_2_ready;
  wire        _entryWriteBuffer_io_write_3_ready;
  wire        _entryWriteBuffer_io_read_0_valid;
  wire [7:0]  _entryWriteBuffer_io_read_0_bits_setIdx;
  wire        _entryWriteBuffer_io_read_0_bits_entry_valid;
  wire [15:0] _entryWriteBuffer_io_read_0_bits_entry_tag;
  wire [1:0]  _entryWriteBuffer_io_read_0_bits_entry_attribute_branchType;
  wire [1:0]  _entryWriteBuffer_io_read_0_bits_entry_attribute_rasAction;
  wire [3:0]  _entryWriteBuffer_io_read_0_bits_entry_position;
  wire [1:0]  _entryWriteBuffer_io_read_0_bits_entry_targetCarry_value;
  wire [19:0] _entryWriteBuffer_io_read_0_bits_entry_targetLowerBits;
  wire        _entryWriteBuffer_io_read_1_valid;
  wire [7:0]  _entryWriteBuffer_io_read_1_bits_setIdx;
  wire        _entryWriteBuffer_io_read_1_bits_entry_valid;
  wire [15:0] _entryWriteBuffer_io_read_1_bits_entry_tag;
  wire [1:0]  _entryWriteBuffer_io_read_1_bits_entry_attribute_branchType;
  wire [1:0]  _entryWriteBuffer_io_read_1_bits_entry_attribute_rasAction;
  wire [3:0]  _entryWriteBuffer_io_read_1_bits_entry_position;
  wire [1:0]  _entryWriteBuffer_io_read_1_bits_entry_targetCarry_value;
  wire [19:0] _entryWriteBuffer_io_read_1_bits_entry_targetLowerBits;
  wire        _entryWriteBuffer_io_read_2_valid;
  wire [7:0]  _entryWriteBuffer_io_read_2_bits_setIdx;
  wire        _entryWriteBuffer_io_read_2_bits_entry_valid;
  wire [15:0] _entryWriteBuffer_io_read_2_bits_entry_tag;
  wire [1:0]  _entryWriteBuffer_io_read_2_bits_entry_attribute_branchType;
  wire [1:0]  _entryWriteBuffer_io_read_2_bits_entry_attribute_rasAction;
  wire [3:0]  _entryWriteBuffer_io_read_2_bits_entry_position;
  wire [1:0]  _entryWriteBuffer_io_read_2_bits_entry_targetCarry_value;
  wire [19:0] _entryWriteBuffer_io_read_2_bits_entry_targetLowerBits;
  wire        _entryWriteBuffer_io_read_3_valid;
  wire [7:0]  _entryWriteBuffer_io_read_3_bits_setIdx;
  wire        _entryWriteBuffer_io_read_3_bits_entry_valid;
  wire [15:0] _entryWriteBuffer_io_read_3_bits_entry_tag;
  wire [1:0]  _entryWriteBuffer_io_read_3_bits_entry_attribute_branchType;
  wire [1:0]  _entryWriteBuffer_io_read_3_bits_entry_attribute_rasAction;
  wire [3:0]  _entryWriteBuffer_io_read_3_bits_entry_position;
  wire [1:0]  _entryWriteBuffer_io_read_3_bits_entry_targetCarry_value;
  wire [19:0] _entryWriteBuffer_io_read_3_bits_entry_targetLowerBits;
  wire        _mbtb_sram_counter_align0_bank3_io_r_req_ready;
  wire        _mbtb_sram_counter_align0_bank3_io_w_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way3_io_r_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way3_io_w_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way2_io_r_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way2_io_w_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way1_io_r_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way1_io_w_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way0_io_r_req_ready;
  wire        _mbtb_sram_entry_align0_bank3_way0_io_w_req_ready;
  reg         resetDone;
  wire        _conflict_T = io_writeEntry_req_bits_setIdx == io_flush_req_bits_setIdx;
  wire        conflict =
    io_writeEntry_req_valid & _conflict_T & io_writeEntry_req_bits_entry_tag == 16'h0;
  wire        writeValid = io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[0];
  wire        valid =
    writeValid | io_flush_req_valid & io_flush_req_bits_wayMask[0] & ~conflict;
  reg         entryWriteBuffer_io_write_0_valid_REG;
  reg  [7:0]  entryWriteBuffer_io_write_0_bits_setIdx_r;
  reg         entryWriteBuffer_io_write_0_bits_entry_r_valid;
  reg  [15:0] entryWriteBuffer_io_write_0_bits_entry_r_tag;
  reg  [1:0]  entryWriteBuffer_io_write_0_bits_entry_r_attribute_branchType;
  reg  [1:0]  entryWriteBuffer_io_write_0_bits_entry_r_attribute_rasAction;
  reg  [3:0]  entryWriteBuffer_io_write_0_bits_entry_r_position;
  reg  [1:0]  entryWriteBuffer_io_write_0_bits_entry_r_targetCarry_value;
  reg  [19:0] entryWriteBuffer_io_write_0_bits_entry_r_targetLowerBits;
  wire        writeValid_1 = io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[1];
  wire        valid_1 =
    writeValid_1 | io_flush_req_valid & io_flush_req_bits_wayMask[1] & ~conflict;
  reg         entryWriteBuffer_io_write_1_valid_REG;
  reg  [7:0]  entryWriteBuffer_io_write_1_bits_setIdx_r;
  reg         entryWriteBuffer_io_write_1_bits_entry_r_valid;
  reg  [15:0] entryWriteBuffer_io_write_1_bits_entry_r_tag;
  reg  [1:0]  entryWriteBuffer_io_write_1_bits_entry_r_attribute_branchType;
  reg  [1:0]  entryWriteBuffer_io_write_1_bits_entry_r_attribute_rasAction;
  reg  [3:0]  entryWriteBuffer_io_write_1_bits_entry_r_position;
  reg  [1:0]  entryWriteBuffer_io_write_1_bits_entry_r_targetCarry_value;
  reg  [19:0] entryWriteBuffer_io_write_1_bits_entry_r_targetLowerBits;
  wire        writeValid_2 = io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[2];
  wire        valid_2 =
    writeValid_2 | io_flush_req_valid & io_flush_req_bits_wayMask[2] & ~conflict;
  reg         entryWriteBuffer_io_write_2_valid_REG;
  reg  [7:0]  entryWriteBuffer_io_write_2_bits_setIdx_r;
  reg         entryWriteBuffer_io_write_2_bits_entry_r_valid;
  reg  [15:0] entryWriteBuffer_io_write_2_bits_entry_r_tag;
  reg  [1:0]  entryWriteBuffer_io_write_2_bits_entry_r_attribute_branchType;
  reg  [1:0]  entryWriteBuffer_io_write_2_bits_entry_r_attribute_rasAction;
  reg  [3:0]  entryWriteBuffer_io_write_2_bits_entry_r_position;
  reg  [1:0]  entryWriteBuffer_io_write_2_bits_entry_r_targetCarry_value;
  reg  [19:0] entryWriteBuffer_io_write_2_bits_entry_r_targetLowerBits;
  wire        writeValid_3 = io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[3];
  wire        valid_3 =
    writeValid_3 | io_flush_req_valid & io_flush_req_bits_wayMask[3] & ~conflict;
  reg         entryWriteBuffer_io_write_3_valid_REG;
  reg  [7:0]  entryWriteBuffer_io_write_3_bits_setIdx_r;
  reg         entryWriteBuffer_io_write_3_bits_entry_r_valid;
  reg  [15:0] entryWriteBuffer_io_write_3_bits_entry_r_tag;
  reg  [1:0]  entryWriteBuffer_io_write_3_bits_entry_r_attribute_branchType;
  reg  [1:0]  entryWriteBuffer_io_write_3_bits_entry_r_attribute_rasAction;
  reg  [3:0]  entryWriteBuffer_io_write_3_bits_entry_r_position;
  reg  [1:0]  entryWriteBuffer_io_write_3_bits_entry_r_targetCarry_value;
  reg  [19:0] entryWriteBuffer_io_write_3_bits_entry_r_targetLowerBits;
  wire        perf_entryDropWrite_probe =
    io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[0]
    & ~_entryWriteBuffer_io_write_0_ready | io_writeEntry_req_valid
    & io_writeEntry_req_bits_wayMask[1] & ~_entryWriteBuffer_io_write_1_ready
    | io_writeEntry_req_valid & io_writeEntry_req_bits_wayMask[2]
    & ~_entryWriteBuffer_io_write_2_ready | io_writeEntry_req_valid
    & io_writeEntry_req_bits_wayMask[3] & ~_entryWriteBuffer_io_write_3_ready;
  wire        _GEN =
    io_writeEntry_req_valid & io_flush_req_valid & _conflict_T
    & (|(io_writeEntry_req_bits_wayMask & io_flush_req_bits_wayMask));
  wire        _GEN_0 = ~_counterWriteBuffer_io_enq_ready & io_writeCounter_req_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      resetDone <= 1'h0;
      entryWriteBuffer_io_write_0_valid_REG <= 1'h0;
      entryWriteBuffer_io_write_1_valid_REG <= 1'h0;
      entryWriteBuffer_io_write_2_valid_REG <= 1'h0;
      entryWriteBuffer_io_write_3_valid_REG <= 1'h0;
    end
    else begin
      resetDone <=
        _mbtb_sram_entry_align0_bank3_way0_io_r_req_ready
        & _mbtb_sram_entry_align0_bank3_way1_io_r_req_ready
        & _mbtb_sram_entry_align0_bank3_way2_io_r_req_ready
        & _mbtb_sram_entry_align0_bank3_way3_io_r_req_ready
        & _mbtb_sram_counter_align0_bank3_io_r_req_ready | resetDone;
      entryWriteBuffer_io_write_0_valid_REG <= valid;
      entryWriteBuffer_io_write_1_valid_REG <= valid_1;
      entryWriteBuffer_io_write_2_valid_REG <= valid_2;
      entryWriteBuffer_io_write_3_valid_REG <= valid_3;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (valid) begin
      entryWriteBuffer_io_write_0_bits_setIdx_r <=
        writeValid ? io_writeEntry_req_bits_setIdx : io_flush_req_bits_setIdx;
      entryWriteBuffer_io_write_0_bits_entry_r_valid <= writeValid;
      entryWriteBuffer_io_write_0_bits_entry_r_tag <=
        writeValid ? io_writeEntry_req_bits_entry_tag : 16'h0;
      entryWriteBuffer_io_write_0_bits_entry_r_attribute_branchType <=
        writeValid ? io_writeEntry_req_bits_entry_attribute_branchType : 2'h0;
      entryWriteBuffer_io_write_0_bits_entry_r_attribute_rasAction <=
        writeValid ? io_writeEntry_req_bits_entry_attribute_rasAction : 2'h0;
      entryWriteBuffer_io_write_0_bits_entry_r_position <=
        writeValid ? io_writeEntry_req_bits_entry_position : 4'h0;
      entryWriteBuffer_io_write_0_bits_entry_r_targetCarry_value <=
        writeValid ? io_writeEntry_req_bits_entry_targetCarry_value : 2'h0;
      entryWriteBuffer_io_write_0_bits_entry_r_targetLowerBits <=
        writeValid ? io_writeEntry_req_bits_entry_targetLowerBits : 20'h0;
    end
    if (valid_1) begin
      entryWriteBuffer_io_write_1_bits_setIdx_r <=
        writeValid_1 ? io_writeEntry_req_bits_setIdx : io_flush_req_bits_setIdx;
      entryWriteBuffer_io_write_1_bits_entry_r_valid <= writeValid_1;
      entryWriteBuffer_io_write_1_bits_entry_r_tag <=
        writeValid_1 ? io_writeEntry_req_bits_entry_tag : 16'h0;
      entryWriteBuffer_io_write_1_bits_entry_r_attribute_branchType <=
        writeValid_1 ? io_writeEntry_req_bits_entry_attribute_branchType : 2'h0;
      entryWriteBuffer_io_write_1_bits_entry_r_attribute_rasAction <=
        writeValid_1 ? io_writeEntry_req_bits_entry_attribute_rasAction : 2'h0;
      entryWriteBuffer_io_write_1_bits_entry_r_position <=
        writeValid_1 ? io_writeEntry_req_bits_entry_position : 4'h0;
      entryWriteBuffer_io_write_1_bits_entry_r_targetCarry_value <=
        writeValid_1 ? io_writeEntry_req_bits_entry_targetCarry_value : 2'h0;
      entryWriteBuffer_io_write_1_bits_entry_r_targetLowerBits <=
        writeValid_1 ? io_writeEntry_req_bits_entry_targetLowerBits : 20'h0;
    end
    if (valid_2) begin
      entryWriteBuffer_io_write_2_bits_setIdx_r <=
        writeValid_2 ? io_writeEntry_req_bits_setIdx : io_flush_req_bits_setIdx;
      entryWriteBuffer_io_write_2_bits_entry_r_valid <= writeValid_2;
      entryWriteBuffer_io_write_2_bits_entry_r_tag <=
        writeValid_2 ? io_writeEntry_req_bits_entry_tag : 16'h0;
      entryWriteBuffer_io_write_2_bits_entry_r_attribute_branchType <=
        writeValid_2 ? io_writeEntry_req_bits_entry_attribute_branchType : 2'h0;
      entryWriteBuffer_io_write_2_bits_entry_r_attribute_rasAction <=
        writeValid_2 ? io_writeEntry_req_bits_entry_attribute_rasAction : 2'h0;
      entryWriteBuffer_io_write_2_bits_entry_r_position <=
        writeValid_2 ? io_writeEntry_req_bits_entry_position : 4'h0;
      entryWriteBuffer_io_write_2_bits_entry_r_targetCarry_value <=
        writeValid_2 ? io_writeEntry_req_bits_entry_targetCarry_value : 2'h0;
      entryWriteBuffer_io_write_2_bits_entry_r_targetLowerBits <=
        writeValid_2 ? io_writeEntry_req_bits_entry_targetLowerBits : 20'h0;
    end
    if (valid_3) begin
      entryWriteBuffer_io_write_3_bits_setIdx_r <=
        writeValid_3 ? io_writeEntry_req_bits_setIdx : io_flush_req_bits_setIdx;
      entryWriteBuffer_io_write_3_bits_entry_r_valid <= writeValid_3;
      entryWriteBuffer_io_write_3_bits_entry_r_tag <=
        writeValid_3 ? io_writeEntry_req_bits_entry_tag : 16'h0;
      entryWriteBuffer_io_write_3_bits_entry_r_attribute_branchType <=
        writeValid_3 ? io_writeEntry_req_bits_entry_attribute_branchType : 2'h0;
      entryWriteBuffer_io_write_3_bits_entry_r_attribute_rasAction <=
        writeValid_3 ? io_writeEntry_req_bits_entry_attribute_rasAction : 2'h0;
      entryWriteBuffer_io_write_3_bits_entry_r_position <=
        writeValid_3 ? io_writeEntry_req_bits_entry_position : 4'h0;
      entryWriteBuffer_io_write_3_bits_entry_r_targetCarry_value <=
        writeValid_3 ? io_writeEntry_req_bits_entry_targetCarry_value : 2'h0;
      entryWriteBuffer_io_write_3_bits_entry_r_targetLowerBits <=
        writeValid_3 ? io_writeEntry_req_bits_entry_targetLowerBits : 20'h0;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        resetDone = _RANDOM[3'h0][0];
        entryWriteBuffer_io_write_0_valid_REG = _RANDOM[3'h0][1];
        entryWriteBuffer_io_write_0_bits_setIdx_r = _RANDOM[3'h0][9:2];
        entryWriteBuffer_io_write_0_bits_entry_r_valid = _RANDOM[3'h0][10];
        entryWriteBuffer_io_write_0_bits_entry_r_tag = _RANDOM[3'h0][26:11];
        entryWriteBuffer_io_write_0_bits_entry_r_attribute_branchType =
          _RANDOM[3'h0][28:27];
        entryWriteBuffer_io_write_0_bits_entry_r_attribute_rasAction =
          _RANDOM[3'h0][30:29];
        entryWriteBuffer_io_write_0_bits_entry_r_position =
          {_RANDOM[3'h0][31], _RANDOM[3'h1][2:0]};
        entryWriteBuffer_io_write_0_bits_entry_r_targetCarry_value = _RANDOM[3'h1][4:3];
        entryWriteBuffer_io_write_0_bits_entry_r_targetLowerBits = _RANDOM[3'h1][24:5];
        entryWriteBuffer_io_write_1_valid_REG = _RANDOM[3'h1][25];
        entryWriteBuffer_io_write_1_bits_setIdx_r =
          {_RANDOM[3'h1][31:26], _RANDOM[3'h2][1:0]};
        entryWriteBuffer_io_write_1_bits_entry_r_valid = _RANDOM[3'h2][2];
        entryWriteBuffer_io_write_1_bits_entry_r_tag = _RANDOM[3'h2][18:3];
        entryWriteBuffer_io_write_1_bits_entry_r_attribute_branchType =
          _RANDOM[3'h2][20:19];
        entryWriteBuffer_io_write_1_bits_entry_r_attribute_rasAction =
          _RANDOM[3'h2][22:21];
        entryWriteBuffer_io_write_1_bits_entry_r_position = _RANDOM[3'h2][26:23];
        entryWriteBuffer_io_write_1_bits_entry_r_targetCarry_value = _RANDOM[3'h2][28:27];
        entryWriteBuffer_io_write_1_bits_entry_r_targetLowerBits =
          {_RANDOM[3'h2][31:29], _RANDOM[3'h3][16:0]};
        entryWriteBuffer_io_write_2_valid_REG = _RANDOM[3'h3][17];
        entryWriteBuffer_io_write_2_bits_setIdx_r = _RANDOM[3'h3][25:18];
        entryWriteBuffer_io_write_2_bits_entry_r_valid = _RANDOM[3'h3][26];
        entryWriteBuffer_io_write_2_bits_entry_r_tag =
          {_RANDOM[3'h3][31:27], _RANDOM[3'h4][10:0]};
        entryWriteBuffer_io_write_2_bits_entry_r_attribute_branchType =
          _RANDOM[3'h4][12:11];
        entryWriteBuffer_io_write_2_bits_entry_r_attribute_rasAction =
          _RANDOM[3'h4][14:13];
        entryWriteBuffer_io_write_2_bits_entry_r_position = _RANDOM[3'h4][18:15];
        entryWriteBuffer_io_write_2_bits_entry_r_targetCarry_value = _RANDOM[3'h4][20:19];
        entryWriteBuffer_io_write_2_bits_entry_r_targetLowerBits =
          {_RANDOM[3'h4][31:21], _RANDOM[3'h5][8:0]};
        entryWriteBuffer_io_write_3_valid_REG = _RANDOM[3'h5][9];
        entryWriteBuffer_io_write_3_bits_setIdx_r = _RANDOM[3'h5][17:10];
        entryWriteBuffer_io_write_3_bits_entry_r_valid = _RANDOM[3'h5][18];
        entryWriteBuffer_io_write_3_bits_entry_r_tag =
          {_RANDOM[3'h5][31:19], _RANDOM[3'h6][2:0]};
        entryWriteBuffer_io_write_3_bits_entry_r_attribute_branchType =
          _RANDOM[3'h6][4:3];
        entryWriteBuffer_io_write_3_bits_entry_r_attribute_rasAction = _RANDOM[3'h6][6:5];
        entryWriteBuffer_io_write_3_bits_entry_r_position = _RANDOM[3'h6][10:7];
        entryWriteBuffer_io_write_3_bits_entry_r_targetCarry_value = _RANDOM[3'h6][12:11];
        entryWriteBuffer_io_write_3_bits_entry_r_targetLowerBits =
          {_RANDOM[3'h6][31:13], _RANDOM[3'h7][0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        resetDone = 1'h0;
        entryWriteBuffer_io_write_0_valid_REG = 1'h0;
        entryWriteBuffer_io_write_1_valid_REG = 1'h0;
        entryWriteBuffer_io_write_2_valid_REG = 1'h0;
        entryWriteBuffer_io_write_3_valid_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_64 mbtb_sram_entry_align0_bank3_way0 (
    .clock                                     (clock),
    .reset                                     (reset),
    .io_r_req_ready
      (_mbtb_sram_entry_align0_bank3_way0_io_r_req_ready),
    .io_r_req_valid                            (io_read_req_valid),
    .io_r_req_bits_setIdx                      (io_read_req_bits_setIdx),
    .io_r_resp_data_0_valid                    (io_read_resp_entries_0_valid),
    .io_r_resp_data_0_tag                      (io_read_resp_entries_0_tag),
    .io_r_resp_data_0_attribute_branchType
      (io_read_resp_entries_0_attribute_branchType),
    .io_r_resp_data_0_attribute_rasAction
      (io_read_resp_entries_0_attribute_rasAction),
    .io_r_resp_data_0_position                 (io_read_resp_entries_0_position),
    .io_r_resp_data_0_targetCarry_value        (io_read_resp_entries_0_targetCarry_value),
    .io_r_resp_data_0_targetLowerBits          (io_read_resp_entries_0_targetLowerBits),
    .io_w_req_ready
      (_mbtb_sram_entry_align0_bank3_way0_io_w_req_ready),
    .io_w_req_valid
      (_entryWriteBuffer_io_read_0_valid & ~io_read_req_valid),
    .io_w_req_bits_setIdx                      (_entryWriteBuffer_io_read_0_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_entryWriteBuffer_io_read_0_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_entryWriteBuffer_io_read_0_bits_entry_tag),
    .io_w_req_bits_data_0_attribute_branchType
      (_entryWriteBuffer_io_read_0_bits_entry_attribute_branchType),
    .io_w_req_bits_data_0_attribute_rasAction
      (_entryWriteBuffer_io_read_0_bits_entry_attribute_rasAction),
    .io_w_req_bits_data_0_position
      (_entryWriteBuffer_io_read_0_bits_entry_position),
    .io_w_req_bits_data_0_targetCarry_value
      (_entryWriteBuffer_io_read_0_bits_entry_targetCarry_value),
    .io_w_req_bits_data_0_targetLowerBits
      (_entryWriteBuffer_io_read_0_bits_entry_targetLowerBits),
    .io_broadcast_ram_hold                     (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass                   (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken                 (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk                  (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp                 (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold                 (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl                      (64'h0),
    .io_broadcast_cgen                         (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr                  (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd               (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata                 (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask                 (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re                    (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we                    (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata                 (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack                   (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH            (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array                 (boreChildrenBd_bore_array)
  );
  SRAMTemplate_64 mbtb_sram_entry_align0_bank3_way1 (
    .clock                                     (clock),
    .reset                                     (reset),
    .io_r_req_ready
      (_mbtb_sram_entry_align0_bank3_way1_io_r_req_ready),
    .io_r_req_valid                            (io_read_req_valid),
    .io_r_req_bits_setIdx                      (io_read_req_bits_setIdx),
    .io_r_resp_data_0_valid                    (io_read_resp_entries_1_valid),
    .io_r_resp_data_0_tag                      (io_read_resp_entries_1_tag),
    .io_r_resp_data_0_attribute_branchType
      (io_read_resp_entries_1_attribute_branchType),
    .io_r_resp_data_0_attribute_rasAction
      (io_read_resp_entries_1_attribute_rasAction),
    .io_r_resp_data_0_position                 (io_read_resp_entries_1_position),
    .io_r_resp_data_0_targetCarry_value        (io_read_resp_entries_1_targetCarry_value),
    .io_r_resp_data_0_targetLowerBits          (io_read_resp_entries_1_targetLowerBits),
    .io_w_req_ready
      (_mbtb_sram_entry_align0_bank3_way1_io_w_req_ready),
    .io_w_req_valid
      (_entryWriteBuffer_io_read_1_valid & ~io_read_req_valid),
    .io_w_req_bits_setIdx                      (_entryWriteBuffer_io_read_1_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_entryWriteBuffer_io_read_1_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_entryWriteBuffer_io_read_1_bits_entry_tag),
    .io_w_req_bits_data_0_attribute_branchType
      (_entryWriteBuffer_io_read_1_bits_entry_attribute_branchType),
    .io_w_req_bits_data_0_attribute_rasAction
      (_entryWriteBuffer_io_read_1_bits_entry_attribute_rasAction),
    .io_w_req_bits_data_0_position
      (_entryWriteBuffer_io_read_1_bits_entry_position),
    .io_w_req_bits_data_0_targetCarry_value
      (_entryWriteBuffer_io_read_1_bits_entry_targetCarry_value),
    .io_w_req_bits_data_0_targetLowerBits
      (_entryWriteBuffer_io_read_1_bits_entry_targetLowerBits),
    .io_broadcast_ram_hold                     (sigFromSrams_bore_1_ram_hold),
    .io_broadcast_ram_bypass                   (sigFromSrams_bore_1_ram_bypass),
    .io_broadcast_ram_bp_clken                 (sigFromSrams_bore_1_ram_bp_clken),
    .io_broadcast_ram_aux_clk                  (sigFromSrams_bore_1_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp                 (sigFromSrams_bore_1_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold                 (sigFromSrams_bore_1_ram_mcp_hold),
    .io_broadcast_ram_ctl                      (64'h0),
    .io_broadcast_cgen                         (sigFromSrams_bore_1_cgen),
    .boreChildrenBd_bore_addr                  (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_addr_rd               (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_wdata                 (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_wmask                 (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_re                    (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_we                    (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_rdata                 (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_ack                   (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_selectedOH            (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_array                 (boreChildrenBd_bore_1_array)
  );
  SRAMTemplate_64 mbtb_sram_entry_align0_bank3_way2 (
    .clock                                     (clock),
    .reset                                     (reset),
    .io_r_req_ready
      (_mbtb_sram_entry_align0_bank3_way2_io_r_req_ready),
    .io_r_req_valid                            (io_read_req_valid),
    .io_r_req_bits_setIdx                      (io_read_req_bits_setIdx),
    .io_r_resp_data_0_valid                    (io_read_resp_entries_2_valid),
    .io_r_resp_data_0_tag                      (io_read_resp_entries_2_tag),
    .io_r_resp_data_0_attribute_branchType
      (io_read_resp_entries_2_attribute_branchType),
    .io_r_resp_data_0_attribute_rasAction
      (io_read_resp_entries_2_attribute_rasAction),
    .io_r_resp_data_0_position                 (io_read_resp_entries_2_position),
    .io_r_resp_data_0_targetCarry_value        (io_read_resp_entries_2_targetCarry_value),
    .io_r_resp_data_0_targetLowerBits          (io_read_resp_entries_2_targetLowerBits),
    .io_w_req_ready
      (_mbtb_sram_entry_align0_bank3_way2_io_w_req_ready),
    .io_w_req_valid
      (_entryWriteBuffer_io_read_2_valid & ~io_read_req_valid),
    .io_w_req_bits_setIdx                      (_entryWriteBuffer_io_read_2_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_entryWriteBuffer_io_read_2_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_entryWriteBuffer_io_read_2_bits_entry_tag),
    .io_w_req_bits_data_0_attribute_branchType
      (_entryWriteBuffer_io_read_2_bits_entry_attribute_branchType),
    .io_w_req_bits_data_0_attribute_rasAction
      (_entryWriteBuffer_io_read_2_bits_entry_attribute_rasAction),
    .io_w_req_bits_data_0_position
      (_entryWriteBuffer_io_read_2_bits_entry_position),
    .io_w_req_bits_data_0_targetCarry_value
      (_entryWriteBuffer_io_read_2_bits_entry_targetCarry_value),
    .io_w_req_bits_data_0_targetLowerBits
      (_entryWriteBuffer_io_read_2_bits_entry_targetLowerBits),
    .io_broadcast_ram_hold                     (sigFromSrams_bore_2_ram_hold),
    .io_broadcast_ram_bypass                   (sigFromSrams_bore_2_ram_bypass),
    .io_broadcast_ram_bp_clken                 (sigFromSrams_bore_2_ram_bp_clken),
    .io_broadcast_ram_aux_clk                  (sigFromSrams_bore_2_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp                 (sigFromSrams_bore_2_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold                 (sigFromSrams_bore_2_ram_mcp_hold),
    .io_broadcast_ram_ctl                      (64'h0),
    .io_broadcast_cgen                         (sigFromSrams_bore_2_cgen),
    .boreChildrenBd_bore_addr                  (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_addr_rd               (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_wdata                 (boreChildrenBd_bore_2_wdata),
    .boreChildrenBd_bore_wmask                 (boreChildrenBd_bore_2_wmask),
    .boreChildrenBd_bore_re                    (boreChildrenBd_bore_2_re),
    .boreChildrenBd_bore_we                    (boreChildrenBd_bore_2_we),
    .boreChildrenBd_bore_rdata                 (boreChildrenBd_bore_2_rdata),
    .boreChildrenBd_bore_ack                   (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_selectedOH            (boreChildrenBd_bore_2_selectedOH),
    .boreChildrenBd_bore_array                 (boreChildrenBd_bore_2_array)
  );
  SRAMTemplate_64 mbtb_sram_entry_align0_bank3_way3 (
    .clock                                     (clock),
    .reset                                     (reset),
    .io_r_req_ready
      (_mbtb_sram_entry_align0_bank3_way3_io_r_req_ready),
    .io_r_req_valid                            (io_read_req_valid),
    .io_r_req_bits_setIdx                      (io_read_req_bits_setIdx),
    .io_r_resp_data_0_valid                    (io_read_resp_entries_3_valid),
    .io_r_resp_data_0_tag                      (io_read_resp_entries_3_tag),
    .io_r_resp_data_0_attribute_branchType
      (io_read_resp_entries_3_attribute_branchType),
    .io_r_resp_data_0_attribute_rasAction
      (io_read_resp_entries_3_attribute_rasAction),
    .io_r_resp_data_0_position                 (io_read_resp_entries_3_position),
    .io_r_resp_data_0_targetCarry_value        (io_read_resp_entries_3_targetCarry_value),
    .io_r_resp_data_0_targetLowerBits          (io_read_resp_entries_3_targetLowerBits),
    .io_w_req_ready
      (_mbtb_sram_entry_align0_bank3_way3_io_w_req_ready),
    .io_w_req_valid
      (_entryWriteBuffer_io_read_3_valid & ~io_read_req_valid),
    .io_w_req_bits_setIdx                      (_entryWriteBuffer_io_read_3_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_entryWriteBuffer_io_read_3_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_entryWriteBuffer_io_read_3_bits_entry_tag),
    .io_w_req_bits_data_0_attribute_branchType
      (_entryWriteBuffer_io_read_3_bits_entry_attribute_branchType),
    .io_w_req_bits_data_0_attribute_rasAction
      (_entryWriteBuffer_io_read_3_bits_entry_attribute_rasAction),
    .io_w_req_bits_data_0_position
      (_entryWriteBuffer_io_read_3_bits_entry_position),
    .io_w_req_bits_data_0_targetCarry_value
      (_entryWriteBuffer_io_read_3_bits_entry_targetCarry_value),
    .io_w_req_bits_data_0_targetLowerBits
      (_entryWriteBuffer_io_read_3_bits_entry_targetLowerBits),
    .io_broadcast_ram_hold                     (sigFromSrams_bore_3_ram_hold),
    .io_broadcast_ram_bypass                   (sigFromSrams_bore_3_ram_bypass),
    .io_broadcast_ram_bp_clken                 (sigFromSrams_bore_3_ram_bp_clken),
    .io_broadcast_ram_aux_clk                  (sigFromSrams_bore_3_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp                 (sigFromSrams_bore_3_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold                 (sigFromSrams_bore_3_ram_mcp_hold),
    .io_broadcast_ram_ctl                      (64'h0),
    .io_broadcast_cgen                         (sigFromSrams_bore_3_cgen),
    .boreChildrenBd_bore_addr                  (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_addr_rd               (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_wdata                 (boreChildrenBd_bore_3_wdata),
    .boreChildrenBd_bore_wmask                 (boreChildrenBd_bore_3_wmask),
    .boreChildrenBd_bore_re                    (boreChildrenBd_bore_3_re),
    .boreChildrenBd_bore_we                    (boreChildrenBd_bore_3_we),
    .boreChildrenBd_bore_rdata                 (boreChildrenBd_bore_3_rdata),
    .boreChildrenBd_bore_ack                   (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_selectedOH            (boreChildrenBd_bore_3_selectedOH),
    .boreChildrenBd_bore_array                 (boreChildrenBd_bore_3_array)
  );
  SRAMTemplate_66 mbtb_sram_counter_align0_bank3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (_mbtb_sram_counter_align0_bank3_io_r_req_ready),
    .io_r_req_valid                 (io_read_req_valid),
    .io_r_req_bits_setIdx           (io_read_req_bits_setIdx),
    .io_r_resp_data_0_value         (io_read_resp_counters_0_value),
    .io_r_resp_data_1_value         (io_read_resp_counters_1_value),
    .io_r_resp_data_2_value         (io_read_resp_counters_2_value),
    .io_r_resp_data_3_value         (io_read_resp_counters_3_value),
    .io_w_req_ready                 (_mbtb_sram_counter_align0_bank3_io_w_req_ready),
    .io_w_req_valid
      (_counterWriteBuffer_io_deq_valid & ~io_read_req_valid),
    .io_w_req_bits_setIdx           (_counterWriteBuffer_io_deq_bits_setIdx),
    .io_w_req_bits_data_0_value     (_counterWriteBuffer_io_deq_bits_counters_0_value),
    .io_w_req_bits_data_1_value     (_counterWriteBuffer_io_deq_bits_counters_1_value),
    .io_w_req_bits_data_2_value     (_counterWriteBuffer_io_deq_bits_counters_2_value),
    .io_w_req_bits_data_3_value     (_counterWriteBuffer_io_deq_bits_counters_3_value),
    .io_w_req_bits_waymask          (_counterWriteBuffer_io_deq_bits_wayMask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_4_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_4_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_4_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_4_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_4_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_4_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_4_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_4_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_4_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_4_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_4_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_4_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_4_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_4_array)
  );
  WriteBuffer_4 entryWriteBuffer (
    .clock                                      (clock),
    .reset                                      (reset),
    .io_write_0_ready                           (_entryWriteBuffer_io_write_0_ready),
    .io_write_0_valid                           (entryWriteBuffer_io_write_0_valid_REG),
    .io_write_0_bits_setIdx
      (entryWriteBuffer_io_write_0_bits_setIdx_r),
    .io_write_0_bits_entry_valid
      (entryWriteBuffer_io_write_0_bits_entry_r_valid),
    .io_write_0_bits_entry_tag
      (entryWriteBuffer_io_write_0_bits_entry_r_tag),
    .io_write_0_bits_entry_attribute_branchType
      (entryWriteBuffer_io_write_0_bits_entry_r_attribute_branchType),
    .io_write_0_bits_entry_attribute_rasAction
      (entryWriteBuffer_io_write_0_bits_entry_r_attribute_rasAction),
    .io_write_0_bits_entry_position
      (entryWriteBuffer_io_write_0_bits_entry_r_position),
    .io_write_0_bits_entry_targetCarry_value
      (entryWriteBuffer_io_write_0_bits_entry_r_targetCarry_value),
    .io_write_0_bits_entry_targetLowerBits
      (entryWriteBuffer_io_write_0_bits_entry_r_targetLowerBits),
    .io_write_1_ready                           (_entryWriteBuffer_io_write_1_ready),
    .io_write_1_valid                           (entryWriteBuffer_io_write_1_valid_REG),
    .io_write_1_bits_setIdx
      (entryWriteBuffer_io_write_1_bits_setIdx_r),
    .io_write_1_bits_entry_valid
      (entryWriteBuffer_io_write_1_bits_entry_r_valid),
    .io_write_1_bits_entry_tag
      (entryWriteBuffer_io_write_1_bits_entry_r_tag),
    .io_write_1_bits_entry_attribute_branchType
      (entryWriteBuffer_io_write_1_bits_entry_r_attribute_branchType),
    .io_write_1_bits_entry_attribute_rasAction
      (entryWriteBuffer_io_write_1_bits_entry_r_attribute_rasAction),
    .io_write_1_bits_entry_position
      (entryWriteBuffer_io_write_1_bits_entry_r_position),
    .io_write_1_bits_entry_targetCarry_value
      (entryWriteBuffer_io_write_1_bits_entry_r_targetCarry_value),
    .io_write_1_bits_entry_targetLowerBits
      (entryWriteBuffer_io_write_1_bits_entry_r_targetLowerBits),
    .io_write_2_ready                           (_entryWriteBuffer_io_write_2_ready),
    .io_write_2_valid                           (entryWriteBuffer_io_write_2_valid_REG),
    .io_write_2_bits_setIdx
      (entryWriteBuffer_io_write_2_bits_setIdx_r),
    .io_write_2_bits_entry_valid
      (entryWriteBuffer_io_write_2_bits_entry_r_valid),
    .io_write_2_bits_entry_tag
      (entryWriteBuffer_io_write_2_bits_entry_r_tag),
    .io_write_2_bits_entry_attribute_branchType
      (entryWriteBuffer_io_write_2_bits_entry_r_attribute_branchType),
    .io_write_2_bits_entry_attribute_rasAction
      (entryWriteBuffer_io_write_2_bits_entry_r_attribute_rasAction),
    .io_write_2_bits_entry_position
      (entryWriteBuffer_io_write_2_bits_entry_r_position),
    .io_write_2_bits_entry_targetCarry_value
      (entryWriteBuffer_io_write_2_bits_entry_r_targetCarry_value),
    .io_write_2_bits_entry_targetLowerBits
      (entryWriteBuffer_io_write_2_bits_entry_r_targetLowerBits),
    .io_write_3_ready                           (_entryWriteBuffer_io_write_3_ready),
    .io_write_3_valid                           (entryWriteBuffer_io_write_3_valid_REG),
    .io_write_3_bits_setIdx
      (entryWriteBuffer_io_write_3_bits_setIdx_r),
    .io_write_3_bits_entry_valid
      (entryWriteBuffer_io_write_3_bits_entry_r_valid),
    .io_write_3_bits_entry_tag
      (entryWriteBuffer_io_write_3_bits_entry_r_tag),
    .io_write_3_bits_entry_attribute_branchType
      (entryWriteBuffer_io_write_3_bits_entry_r_attribute_branchType),
    .io_write_3_bits_entry_attribute_rasAction
      (entryWriteBuffer_io_write_3_bits_entry_r_attribute_rasAction),
    .io_write_3_bits_entry_position
      (entryWriteBuffer_io_write_3_bits_entry_r_position),
    .io_write_3_bits_entry_targetCarry_value
      (entryWriteBuffer_io_write_3_bits_entry_r_targetCarry_value),
    .io_write_3_bits_entry_targetLowerBits
      (entryWriteBuffer_io_write_3_bits_entry_r_targetLowerBits),
    .io_read_0_ready
      (_mbtb_sram_entry_align0_bank3_way0_io_w_req_ready & ~io_read_req_valid),
    .io_read_0_valid                            (_entryWriteBuffer_io_read_0_valid),
    .io_read_0_bits_setIdx                      (_entryWriteBuffer_io_read_0_bits_setIdx),
    .io_read_0_bits_entry_valid
      (_entryWriteBuffer_io_read_0_bits_entry_valid),
    .io_read_0_bits_entry_tag
      (_entryWriteBuffer_io_read_0_bits_entry_tag),
    .io_read_0_bits_entry_attribute_branchType
      (_entryWriteBuffer_io_read_0_bits_entry_attribute_branchType),
    .io_read_0_bits_entry_attribute_rasAction
      (_entryWriteBuffer_io_read_0_bits_entry_attribute_rasAction),
    .io_read_0_bits_entry_position
      (_entryWriteBuffer_io_read_0_bits_entry_position),
    .io_read_0_bits_entry_targetCarry_value
      (_entryWriteBuffer_io_read_0_bits_entry_targetCarry_value),
    .io_read_0_bits_entry_targetLowerBits
      (_entryWriteBuffer_io_read_0_bits_entry_targetLowerBits),
    .io_read_1_ready
      (_mbtb_sram_entry_align0_bank3_way1_io_w_req_ready & ~io_read_req_valid),
    .io_read_1_valid                            (_entryWriteBuffer_io_read_1_valid),
    .io_read_1_bits_setIdx                      (_entryWriteBuffer_io_read_1_bits_setIdx),
    .io_read_1_bits_entry_valid
      (_entryWriteBuffer_io_read_1_bits_entry_valid),
    .io_read_1_bits_entry_tag
      (_entryWriteBuffer_io_read_1_bits_entry_tag),
    .io_read_1_bits_entry_attribute_branchType
      (_entryWriteBuffer_io_read_1_bits_entry_attribute_branchType),
    .io_read_1_bits_entry_attribute_rasAction
      (_entryWriteBuffer_io_read_1_bits_entry_attribute_rasAction),
    .io_read_1_bits_entry_position
      (_entryWriteBuffer_io_read_1_bits_entry_position),
    .io_read_1_bits_entry_targetCarry_value
      (_entryWriteBuffer_io_read_1_bits_entry_targetCarry_value),
    .io_read_1_bits_entry_targetLowerBits
      (_entryWriteBuffer_io_read_1_bits_entry_targetLowerBits),
    .io_read_2_ready
      (_mbtb_sram_entry_align0_bank3_way2_io_w_req_ready & ~io_read_req_valid),
    .io_read_2_valid                            (_entryWriteBuffer_io_read_2_valid),
    .io_read_2_bits_setIdx                      (_entryWriteBuffer_io_read_2_bits_setIdx),
    .io_read_2_bits_entry_valid
      (_entryWriteBuffer_io_read_2_bits_entry_valid),
    .io_read_2_bits_entry_tag
      (_entryWriteBuffer_io_read_2_bits_entry_tag),
    .io_read_2_bits_entry_attribute_branchType
      (_entryWriteBuffer_io_read_2_bits_entry_attribute_branchType),
    .io_read_2_bits_entry_attribute_rasAction
      (_entryWriteBuffer_io_read_2_bits_entry_attribute_rasAction),
    .io_read_2_bits_entry_position
      (_entryWriteBuffer_io_read_2_bits_entry_position),
    .io_read_2_bits_entry_targetCarry_value
      (_entryWriteBuffer_io_read_2_bits_entry_targetCarry_value),
    .io_read_2_bits_entry_targetLowerBits
      (_entryWriteBuffer_io_read_2_bits_entry_targetLowerBits),
    .io_read_3_ready
      (_mbtb_sram_entry_align0_bank3_way3_io_w_req_ready & ~io_read_req_valid),
    .io_read_3_valid                            (_entryWriteBuffer_io_read_3_valid),
    .io_read_3_bits_setIdx                      (_entryWriteBuffer_io_read_3_bits_setIdx),
    .io_read_3_bits_entry_valid
      (_entryWriteBuffer_io_read_3_bits_entry_valid),
    .io_read_3_bits_entry_tag
      (_entryWriteBuffer_io_read_3_bits_entry_tag),
    .io_read_3_bits_entry_attribute_branchType
      (_entryWriteBuffer_io_read_3_bits_entry_attribute_branchType),
    .io_read_3_bits_entry_attribute_rasAction
      (_entryWriteBuffer_io_read_3_bits_entry_attribute_rasAction),
    .io_read_3_bits_entry_position
      (_entryWriteBuffer_io_read_3_bits_entry_position),
    .io_read_3_bits_entry_targetCarry_value
      (_entryWriteBuffer_io_read_3_bits_entry_targetCarry_value),
    .io_read_3_bits_entry_targetLowerBits
      (_entryWriteBuffer_io_read_3_bits_entry_targetLowerBits)
  );
  Queue4_MainBtbCounterSramWriteReq counterWriteBuffer (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_counterWriteBuffer_io_enq_ready),
    .io_enq_valid                 (io_writeCounter_req_valid),
    .io_enq_bits_setIdx           (io_writeCounter_req_bits_setIdx),
    .io_enq_bits_wayMask          (io_writeCounter_req_bits_wayMask),
    .io_enq_bits_counters_0_value (io_writeCounter_req_bits_counters_0_value),
    .io_enq_bits_counters_1_value (io_writeCounter_req_bits_counters_1_value),
    .io_enq_bits_counters_2_value (io_writeCounter_req_bits_counters_2_value),
    .io_enq_bits_counters_3_value (io_writeCounter_req_bits_counters_3_value),
    .io_deq_ready
      (_mbtb_sram_counter_align0_bank3_io_w_req_ready & ~io_read_req_valid),
    .io_deq_valid                 (_counterWriteBuffer_io_deq_valid),
    .io_deq_bits_setIdx           (_counterWriteBuffer_io_deq_bits_setIdx),
    .io_deq_bits_wayMask          (_counterWriteBuffer_io_deq_bits_wayMask),
    .io_deq_bits_counters_0_value (_counterWriteBuffer_io_deq_bits_counters_0_value),
    .io_deq_bits_counters_1_value (_counterWriteBuffer_io_deq_bits_counters_1_value),
    .io_deq_bits_counters_2_value (_counterWriteBuffer_io_deq_bits_counters_2_value),
    .io_deq_bits_counters_3_value (_counterWriteBuffer_io_deq_bits_counters_3_value)
  );
  assign io_resetDone = resetDone;
endmodule

