Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o U:/Documents/EE209Labs/seqdet/seqdet_tb_isim_beh.exe -prj U:/Documents/EE209Labs/seqdet/seqdet_tb_beh.prj work.seqdet_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "U:/Documents/EE209Labs/seqdet/dff1.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/seqdet/seqdet.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/seqdet/seqdet_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "U:/Documents/EE209Labs/seqdet/seqdet.v" Line 37: Size mismatch in connection of port <set>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "U:/Documents/EE209Labs/seqdet/seqdet.v" Line 36: Size mismatch in connection of port <set>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module dff1
Compiling module seqdet
Compiling module seqdet_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable U:/Documents/EE209Labs/seqdet/seqdet_tb_isim_beh.exe
Fuse Memory Usage: 28336 KB
Fuse CPU Usage: 1578 ms
