{
  "module_name": "db8500-prcmu-regs.h",
  "hash_id": "1fe7a55ed290c0c597b195ed8099c69f78daca7d07492cfbede2bcf931770ccf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mfd/db8500-prcmu-regs.h",
  "human_readable_source": " \n \n\n#ifndef __DB8500_PRCMU_REGS_H\n#define __DB8500_PRCMU_REGS_H\n\n#define BITS(_start, _end) ((BIT(_end) - BIT(_start)) + BIT(_end))\n\n#define PRCM_ACLK_MGT\t\t(0x004)\n#define PRCM_SVAMMCSPCLK_MGT\t(0x008)\n#define PRCM_SIAMMDSPCLK_MGT\t(0x00C)\n#define PRCM_SGACLK_MGT\t\t(0x014)\n#define PRCM_UARTCLK_MGT\t(0x018)\n#define PRCM_MSP02CLK_MGT\t(0x01C)\n#define PRCM_I2CCLK_MGT\t\t(0x020)\n#define PRCM_SDMMCCLK_MGT\t(0x024)\n#define PRCM_SLIMCLK_MGT\t(0x028)\n#define PRCM_PER1CLK_MGT\t(0x02C)\n#define PRCM_PER2CLK_MGT\t(0x030)\n#define PRCM_PER3CLK_MGT\t(0x034)\n#define PRCM_PER5CLK_MGT\t(0x038)\n#define PRCM_PER6CLK_MGT\t(0x03C)\n#define PRCM_PER7CLK_MGT\t(0x040)\n#define PRCM_LCDCLK_MGT\t\t(0x044)\n#define PRCM_BMLCLK_MGT\t\t(0x04C)\n#define PRCM_HSITXCLK_MGT\t(0x050)\n#define PRCM_HSIRXCLK_MGT\t(0x054)\n#define PRCM_HDMICLK_MGT\t(0x058)\n#define PRCM_APEATCLK_MGT\t(0x05C)\n#define PRCM_APETRACECLK_MGT\t(0x060)\n#define PRCM_MCDECLK_MGT\t(0x064)\n#define PRCM_IPI2CCLK_MGT\t(0x068)\n#define PRCM_DSIALTCLK_MGT\t(0x06C)\n#define PRCM_DMACLK_MGT\t\t(0x074)\n#define PRCM_B2R2CLK_MGT\t(0x078)\n#define PRCM_TVCLK_MGT\t\t(0x07C)\n#define PRCM_UNIPROCLK_MGT\t(0x278)\n#define PRCM_SSPCLK_MGT\t\t(0x280)\n#define PRCM_RNGCLK_MGT\t\t(0x284)\n#define PRCM_UICCCLK_MGT\t(0x27C)\n#define PRCM_MSP1CLK_MGT\t(0x288)\n\n#define PRCM_ARM_PLLDIVPS\t(prcmu_base + 0x118)\n#define PRCM_ARM_PLLDIVPS_ARM_BRM_RATE\t\t0x3f\n#define PRCM_ARM_PLLDIVPS_MAX_MASK\t\t0xf\n\n#define PRCM_PLLARM_LOCKP       (prcmu_base + 0x0a8)\n#define PRCM_PLLARM_LOCKP_PRCM_PLLARM_LOCKP3\t0x2\n\n#define PRCM_ARM_CHGCLKREQ\t(prcmu_base + 0x114)\n#define PRCM_ARM_CHGCLKREQ_PRCM_ARM_CHGCLKREQ\tBIT(0)\n#define PRCM_ARM_CHGCLKREQ_PRCM_ARM_DIVSEL\tBIT(16)\n\n#define PRCM_PLLARM_ENABLE\t(prcmu_base + 0x98)\n#define PRCM_PLLARM_ENABLE_PRCM_PLLARM_ENABLE\t0x1\n#define PRCM_PLLARM_ENABLE_PRCM_PLLARM_COUNTON\t0x100\n\n#define PRCM_ARMCLKFIX_MGT\t(prcmu_base + 0x0)\n#define PRCM_A9PL_FORCE_CLKEN\t(prcmu_base + 0x19C)\n#define PRCM_A9_RESETN_CLR\t(prcmu_base + 0x1f4)\n#define PRCM_A9_RESETN_SET\t(prcmu_base + 0x1f0)\n#define PRCM_ARM_LS_CLAMP\t(prcmu_base + 0x30c)\n#define PRCM_SRAM_A9\t\t(prcmu_base + 0x308)\n\n#define PRCM_A9PL_FORCE_CLKEN_PRCM_A9PL_FORCE_CLKEN BIT(0)\n#define PRCM_A9PL_FORCE_CLKEN_PRCM_A9AXI_FORCE_CLKEN BIT(1)\n\n \n#define PRCM_MBOX_CPU_VAL\t(prcmu_base + 0x0fc)\n#define PRCM_MBOX_CPU_SET\t(prcmu_base + 0x100)\n#define PRCM_MBOX_CPU_CLR\t(prcmu_base + 0x104)\n\n#define PRCM_HOSTACCESS_REQ\t(prcmu_base + 0x334)\n#define PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ 0x1\n#define PRCM_HOSTACCESS_REQ_WAKE_REQ\tBIT(16)\n#define ARM_WAKEUP_MODEM\t0x1\n\n#define PRCM_ARM_IT1_CLR\t(prcmu_base + 0x48C)\n#define PRCM_ARM_IT1_VAL\t(prcmu_base + 0x494)\n#define PRCM_HOLD_EVT\t\t(prcmu_base + 0x174)\n\n#define PRCM_MOD_AWAKE_STATUS\t(prcmu_base + 0x4A0)\n#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_COREPD_AWAKE\tBIT(0)\n#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_AAPD_AWAKE\tBIT(1)\n#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_VMODEM_OFF_ISO\tBIT(2)\n\n#define PRCM_ITSTATUS0\t\t(prcmu_base + 0x148)\n#define PRCM_ITSTATUS1\t\t(prcmu_base + 0x150)\n#define PRCM_ITSTATUS2\t\t(prcmu_base + 0x158)\n#define PRCM_ITSTATUS3\t\t(prcmu_base + 0x160)\n#define PRCM_ITSTATUS4\t\t(prcmu_base + 0x168)\n#define PRCM_ITSTATUS5\t\t(prcmu_base + 0x484)\n#define PRCM_ITCLEAR5\t\t(prcmu_base + 0x488)\n#define PRCM_ARMIT_MASKXP70_IT\t(prcmu_base + 0x1018)\n\n \n#define PRCM_APE_SOFTRST\t(prcmu_base + 0x228)\n\n \n#define PRCM_MMIP_LS_CLAMP_SET     (prcmu_base + 0x420)\n#define PRCM_MMIP_LS_CLAMP_CLR     (prcmu_base + 0x424)\n\n#define PRCM_MMIP_LS_CLAMP_DSIPLL_CLAMP\t\tBIT(11)\n#define PRCM_MMIP_LS_CLAMP_DSIPLL_CLAMPI\tBIT(22)\n\n \n#define PRCM_PLLSOC0_FREQ\t   (prcmu_base + 0x080)\n#define PRCM_PLLSOC1_FREQ\t   (prcmu_base + 0x084)\n#define PRCM_PLLARM_FREQ\t   (prcmu_base + 0x088)\n#define PRCM_PLLDDR_FREQ\t   (prcmu_base + 0x08C)\n#define PRCM_PLL_FREQ_D_SHIFT\t0\n#define PRCM_PLL_FREQ_D_MASK\tBITS(0, 7)\n#define PRCM_PLL_FREQ_N_SHIFT\t8\n#define PRCM_PLL_FREQ_N_MASK\tBITS(8, 13)\n#define PRCM_PLL_FREQ_R_SHIFT\t16\n#define PRCM_PLL_FREQ_R_MASK\tBITS(16, 18)\n#define PRCM_PLL_FREQ_SELDIV2\tBIT(24)\n#define PRCM_PLL_FREQ_DIV2EN\tBIT(25)\n\n#define PRCM_PLLDSI_FREQ           (prcmu_base + 0x500)\n#define PRCM_PLLDSI_ENABLE         (prcmu_base + 0x504)\n#define PRCM_PLLDSI_LOCKP          (prcmu_base + 0x508)\n#define PRCM_DSI_PLLOUT_SEL        (prcmu_base + 0x530)\n#define PRCM_DSITVCLK_DIV          (prcmu_base + 0x52C)\n#define PRCM_PLLDSI_LOCKP          (prcmu_base + 0x508)\n#define PRCM_APE_RESETN_SET        (prcmu_base + 0x1E4)\n#define PRCM_APE_RESETN_CLR        (prcmu_base + 0x1E8)\n\n#define PRCM_PLLDSI_ENABLE_PRCM_PLLDSI_ENABLE BIT(0)\n\n#define PRCM_PLLDSI_LOCKP_PRCM_PLLDSI_LOCKP10\tBIT(0)\n#define PRCM_PLLDSI_LOCKP_PRCM_PLLDSI_LOCKP3\tBIT(1)\n\n#define PRCM_DSI_PLLOUT_SEL_DSI0_PLLOUT_DIVSEL_SHIFT\t0\n#define PRCM_DSI_PLLOUT_SEL_DSI0_PLLOUT_DIVSEL_MASK\tBITS(0, 2)\n#define PRCM_DSI_PLLOUT_SEL_DSI1_PLLOUT_DIVSEL_SHIFT\t8\n#define PRCM_DSI_PLLOUT_SEL_DSI1_PLLOUT_DIVSEL_MASK\tBITS(8, 10)\n\n#define PRCM_DSI_PLLOUT_SEL_OFF\t\t0\n#define PRCM_DSI_PLLOUT_SEL_PHI\t\t1\n#define PRCM_DSI_PLLOUT_SEL_PHI_2\t2\n#define PRCM_DSI_PLLOUT_SEL_PHI_4\t3\n\n#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_DIV_SHIFT\t0\n#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_DIV_MASK\t\tBITS(0, 7)\n#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_DIV_SHIFT\t8\n#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_DIV_MASK\t\tBITS(8, 15)\n#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_DIV_SHIFT\t16\n#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_DIV_MASK\t\tBITS(16, 23)\n#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_EN\t\tBIT(24)\n#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_EN\t\tBIT(25)\n#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_EN\t\tBIT(26)\n\n#define PRCM_APE_RESETN_DSIPLL_RESETN BIT(14)\n\n#define PRCM_CLKOCR\t\t   (prcmu_base + 0x1CC)\n#define PRCM_CLKOCR_CLKOUT0_REF_CLK\t(1 << 0)\n#define PRCM_CLKOCR_CLKOUT0_MASK\tBITS(0, 13)\n#define PRCM_CLKOCR_CLKOUT1_REF_CLK\t(1 << 16)\n#define PRCM_CLKOCR_CLKOUT1_MASK\tBITS(16, 29)\n\n \n#define PRCM_EPOD_C_SET            (prcmu_base + 0x410)\n#define PRCM_SRAM_LS_SLEEP         (prcmu_base + 0x304)\n\n \n#define PRCM_POWER_STATE_SET       (prcmu_base + 0x254)\n\n \n#define PRCM_DSI_SW_RESET          (prcmu_base + 0x324)\n#define PRCM_GPIOCR                (prcmu_base + 0x138)\n#define PRCM_GPIOCR_DBG_STM_MOD_CMD1            0x800\n#define PRCM_GPIOCR_DBG_UARTMOD_CMD0            0x1\n\n \n#define PRCM_SEM                   (prcmu_base + 0x400)\n#define PRCM_SEM_PRCM_SEM BIT(0)\n\n#define PRCM_TCR                   (prcmu_base + 0x1C8)\n#define PRCM_TCR_TENSEL_MASK       BITS(0, 7)\n#define PRCM_TCR_STOP_TIMERS       BIT(16)\n#define PRCM_TCR_DOZE_MODE         BIT(17)\n\n#define PRCM_CLKOCR_CLKODIV0_SHIFT\t0\n#define PRCM_CLKOCR_CLKODIV0_MASK\tBITS(0, 5)\n#define PRCM_CLKOCR_CLKOSEL0_SHIFT\t6\n#define PRCM_CLKOCR_CLKOSEL0_MASK\tBITS(6, 8)\n#define PRCM_CLKOCR_CLKODIV1_SHIFT\t16\n#define PRCM_CLKOCR_CLKODIV1_MASK\tBITS(16, 21)\n#define PRCM_CLKOCR_CLKOSEL1_SHIFT\t22\n#define PRCM_CLKOCR_CLKOSEL1_MASK\tBITS(22, 24)\n#define PRCM_CLKOCR_CLK1TYPE\t\tBIT(28)\n\n#define PRCM_CLK_MGT_CLKPLLDIV_MASK\t\tBITS(0, 4)\n#define PRCM_CLK_MGT_CLKPLLSW_SOC0\t\tBIT(5)\n#define PRCM_CLK_MGT_CLKPLLSW_SOC1\t\tBIT(6)\n#define PRCM_CLK_MGT_CLKPLLSW_DDR\t\tBIT(7)\n#define PRCM_CLK_MGT_CLKPLLSW_MASK\t\tBITS(5, 7)\n#define PRCM_CLK_MGT_CLKEN\t\t\tBIT(8)\n#define PRCM_CLK_MGT_CLK38\t\t\tBIT(9)\n#define PRCM_CLK_MGT_CLK38DIV\t\t\tBIT(11)\n#define PRCM_SGACLK_MGT_SGACLKDIV_BY_2_5_EN\tBIT(12)\n\n \n#define PRCM_GPIOCR_SPI2_SELECT BIT(23)\n\n#define PRCM_DDR_SUBSYS_APE_MINBW\t(prcmu_base + 0x438)\n#define PRCM_CGATING_BYPASS\t\t(prcmu_base + 0x134)\n#define PRCM_CGATING_BYPASS_ICN2\tBIT(6)\n\n \n#define PRCM_RESOUTN_SET\t\t(prcmu_base + 0x214)\n#define PRCM_RESOUTN_CLR\t\t(prcmu_base + 0x218)\n\n \n#define PRCM_APE_SOFTRST\t\t(prcmu_base + 0x228)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}