<div align="center">
<img width="1584" height="396" alt="Grey and Black Simple Marketing LinkedIn Banner" src="https://github.com/user-attachments/assets/f2afe1ff-9350-4846-9b2e-5ab3c8b700dd" />
</div>

<div align="center">

# Hi 👋, I'm HARI HEMANTH

### Aspiring VLSI Engineer | Digital Design Enthusiast | Hardware Innovator

</div>

## 🚀 About Me

Passionate about VLSI Design, Semiconductor Technology, and Digital Systems
🔹 Skilled in Verilog/SystemVerilog, RTL Design, FPGA Prototyping, and Microcontroller Programming
🔹 Experienced in EDA Tools such as Cadence Virtuoso, Genus, Innovus ,Tempus, Xillium ,Conformal LEC   and ModelSim
🔹 Keen interest in ASIC Design, SoC Integration, and AI-Hardware Co-Design

I thrive on building optimized hardware architectures, solving timing and area challenges, and crafting next-generation silicon solutions. My passion lies in blending low-level digital logic with high-level embedded intelligence, always pushing toward efficient, scalable, and innovative chip designs.

## 💼 Current Work

<div align="left">

- 🔭 I'm currently working on [**Low Power DSP Module Using Approximate Circuits **](https://sites.google.com/view/synthesissquad/report?authuser=0)

</div>

## 📚 Learning & Knowledge

<div align="left">

- 🌱 I'm currently learning **Advanced VLSI Design and Verification, with a strong focus on SystemVerilog, UVM, and RTL-to-GDSII flow using Cadence EDA tools like Genus, Innovus, Tempus, and Virtuoso. I’m enhancing my expertise in digital logic design, synthesis, timing analysis, and physical implementation, while also gaining hands-on experience in functional verification, testbench creation, and FPGA prototyping. Additionally, I’m exploring low-power design techniques and timing optimization for efficient ASIC development.**

</div>

## 🎓 Education

| Institution | Degree | Duration |
|---|---|---|
| Aditya engineering colege  | Bachelor of Technology |  -  |
| Government Polytechnic, Parvathipuram | Diploma |  -  |
| Zilla Parishad High School, Jarajapupeta   | ssc 10th |  -  |

### Bachelor of Technology in Electronics and Communication Engineering 
*Aditya engineering colege *

### Diploma in Electronics and Communication Engineering 
*Government Polytechnic, Parvathipuram*

### ssc 10th in 
*Zilla Parishad High School, Jarajapupeta  *

## 💼 Internships

| Company | Position | Duration |
|---|---|---|
| Technical hub | intern | 2025-10 -  |
| BSNL (Bharat Sanchar Nigam Limited )  | intern | 2022-07 - 2023-01 |

### intern at Technical hub

### intern at BSNL (Bharat Sanchar Nigam Limited ) 

## 📞 Contact & Links

<div align="left">

- 📫 How to reach me **23a95a0425@aec.edu.in**
- 👨‍💻 All of my projects are available at [https://sites.google.com/view/harihemanth04/home](https://sites.google.com/view/harihemanth04/home)
- 📄 Know about my experiences [https://drive.google.com/file/d/11k_ACQpoWl0eIWyWH5U0sGCouJuVW1TA/view?usp=sharing](https://drive.google.com/file/d/11k_ACQpoWl0eIWyWH5U0sGCouJuVW1TA/view?usp=sharing)

</div>

## ⚡ Fun Fact

<div align="center">

*I enjoy turning digital logic concepts into creative waveform art using Verilog HDL — blending technology and creativity on a single simulation screen!*

</div>

## 🌐 Connect with Me

<div align="center">

[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/hemanthhari04)&nbsp;&nbsp;&nbsp;[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/harihemanth0406/)&nbsp;&nbsp;&nbsp;[![Instagram](https://img.shields.io/badge/Instagram-E4405F?style=for-the-badge&logo=instagram&logoColor=white)](https://instagram.com/harisuresh254)&nbsp;&nbsp;&nbsp;[![YouTube](https://img.shields.io/badge/YouTube-FF0000?style=for-the-badge&logo=youtube&logoColor=white)](https://www.youtube.com/@harihemanth04)&nbsp;&nbsp;&nbsp;[![WhatsApp](https://img.shields.io/badge/WhatsApp-25D366?style=for-the-badge&logo=whatsapp&logoColor=white)](https://wa.me/9985745754)

</div>

## 📊 GitHub Stats & Activity

<div align="center">
<p><img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=hemanthhari04&show_icons=true&locale=en&layout=compact" alt="hemanthhari04" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=hemanthhari04&show_icons=true&locale=en" alt="hemanthhari04" /></p>

<p><img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=hemanthhari04&" alt="hemanthhari04" /></p>



---

<div align="center">

### 🎯 I’ve always believed that design is more than logic — it’s creativity on silicon!

**Thank you for visiting my profile! 😊**

![Profile Views](https://komarev.com/ghpvc/?username=yourusername&color=brightgreen&style=flat-square&label=Profile+Views)

</div>
