 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:28:42 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          766
Number of nets:                          2706
Number of cells:                         1916
Number of combinational cells:           1481
Number of sequential cells:               396
Number of macros/black boxes:               0
Number of buf/inv:                        241
Number of references:                      17

Combinational area:              13847.405851
Buf/Inv area:                      887.231822
Noncombinational area:            9335.937647
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23183.343498
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------
SYS_TOP                           23183.3435    100.0     32.9476     0.0000  0.0000  SYS_TOP
ALU_UNIT                           5596.3852     24.1   1146.1058   362.4236  0.0000  ALU
ALU_UNIT/add_22                     231.8099      1.0    231.8099     0.0000  0.0000  ALU_DW01_add_0
ALU_UNIT/div_25                    1434.3973      6.2   1434.3973     0.0000  0.0000  ALU_DW_div_uns_0
ALU_UNIT/mult_24                   2155.7144      9.3   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
ALU_UNIT/mult_24/FS_1               241.2235      1.0    241.2235     0.0000  0.0000  ALU_DW01_add_1
ALU_UNIT/sub_23                     265.9342      1.1    265.9342     0.0000  0.0000  ALU_DW01_sub_0
ASYN_FIFO                          4066.6752     17.5     14.1204     0.0000  0.0000  ASYNC_FIFO
ASYN_FIFO/link_FIFO_Read            537.7519      2.3    252.9905   284.7614  0.0000  FIFO_RD
ASYN_FIFO/link_FIFO_Write           534.2218      2.3    249.4604   284.7614  0.0000  FIFO_WR
ASYN_FIFO/link_Memory              2566.3827     11.1   1210.8243  1355.5583  0.0000  FIFO_MEM_CNTRL
ASYN_FIFO/link_synchronizer_read    207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_0
ASYN_FIFO/link_synchronizer_write   207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_1
CLK_DIV_RX                          767.2084      3.3    442.4392   232.9866  0.0000  ClkDiv_1
CLK_DIV_RX/add_49                    91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
CLK_DIV_TX                          767.2084      3.3    442.4392   232.9866  0.0000  ClkDiv_0
CLK_DIV_TX/add_49                    91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
CLOCK_GATING                         22.3573      0.1      5.8835    16.4738  0.0000  CLK_GATE
CONTROL_UNIT                       1553.2440      6.7    698.9598   854.2842  0.0000  SYS_CTRL
DATA_SYNC                           395.3712      1.7     84.7224   310.6488  0.0000  DATA_SYNC
DELAY_ONE_PERIOD                     21.1806      0.1      0.0000    21.1806  0.0000  delay_one_period
PRESCALE_MUX                         55.3049      0.2     55.3049     0.0000  0.0000  Mux_Prescale
PULSE_GENERATOR                      58.8350      0.3      7.0602    51.7748  0.0000  PULSE_GEN
REGISTER_FILE                      5970.5758     25.8   2405.1749  3565.4010  0.0000  Register_file_8_16
RST_SYN_REF                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
RST_SYN_UART                         51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
UART                               3772.5002     16.3      7.0602     0.0000  0.0000  UART_TOP
UART/UART_Rx                       2747.5945     11.9      7.0602     0.0000  0.0000  UART_RX_TOP
UART/UART_Rx/FSM_block              994.3115      4.3    735.4375   258.8740  0.0000  FSM_RX
UART/UART_Rx/Stop_Check_block        10.5903      0.0     10.5903     0.0000  0.0000  Stop_Check
UART/UART_Rx/data_sampling_block    489.5072      2.1    425.9654    63.5418  0.0000  data_sampling
UART/UART_Rx/deserializer_block     462.4431      2.0    292.9983   169.4448  0.0000  deserializer
UART/UART_Rx/edge_bit_counter_block
                                    670.7190      2.9    436.5557   234.1633  0.0000  edge_bit_counter
UART/UART_Rx/parity_Check_block     105.9030      0.5    105.9030     0.0000  0.0000  parity_Check
UART/UART_Rx/strt_Check_block         7.0602      0.0      7.0602     0.0000  0.0000  strt_Check
UART/UART_Tx                       1017.8455      4.4      7.0602     0.0000  0.0000  UART_TX_TOP
UART/UART_Tx/linkFSM                317.7090      1.4    136.4972   181.2118  0.0000  FSM_TX
UART/UART_Tx/linkmux                 25.8874      0.1     25.8874     0.0000  0.0000  mux
UART/UART_Tx/linkparity_calc         87.0758      0.4     87.0758     0.0000  0.0000  parity_calc
UART/UART_Tx/linkserializer         580.1131      2.5    242.4002   337.7129  0.0000  serializer
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------
Total                                                  13847.4059  9335.9376  0.0000

1
