<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>20522</Best-caseLatency>
            <Average-caseLatency>20522</Average-caseLatency>
            <Worst-caseLatency>20522</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.105 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.105 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.105 ms</Worst-caseRealTimeLatency>
            <Interval-min>20523</Interval-min>
            <Interval-max>20523</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:170</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>16</BRAM_18K>
            <FF>7038</FF>
            <LUT>8295</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_177_1_fu_84</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_177_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>84</ID>
                    <BindInstances>add_ln177_fu_235_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_188_2_fu_104</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_188_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <BindInstances>add_ln188_fu_188_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_histogram_fu_126</InstName>
                    <ModuleName>histogram</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_0_fu_52</InstName>
                            <ModuleName>histogram_Pipeline_loop_0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <BindInstances>add_ln37_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_1_fu_60</InstName>
                            <ModuleName>histogram_Pipeline_loop_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <BindInstances>add_ln53_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_2_fu_68</InstName>
                            <ModuleName>histogram_Pipeline_loop_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>add_ln69_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_3_fu_76</InstName>
                            <ModuleName>histogram_Pipeline_loop_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln85_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_4_fu_84</InstName>
                            <ModuleName>histogram_Pipeline_loop_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <BindInstances>add_ln101_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_5_fu_92</InstName>
                            <ModuleName>histogram_Pipeline_loop_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>92</ID>
                            <BindInstances>add_ln117_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_6_fu_100</InstName>
                            <ModuleName>histogram_Pipeline_loop_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <BindInstances>add_ln133_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_7_fu_108</InstName>
                            <ModuleName>histogram_Pipeline_loop_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>108</ID>
                            <BindInstances>add_ln149_fu_150_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2 grp_fu_125_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_Pipeline_loop_8_fu_116</InstName>
                            <ModuleName>histogram_Pipeline_loop_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>116</ID>
                            <BindInstances>add_ln165_fu_179_p2 add_ln167_fu_202_p2 add_ln167_1_fu_206_p2 add_ln167_2_fu_218_p2 add_ln167_3_fu_210_p2 add_ln167_4_fu_214_p2 add_ln167_5_fu_222_p2 add_ln167_6_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>array_0_U array_1_U array_2_U array_3_U array_4_U array_5_U array_6_U array_7_U results_0_U results_1_U results_2_U results_3_U results_4_U results_5_U results_6_U results_7_U results_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_177_1</Name>
            <Loops>
                <VITIS_LOOP_177_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4118</Best-caseLatency>
                    <Average-caseLatency>4118</Average-caseLatency>
                    <Worst-caseLatency>4118</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.134 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.134 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.134 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4118</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_1>
                        <Name>VITIS_LOOP_177_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4116</Latency>
                        <AbsoluteTimeLatency>21.123 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_177_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_177_1>
                            <Name>VITIS_LOOP_177_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177~benchmarks/jianyicheng/histogram2/src/histogram.cpp:177</SourceLocation>
                        </VITIS_LOOP_177_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5392</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4053</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_235_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_188_2</Name>
            <Loops>
                <VITIS_LOOP_188_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_188_2>
                        <Name>VITIS_LOOP_188_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>25.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_188_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_188_2>
                            <Name>VITIS_LOOP_188_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:188</SourceLocation>
                        </VITIS_LOOP_188_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_188_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_0</Name>
            <Loops>
                <loop_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:37</SourceLocation>
                        </loop_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_1</Name>
            <Loops>
                <loop_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:53</SourceLocation>
                        </loop_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_2</Name>
            <Loops>
                <loop_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_2>
                        <Name>loop_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_2>
                            <Name>loop_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:69</SourceLocation>
                        </loop_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_3</Name>
            <Loops>
                <loop_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_3>
                        <Name>loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_3>
                            <Name>loop_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:85</SourceLocation>
                        </loop_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_4</Name>
            <Loops>
                <loop_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_4>
                        <Name>loop_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_4>
                            <Name>loop_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:101</SourceLocation>
                        </loop_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_5</Name>
            <Loops>
                <loop_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_5>
                        <Name>loop_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_5>
                            <Name>loop_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:117</SourceLocation>
                        </loop_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_6</Name>
            <Loops>
                <loop_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_6>
                        <Name>loop_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:133</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_6>
                            <Name>loop_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:133</SourceLocation>
                        </loop_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_7</Name>
            <Loops>
                <loop_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_7>
                        <Name>loop_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>81.925 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_7>
                            <Name>loop_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:149</SourceLocation>
                        </loop_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_150_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_125_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_Pipeline_loop_8</Name>
            <Loops>
                <loop_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_8>
                        <Name>loop_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>45.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:165</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_8>
                            <Name>loop_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:165</SourceLocation>
                        </loop_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>561</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>365</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_179_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_202_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_206_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_218_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_3_fu_210_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_4_fu_214_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_5_fu_222_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_6_fu_226_p2" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16401</Best-caseLatency>
                    <Average-caseLatency>16401</Average-caseLatency>
                    <Worst-caseLatency>16401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>82.005 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>82.005 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>82.005 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20522</Best-caseLatency>
                    <Average-caseLatency>20522</Average-caseLatency>
                    <Worst-caseLatency>20522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.105 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.105 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20523</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/histogram2/src/histogram.cpp:170</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>7038</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>8295</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_0_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:171" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_1_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:171" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_2_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:171" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_3_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:171" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_4_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:171" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_5_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:172" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_6_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:172" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_7_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:172" STORAGESIZE="7 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_0_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:172" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_1_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:172" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_2_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:173" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_3_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:173" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_4_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:173" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_5_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:173" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_6_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:173" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_7_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:174" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_U" SOURCE="benchmarks/jianyicheng/histogram2/src/histogram.cpp:174" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

