// Seed: 4255847898
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13,
    input id_14,
    input id_15,
    input logic id_16
);
  assign id_6[1'b0 : 1] = id_1;
endmodule
