git clone --depth 1 --no-tags https://github.com/Vishwa61/LA_inverse_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70230346
git clone --depth 1 --no-tags https://github.com/CompArchFA16/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/70720305
git clone --depth 1 --no-tags https://github.com/chengscott/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/71623941
git clone --depth 1 --no-tags https://github.com/KRVPerera/HDLVerilogAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/69952288
git clone --depth 1 --no-tags https://github.com/gelloria/ProyGrad.git f:/verilog_sva_gh_scraper/data/full_repos/71189272
git clone --depth 1 --no-tags https://github.com/gordonseto/CPEN311-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/71191887
git clone --depth 1 --no-tags https://github.com/saul-rodriguez/VerilogLecture.git f:/verilog_sva_gh_scraper/data/full_repos/70427002
git clone --depth 1 --no-tags https://github.com/simonvpe/Amiga.git f:/verilog_sva_gh_scraper/data/full_repos/70424448
git clone --depth 1 --no-tags https://github.com/jonathandao0/ProcessorModel.git f:/verilog_sva_gh_scraper/data/full_repos/70879163
git clone --depth 1 --no-tags https://github.com/haythamf/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/71043683
git clone --depth 1 --no-tags https://github.com/satishbhat-umd/ENEE408C_Lab10.git f:/verilog_sva_gh_scraper/data/full_repos/72778135
git clone --depth 1 --no-tags https://github.com/parthbarca08/ECE_287_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/73030583
git clone --depth 1 --no-tags https://github.com/sarthakbp/Multicycle-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/73274455
git clone --depth 1 --no-tags https://github.com/victtorhugo/victtorhugo_uC_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/72111972
git clone --depth 1 --no-tags https://github.com/skygup7/ALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/72834204
git clone --depth 1 --no-tags https://github.com/wangdongCCNU/HPDAQ2.git f:/verilog_sva_gh_scraper/data/full_repos/68071465
git clone --depth 1 --no-tags https://github.com/Poojabafnaprakash/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/68569531
git clone --depth 1 --no-tags https://github.com/rajbhensadadia/LA_project.git f:/verilog_sva_gh_scraper/data/full_repos/70248826
git clone --depth 1 --no-tags https://github.com/yashg1997/Matrix_Inverse_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/70248405
git clone --depth 1 --no-tags https://github.com/ashna1jain/LA_ASSIGNMENT_INVERSE_OF_A_MATRIX.git f:/verilog_sva_gh_scraper/data/full_repos/70251722
git clone --depth 1 --no-tags https://github.com/KartavyaBhatt/Inverse-of-5X5-matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70270489
git clone --depth 1 --no-tags https://github.com/mehtakshat/La_Project.git f:/verilog_sva_gh_scraper/data/full_repos/70306035
git clone --depth 1 --no-tags https://github.com/sgdgp/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/69006820
git clone --depth 1 --no-tags https://github.com/Boris94cr/Experimento-3.git f:/verilog_sva_gh_scraper/data/full_repos/68214034
git clone --depth 1 --no-tags https://github.com/andsama/git_digitales2_proyectos.git f:/verilog_sva_gh_scraper/data/full_repos/71593691
git clone --depth 1 --no-tags https://github.com/varnit36/ELDAss9.git f:/verilog_sva_gh_scraper/data/full_repos/71586237
git clone --depth 1 --no-tags https://github.com/Jamnam/git_test0.git f:/verilog_sva_gh_scraper/data/full_repos/71718656
git clone --depth 1 --no-tags https://github.com/gavacq/Lab3a.git f:/verilog_sva_gh_scraper/data/full_repos/70850674
git clone --depth 1 --no-tags https://github.com/neilstockbridge/cores.git f:/verilog_sva_gh_scraper/data/full_repos/72197432
git clone --depth 1 --no-tags https://github.com/varnit36/ELDAss10.git f:/verilog_sva_gh_scraper/data/full_repos/72208301
git clone --depth 1 --no-tags https://github.com/AVYX/Vinicius_uC_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/72709078
git clone --depth 1 --no-tags https://github.com/DTPrince/nbit-comparator.git f:/verilog_sva_gh_scraper/data/full_repos/70609223
git clone --depth 1 --no-tags https://github.com/Toms42/fpga-game-tests.git f:/verilog_sva_gh_scraper/data/full_repos/70596963
git clone --depth 1 --no-tags https://github.com/sjsong08/Dsync_v01.git f:/verilog_sva_gh_scraper/data/full_repos/72805669
git clone --depth 1 --no-tags https://github.com/groshanlal/Microprocessor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/72617444
git clone --depth 1 --no-tags https://github.com/bglima/NibbleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/72945269
git clone --depth 1 --no-tags https://github.com/LucyVeron/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/73299108
git clone --depth 1 --no-tags https://github.com/jmsardoy/BIP.git f:/verilog_sva_gh_scraper/data/full_repos/73418393
git clone --depth 1 --no-tags https://github.com/drew-jones/ee480.git f:/verilog_sva_gh_scraper/data/full_repos/71103406
git clone --depth 1 --no-tags https://github.com/davidabisset/analogdevices.git f:/verilog_sva_gh_scraper/data/full_repos/71355066
git clone --depth 1 --no-tags https://github.com/Olivinitic/Homework-3-Source-Files.git f:/verilog_sva_gh_scraper/data/full_repos/71697924
git clone --depth 1 --no-tags https://github.com/bangerboys/ELD12.git f:/verilog_sva_gh_scraper/data/full_repos/73500772
git clone --depth 1 --no-tags https://github.com/quocson95/HDL-Flappy-Bird-demo.git f:/verilog_sva_gh_scraper/data/full_repos/73378667
git clone --depth 1 --no-tags https://github.com/raahm/ECE369A.git f:/verilog_sva_gh_scraper/data/full_repos/71030166
git clone --depth 1 --no-tags https://github.com/darsnack/ECE901Project.git f:/verilog_sva_gh_scraper/data/full_repos/72308215
git clone --depth 1 --no-tags https://github.com/Brockhold/BEE271F16.git f:/verilog_sva_gh_scraper/data/full_repos/72394450
git clone --depth 1 --no-tags https://github.com/lab305itep/wfd125-chanfpga-d.git f:/verilog_sva_gh_scraper/data/full_repos/68400696
git clone --depth 1 --no-tags https://github.com/luismgallegosc/atlys-booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/69142834
git clone --depth 1 --no-tags https://github.com/luismgallegosc/pezaris-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/69266508
git clone --depth 1 --no-tags https://github.com/bvarga92/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/69510639
git clone --depth 1 --no-tags https://github.com/raash1d/consecutive-ones-detector.git f:/verilog_sva_gh_scraper/data/full_repos/69771045
git clone --depth 1 --no-tags https://github.com/ruidechua/mojo.git f:/verilog_sva_gh_scraper/data/full_repos/70412180
git clone --depth 1 --no-tags https://github.com/KishanThakkar/LA.git f:/verilog_sva_gh_scraper/data/full_repos/70231067
git clone --depth 1 --no-tags https://github.com/altdillon/digitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/70226389
git clone --depth 1 --no-tags https://github.com/shinezyy/co_2016_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/70384225
git clone --depth 1 --no-tags https://github.com/dgnajera/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/70557566
git clone --depth 1 --no-tags https://github.com/MarlonCosta/Marlon_uC_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/72029966
git clone --depth 1 --no-tags https://github.com/filcaval1234/FilipeCazuza_uC_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/72052119
git clone --depth 1 --no-tags https://github.com/DTPrince/ECEN2350.git f:/verilog_sva_gh_scraper/data/full_repos/69190240
git clone --depth 1 --no-tags https://github.com/jurses/pract_estr.git f:/verilog_sva_gh_scraper/data/full_repos/72228295
git clone --depth 1 --no-tags https://github.com/felipe-samuel/Processador-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/71737219
git clone --depth 1 --no-tags https://github.com/pulkitver1991/Verilog_files.git f:/verilog_sva_gh_scraper/data/full_repos/73128708
git clone --depth 1 --no-tags https://github.com/Tybus/Hardtoe.git f:/verilog_sva_gh_scraper/data/full_repos/73937214
git clone --depth 1 --no-tags https://github.com/toanGa/bowling-game-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/73536668
git clone --depth 1 --no-tags https://github.com/Yangff/mips_5cycle.git f:/verilog_sva_gh_scraper/data/full_repos/73630163
git clone --depth 1 --no-tags https://github.com/dstarner/cse341.git f:/verilog_sva_gh_scraper/data/full_repos/72438628
git clone --depth 1 --no-tags https://github.com/swarnava9/BeMicro_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/68414187
git clone --depth 1 --no-tags https://github.com/lzhbrian/Digital-Logic-and-Processor-Summer-Final.git f:/verilog_sva_gh_scraper/data/full_repos/68446538
git clone --depth 1 --no-tags https://github.com/rohitsudan/Verilog_N2T_W1.git f:/verilog_sva_gh_scraper/data/full_repos/68491721
git clone --depth 1 --no-tags https://github.com/jinyibin/AutoPilotPlatform.git f:/verilog_sva_gh_scraper/data/full_repos/68512651
git clone --depth 1 --no-tags https://github.com/nhtranngoc/ECE3829.git f:/verilog_sva_gh_scraper/data/full_repos/68718937
git clone --depth 1 --no-tags https://github.com/luismgallegosc/papilio-example-clock-div.git f:/verilog_sva_gh_scraper/data/full_repos/69068919
git clone --depth 1 --no-tags https://github.com/jjose3/combCore.git f:/verilog_sva_gh_scraper/data/full_repos/69640855
git clone --depth 1 --no-tags https://github.com/MalusGreen/BrickBreaker.git f:/verilog_sva_gh_scraper/data/full_repos/73771813
git clone --depth 1 --no-tags https://github.com/gordonseto/CPEN311-Lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/73775698
git clone --depth 1 --no-tags https://github.com/joyoyoyoyoyo/ece156a-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/71511863
git clone --depth 1 --no-tags https://github.com/JosephMart/ECEN248.git f:/verilog_sva_gh_scraper/data/full_repos/71511189
git clone --depth 1 --no-tags https://github.com/Julianarch/II-Proyecto-RTC.git f:/verilog_sva_gh_scraper/data/full_repos/72653842
git clone --depth 1 --no-tags https://github.com/rraju1/ECE552-MIPS-5-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/72607239
git clone --depth 1 --no-tags https://github.com/yue32000/SAA7111A-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/72895245
git clone --depth 1 --no-tags https://github.com/ShuaiShao93/Multi-Cycle-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/73319972
git clone --depth 1 --no-tags https://github.com/LouiseSiah/RAM_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/73109316
git clone --depth 1 --no-tags https://github.com/abbydsantos/Verilog-Counters.git f:/verilog_sva_gh_scraper/data/full_repos/70978630
git clone --depth 1 --no-tags https://github.com/zura-not-zura/8BitALU.git f:/verilog_sva_gh_scraper/data/full_repos/71101105
git clone --depth 1 --no-tags https://github.com/mandyuuu/Fixed_weight_res_stdp.git f:/verilog_sva_gh_scraper/data/full_repos/71812007
git clone --depth 1 --no-tags https://github.com/meeraramesh-sjsu/MemoryTransfer.git f:/verilog_sva_gh_scraper/data/full_repos/72020917
git clone --depth 1 --no-tags https://github.com/chrisamanse/vga_snakegame.git f:/verilog_sva_gh_scraper/data/full_repos/70457259
git clone --depth 1 --no-tags https://github.com/GitlI2015/USTC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/70379990
git clone --depth 1 --no-tags https://github.com/emmadrigal/Temporizer_VGA_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/69702867
git clone --depth 1 --no-tags https://github.com/n07myn4m3/UNDron.git f:/verilog_sva_gh_scraper/data/full_repos/69708066
git clone --depth 1 --no-tags https://github.com/mitbhuptani/LA_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/70232940
git clone --depth 1 --no-tags https://github.com/dishantshah/Matrix_Inverse.git f:/verilog_sva_gh_scraper/data/full_repos/70237607
git clone --depth 1 --no-tags https://github.com/0xfede7c8/UART_Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/70190891
git clone --depth 1 --no-tags https://github.com/dhruvsatyapanthi007/LA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/70273626
git clone --depth 1 --no-tags https://github.com/nleve/mips_proc.git f:/verilog_sva_gh_scraper/data/full_repos/70879079
git clone --depth 1 --no-tags https://github.com/ParthTiwari/ELD.git f:/verilog_sva_gh_scraper/data/full_repos/71588496
git clone --depth 1 --no-tags https://github.com/bangerboys/ELD8.git f:/verilog_sva_gh_scraper/data/full_repos/71583881
git clone --depth 1 --no-tags https://github.com/ilkz/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/69325083
git clone --depth 1 --no-tags https://github.com/danyojang/computer-architecture-projects.git f:/verilog_sva_gh_scraper/data/full_repos/69002715
git clone --depth 1 --no-tags https://github.com/TenzinCHW/WoofComputerStructures.git f:/verilog_sva_gh_scraper/data/full_repos/69166442
