INFO: [VRFC 10-2263] Analyzing Verilog file "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/pgrm_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
