// Seed: 1381001624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[1] = "";
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  logic id_4,
    input  wand  id_5,
    output tri0  id_6,
    output tri   id_7,
    output logic id_8
    , id_11,
    input  tri0  id_9
);
  logic [7:0] id_12;
  final
    if (id_12[1-"" : (1)] == id_9) id_8 <= id_4;
    else @(id_11) id_2 = {1, id_11};
  wire id_13;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_1 = id_5;
  wire id_14;
endmodule
