

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Jun 14 06:56:51 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_9b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32903|  32903|  32904|  32904|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  32901|  32901|       166|         32|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    123|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1503|
|Register         |        -|      -|    3070|    557|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    3418|   2528|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32fYi_U1  |matmul_hw_fadd_32fYi  |        0|      2|  205|  205|
    |matmul_hw_fmul_32g8j_U2  |matmul_hw_fmul_32g8j  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_716_p2                |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1037_p2  |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1043_p2          |   icmp   |      0|  0|   3|           6|           7|
    |tmp_11_fu_1175_p2            |    or    |      0|  0|  13|           9|           3|
    |tmp_13_fu_1203_p2            |    or    |      0|  0|  13|           9|           3|
    |tmp_15_fu_1228_p2            |    or    |      0|  0|  13|           9|           3|
    |tmp_17_fu_1260_p2            |    or    |      0|  0|  13|           9|           3|
    |tmp_4_fu_1089_p2             |    or    |      0|  0|  13|           9|           1|
    |tmp_7_fu_1118_p2             |    or    |      0|  0|  13|           9|           2|
    |tmp_9_fu_1150_p2             |    or    |      0|  0|  13|           9|           2|
    |j_mid2_fu_1049_p3            |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1057_p3        |  select  |      0|  0|   6|           1|           6|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 123|          94|          55|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |   64|          9|   32|        288|
    |a_1_Addr_A_orig               |   64|          9|   32|        288|
    |a_2_Addr_A_orig               |   64|          9|   32|        288|
    |a_3_Addr_A_orig               |   64|          9|   32|        288|
    |ap_NS_fsm                     |   60|         35|    1|         35|
    |ap_enable_reg_pp0_iter5       |    1|          2|    1|          2|
    |b_0_Addr_A_orig               |   64|          9|   32|        288|
    |b_1_Addr_A_orig               |   64|          9|   32|        288|
    |b_2_Addr_A_orig               |   64|          9|   32|        288|
    |b_3_Addr_A_orig               |   64|          9|   32|        288|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_716_p0                 |   24|          9|   12|        108|
    |grp_fu_716_p1                 |   24|          8|   12|         96|
    |grp_fu_762_p0                 |   64|          8|   32|        256|
    |grp_fu_762_p1                 |  320|         33|   32|       1056|
    |grp_fu_867_p0                 |  224|         26|   32|        832|
    |grp_fu_867_p1                 |  224|         26|   32|        832|
    |i_phi_fu_698_p4               |    6|          2|    6|         12|
    |i_reg_694                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_686_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_682        |   11|          2|   11|         22|
    |j_phi_fu_709_p4               |    6|          2|    6|         12|
    |j_reg_705                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1503|        233|  460|       5621|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_1_load_1_reg_1494                          |  32|   0|   32|          0|
    |a_1_load_2_reg_1564                          |  32|   0|   32|          0|
    |a_1_load_3_reg_1634                          |  32|   0|   32|          0|
    |a_1_load_4_reg_1709                          |  32|   0|   32|          0|
    |a_1_load_5_reg_1784                          |  32|   0|   32|          0|
    |a_1_load_6_reg_1859                          |  32|   0|   32|          0|
    |a_1_load_7_reg_1894                          |  32|   0|   32|          0|
    |a_1_load_reg_1419                            |  32|   0|   32|          0|
    |a_2_load_1_reg_1504                          |  32|   0|   32|          0|
    |a_2_load_2_reg_1574                          |  32|   0|   32|          0|
    |a_2_load_3_reg_1644                          |  32|   0|   32|          0|
    |a_2_load_4_reg_1719                          |  32|   0|   32|          0|
    |a_2_load_5_reg_1794                          |  32|   0|   32|          0|
    |a_2_load_6_reg_1869                          |  32|   0|   32|          0|
    |a_2_load_7_reg_1904                          |  32|   0|   32|          0|
    |a_2_load_reg_1429                            |  32|   0|   32|          0|
    |a_3_load_1_reg_1514                          |  32|   0|   32|          0|
    |a_3_load_2_reg_1584                          |  32|   0|   32|          0|
    |a_3_load_3_reg_1654                          |  32|   0|   32|          0|
    |a_3_load_4_reg_1729                          |  32|   0|   32|          0|
    |a_3_load_5_reg_1804                          |  32|   0|   32|          0|
    |a_3_load_6_reg_1879                          |  32|   0|   32|          0|
    |a_3_load_7_reg_1914                          |  32|   0|   32|          0|
    |a_3_load_reg_1439                            |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944   |  32|   0|   32|          0|
    |b_1_load_1_reg_1499                          |  32|   0|   32|          0|
    |b_1_load_2_reg_1569                          |  32|   0|   32|          0|
    |b_1_load_3_reg_1639                          |  32|   0|   32|          0|
    |b_1_load_4_reg_1714                          |  32|   0|   32|          0|
    |b_1_load_5_reg_1789                          |  32|   0|   32|          0|
    |b_1_load_6_reg_1864                          |  32|   0|   32|          0|
    |b_1_load_7_reg_1899                          |  32|   0|   32|          0|
    |b_1_load_reg_1424                            |  32|   0|   32|          0|
    |b_2_load_1_reg_1509                          |  32|   0|   32|          0|
    |b_2_load_2_reg_1579                          |  32|   0|   32|          0|
    |b_2_load_3_reg_1649                          |  32|   0|   32|          0|
    |b_2_load_4_reg_1724                          |  32|   0|   32|          0|
    |b_2_load_5_reg_1799                          |  32|   0|   32|          0|
    |b_2_load_6_reg_1874                          |  32|   0|   32|          0|
    |b_2_load_7_reg_1909                          |  32|   0|   32|          0|
    |b_2_load_reg_1434                            |  32|   0|   32|          0|
    |b_3_load_1_reg_1519                          |  32|   0|   32|          0|
    |b_3_load_2_reg_1589                          |  32|   0|   32|          0|
    |b_3_load_3_reg_1659                          |  32|   0|   32|          0|
    |b_3_load_4_reg_1734                          |  32|   0|   32|          0|
    |b_3_load_5_reg_1809                          |  32|   0|   32|          0|
    |b_3_load_6_reg_1884                          |  32|   0|   32|          0|
    |b_3_load_7_reg_1919                          |  32|   0|   32|          0|
    |b_3_load_reg_1444                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_1306                    |   1|   0|    1|          0|
    |i_reg_694                                    |   6|   0|    6|          0|
    |indvar_flatten_next_reg_732                  |  11|   0|   11|          0|
    |indvar_flatten_reg_682                       |  11|   0|   11|          0|
    |j_1_reg_751                                  |   6|   0|    6|          0|
    |j_mid2_reg_1310                              |   6|   0|    6|          0|
    |j_reg_705                                    |   6|   0|    6|          0|
    |reg_1005                                     |  32|   0|   32|          0|
    |reg_1011                                     |  32|   0|   32|          0|
    |reg_1016                                     |  32|   0|   32|          0|
    |reg_1021                                     |  32|   0|   32|          0|
    |reg_1027                                     |  32|   0|   32|          0|
    |reg_1032                                     |  32|   0|   32|          0|
    |reg_727                                      |   9|   0|    9|          0|
    |tmp_1_29_reg_2054                            |  32|   0|   32|          0|
    |tmp_27_reg_758                               |  12|   0|   12|          0|
    |tmp_2_cast3_reg_1469                         |   6|   0|    8|          2|
    |tmp_6_10_reg_1949                            |  32|   0|   32|          0|
    |tmp_6_11_reg_1954                            |  32|   0|   32|          0|
    |tmp_6_12_reg_1959                            |  32|   0|   32|          0|
    |tmp_6_13_reg_1964                            |  32|   0|   32|          0|
    |tmp_6_14_reg_1969                            |  32|   0|   32|          0|
    |tmp_6_15_reg_1974                            |  32|   0|   32|          0|
    |tmp_6_16_reg_1979                            |  32|   0|   32|          0|
    |tmp_6_17_reg_1984                            |  32|   0|   32|          0|
    |tmp_6_18_reg_1989                            |  32|   0|   32|          0|
    |tmp_6_19_reg_1994                            |  32|   0|   32|          0|
    |tmp_6_1_reg_1704                             |  32|   0|   32|          0|
    |tmp_6_20_reg_1999                            |  32|   0|   32|          0|
    |tmp_6_21_reg_2004                            |  32|   0|   32|          0|
    |tmp_6_22_reg_2009                            |  32|   0|   32|          0|
    |tmp_6_23_reg_2014                            |  32|   0|   32|          0|
    |tmp_6_24_reg_2019                            |  32|   0|   32|          0|
    |tmp_6_25_reg_2024                            |  32|   0|   32|          0|
    |tmp_6_26_reg_2029                            |  32|   0|   32|          0|
    |tmp_6_27_reg_2034                            |  32|   0|   32|          0|
    |tmp_6_28_reg_2039                            |  32|   0|   32|          0|
    |tmp_6_29_reg_2044                            |  32|   0|   32|          0|
    |tmp_6_2_reg_1779                             |  32|   0|   32|          0|
    |tmp_6_30_reg_2049                            |  32|   0|   32|          0|
    |tmp_6_3_reg_1854                             |  32|   0|   32|          0|
    |tmp_6_4_reg_1889                             |  32|   0|   32|          0|
    |tmp_6_6_reg_1924                             |  32|   0|   32|          0|
    |tmp_6_7_reg_1929                             |  32|   0|   32|          0|
    |tmp_6_8_reg_1934                             |  32|   0|   32|          0|
    |tmp_6_9_reg_1939                             |  32|   0|   32|          0|
    |tmp_6_s_reg_1944                             |  32|   0|   32|          0|
    |tmp_mid2_v_reg_1322                          |   6|   0|    6|          0|
    |tmp_reg_1328                                 |   6|   0|    9|          3|
    |exitcond_flatten_reg_1306                    |   0|   1|    1|          0|
    |tmp_27_reg_758                               |   0|  12|   12|          0|
    |tmp_6_14_reg_1969                            |   0|  32|   32|          0|
    |tmp_6_15_reg_1974                            |   0|  32|   32|          0|
    |tmp_6_16_reg_1979                            |   0|  32|   32|          0|
    |tmp_6_17_reg_1984                            |   0|  32|   32|          0|
    |tmp_6_18_reg_1989                            |   0|  32|   32|          0|
    |tmp_6_19_reg_1994                            |   0|  32|   32|          0|
    |tmp_6_20_reg_1999                            |   0|  32|   32|          0|
    |tmp_6_21_reg_2004                            |   0|  32|   32|          0|
    |tmp_6_22_reg_2009                            |   0|  32|   32|          0|
    |tmp_6_23_reg_2014                            |   0|  32|   32|          0|
    |tmp_6_24_reg_2019                            |   0|  32|   32|          0|
    |tmp_6_25_reg_2024                            |   0|  32|   32|          0|
    |tmp_6_26_reg_2029                            |   0|  32|   32|          0|
    |tmp_6_27_reg_2034                            |   0|  32|   32|          0|
    |tmp_6_28_reg_2039                            |   0|  32|   32|          0|
    |tmp_6_29_reg_2044                            |   0|  32|   32|          0|
    |tmp_6_30_reg_2049                            |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |3070| 557| 3632|          5|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

