

================================================================
== Vivado HLS Report for 'apply_kernel_single_s'
================================================================
* Date:           Fri Oct 10 11:29:26 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HCD_ENSTA_Test
* Solution:       sol_auto_007
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 4.520 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 18.080 ns | 18.080 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       5|     33|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir| Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+----+-----+------------+----------------------+--------------+
|ap_clk          | in |    1| ap_ctrl_hs | apply_kernel_single_ | return value |
|ap_rst          | in |    1| ap_ctrl_hs | apply_kernel_single_ | return value |
|input_0_0_read  | in |    8|   ap_none  |    input_0_0_read    |    scalar    |
|input_0_1_read  | in |    8|   ap_none  |    input_0_1_read    |    scalar    |
|input_0_2_read  | in |    8|   ap_none  |    input_0_2_read    |    scalar    |
|input_1_0_read  | in |    8|   ap_none  |    input_1_0_read    |    scalar    |
|input_1_1_read  | in |    8|   ap_none  |    input_1_1_read    |    scalar    |
|input_1_2_read  | in |    8|   ap_none  |    input_1_2_read    |    scalar    |
|input_2_0_read  | in |    8|   ap_none  |    input_2_0_read    |    scalar    |
|input_2_1_read  | in |    8|   ap_none  |    input_2_1_read    |    scalar    |
|input_2_2_read  | in |    8|   ap_none  |    input_2_2_read    |    scalar    |
+----------------+----+-----+------------+----------------------+--------------+

