# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     442977704392041473       # Set this to the ID of your Wokwi project (the number from the project's URL)
  title:        "watchdog"           # Project title
  author:       "Lukas Rabeder"          # Your name
  discord:      "prosecco_l"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "calculated the real valued solution x(t) for a 2-dimensional DGL-System."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
  top_module:   "tt_um_watchdog"         # The name of the top-level module
  source_files:                # List of Verilog source files
    - "tt_um_watchdog-ea.v"
    - "param_loader-ea.v"
    - "eig_core_ea.v"
    - "output_loader-ea.v"
    - "cordic_sqrt_ea.v"
    - "inv_recip.v"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "in_0"
  ui[1]: "in_1"
  ui[2]: "in_2"
  ui[3]: "in_3"
  ui[4]: "in_4"
  ui[5]: "in_5"
  ui[6]: "in_6"
  ui[7]: "in_7"

  # Outputs
  uo[0]: "out_0"
  uo[1]: "out_1"
  uo[2]: "out_2"
  uo[3]: "out_3"
  uo[4]: "out_4"
  uo[5]: "out_5"
  uo[6]: "out_6"
  uo[7]: "out_7"

  # Bidirectional pins
  uio[0]: "in_8"
  uio[1]: "in_9"
  uio[2]: "in_10"
  uio[3]: "in_11"
  uio[4]: "in_12"
  uio[5]: "in_13"
  uio[6]: "in_14"
  uio[7]: "in_15"

  # clock and reset
  #clk: "clk"
  #rst_n: "rst_n"

# Do not change!
yaml_version: 6
