#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 21:34:13 2019
# Process ID: 41036
# Current directory: C:/Users/USER/Documents/FPGA/hw4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent209664 C:\Users\USER\Documents\FPGA\hw4\hw4.xpr
# Log file: C:/Users/USER/Documents/FPGA/hw4/vivado.log
# Journal file: C:/Users/USER/Documents/FPGA/hw4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Documents/FPGA/hw4/hw4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/Users/USER/Documents/FPGA/ip_repo/edit_LAB4_AXI_v1_0.xpr
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/insertion.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0
open_project C:/Users/USER/Documents/FPGA/hw4/hw4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LAB4_AXI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_LAB4_AXI_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files -ipstatic_source_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_LAB4_AXI_0_0_synth_1
current_project edit_LAB4_AXI_v1_0
current_project hw4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_LAB4_AXI_v1_0
current_project hw4
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
current_project edit_LAB4_AXI_v1_0
current_project hw4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LAB4_AXI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_LAB4_AXI_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files -ipstatic_source_dir C:/Users/USER/Documents/FPGA/hw4/hw4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/modelsim} {questa=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/questa} {riviera=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/riviera} {activehdl=C:/Users/USER/Documents/FPGA/hw4/hw4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild
reset_run design_1_LAB4_AXI_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project edit_LAB4_AXI_v1_0
update_ip_catalog -rebuild
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0
current_project hw4
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_LAB4_AXI_v1_0
current_project hw4
upgrade_ip -vlnv xilinx.com:user:LAB4_AXI:1.0 [get_ips  design_1_LAB4_AXI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LAB4_AXI_0_0] -no_script -sync -force -quiet
update_ip_catalog -rebuild
update_ip_catalog -rebuild
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
file copy -force C:/Users/USER/Documents/FPGA/hw4/hw4.runs/impl_1/design_1_wrapper.sysdef C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/USER/Documents/FPGA/hw4/hw4.sdk -hwspec C:/Users/USER/Documents/FPGA/hw4/hw4.sdk/design_1_wrapper.hdf
current_project edit_LAB4_AXI_v1_0
close_project
