0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.sim/sim_1/synth/timing/gcd_core_tb_time_synth.v,1580969970,verilog,,,,dp;fsm;gcd_core;glbl,,,,,,,,
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sim_1/imports/lab_2/gcd_core_tb.sv,1580969878,systemVerilog,,,,gcd_core_tb,,,,,,,,
