<root><simulation><result_generated_time />2023-05-24 01:02:19<layer><layer_spec />{'B': 1, 'K': 2048, 'C': 1024, 'OY': 7, 'OX': 7, 'IY': 13, 'IX': 13, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 2097152, 'I': 173056, 'O': 100352}<total_data_reuse />{'W': 49, 'I': 593.7988165680473, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('OX', 7), ('OY', 7)], [('C', 32)], [('K', 128)]]<I />[[('C', 4)], [('OX', 7), ('OY', 7), ('C', 32), ('K', 128)], []]<O />[[('C', 4)], [('OX', 7), ('OY', 7), ('C', 32)], [('K', 128)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 1.0, 128.0, 1.0], 'O': [8.0, 4, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 131072, 16777216], 'I': [32, 401408, 401408], 'O': [8, 6272, 802816], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.06, 0.02, 0.0], 'I': [0.06, 0.05, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.06, 0.0], 'I': [0.06, 0.06, 0.0], 'O': [0.02, 0.06, 0.0]}<effective_mem_size_bit />{'W': [32, 4096, 131072], 'I': [8, 401408, 401408], 'O': [8, 6272, 6272], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 6272]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[102760448, 2097152], [2097152, 2097152], [2097152, 0]]<I />[[22151168, 22151168], [22151168, 173056], [173056, 0]]<O />[[(12744704, 12845056), (3211264, 3110912)], [(3110912, 3211264), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(12744704, 12845056), (3211264, 3110912)], [(3110912, 3211264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12845056, 262144], [131072, 131072], [8192, 0]]<I />[[2768896, 2768896], [1384448, 10816], [676, 0]]<O />[[(1593088, 1605632), (401408, 388864)], [(194432, 200704), (6272, 0)], [(0, 392), (0, 0)]]<O_partial />[([1593088, 1605632], [401408, 388864]), ([194432, 200704], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224707549.3<mem_energy_breakdown><W />[4411.9, 6494.2, 10910.5]<I />[1939.8, 36689.5, 900.3]<O />[1397.3, 9944.3, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9948<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9948<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />806978<latency_cycle_without_data_loading />802816<ideal_computing_cycle />802816<data_loading><load_cycle_total />4162<load_cycle_individual />{'W': [32, 1024, 0], 'I': [2, 3136, 0]}<load_cycle_combined />{'W': 1024, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-802815], [-802620, -671580], [-666496, -788416]], 'I': [[-802815], [-802812, -401406], [-802816, -802816]], 'O': [[-802816], [-802816, -602112], [-796544, -802432]]}<mem_stall_cycle_shared />{'W': [[-802815], [-802620, 0], [0, 0]], 'I': [[-802815], [-802812, 0], [0, 0]], 'O': [[-802816], [-802816, -602112], [-796544, -802432]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 131072, 16777216], 'I': [32, 401408, 401408], 'O': [8, 6272, 802816], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [4096, 131072, 16777216], 'I': [256, 401408, 401408], 'O': [128, 6272, 802816]}<loop_cycles_each_level />{'W': [196, 6272, 802816], 'I': [4, 802816, 802816], 'O': [4, 6272, 802816]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 128, 1], 'O': [4, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 0.5], [0.5, 0.5]], 'O': [[8.0, 2.0], [32.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0.5]], 'O': [[8.0, 8.0], [128.0, 32.0], [32.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 8.0], [64.0, 0.5], [0.5, 0]], 'O': [[8.0, 2.0], [32.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [117.9, 53.4], [21.4, 1.0]], 'I': [[8.0, 8.0], [117.9, 53.4], [21.4, 1.0]], 'O': [[8.0, 2.0], [117.9, 53.4], [21.4, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 802816], [196, 196, 4096], [6272, 6272, 128]], 'I': [[1, 1, 802816], [4, 4, 200704], [802816, 802816, 1]], 'O': [[1, 1, 802816], [4, 4, 200704], [6272, 6272, 128]]}<trans_time_real />{'W': [[0, 1, 802816], [[0, 196, 4096], [32, 196, 4096]], [[1024, 6272, 128], [64, 6272, 128]]], 'I': [[0, 1, 802816], [[0, 4, 200704], [2, 4, 200704]], [[3136, 802816, 1], [196, 802816, 1]]], 'O': [[0, 1, 802816], [[0, 4, 200704], [1, 4, 200704]], [[49, 6272, 128], [3, 6272, 128]]]}<single_stall_cycle />{'W': [[-1], [-196, -164], [-5248, -6208]], 'I': [[-1], [-4, -2], [-799680, -802620]], 'O': [[-1], [-4, -3], [-6223, -6269]]}<single_stall_count />{'W': [802815, 4095, 127], 'I': [802815, 200703, 0], 'O': [802816, 200704, 128]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [131040, 130048], 'I': [401406, 0], 'O': [200704, 6272]}, 1: {'W': [130048, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-69666, -672768], [-602112, -796544]], 1: [[-672768, -802816], [-796544, -802816]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>