INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQcode/PL/key_led/key_led.srcs/sources_1/new/key_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQcode/PL/key_led/key_led.srcs/sim_1/new/tb_key_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_key_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQcode/PL/key_led/key_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
