strict digraph "compose( ,  )" {
	node [label="\N"];
	"3834:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f18f10>",
		fillcolor=springgreen,
		label="3834:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3837:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f1d250>",
		fillcolor=springgreen,
		label="3837:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3834:IF" -> "3837:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3834];
	"3834:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18f50>",
		fillcolor=firebrick,
		label="3834:NS
sizu_c <= 11'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3834:IF" -> "3834:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3834];
	"Leaf_3852:AL"	 [def_var="['dtmp_sel_r']",
		label="Leaf_3852:AL"];
	"3807:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5f13b50>",
		def_var="['adr_incw']",
		fillcolor=deepskyblue,
		label="3807:AS
adr_incw = !dtmp_sel_r & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dtmp_sel_r', 'mack_r']"];
	"Leaf_3852:AL" -> "3807:AS";
	"3856:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f1dc90>",
		clk_sens=True,
		fillcolor=gold,
		label="3856:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mdin', 'dtmp_sel_r', 'adr_cb', 'rx_data_st_r', 'rx_data_valid_r']"];
	"Leaf_3852:AL" -> "3856:AL";
	"4088:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ee0a50>",
		fillcolor=turquoise,
		label="4088:BL
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0990>]",
		style=filled,
		typ=Block];
	"4095:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0710>",
		fillcolor=springgreen,
		label="4095:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4088:BL" -> "4095:IF"	 [cond="[]",
		lineno=None];
	"4101:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0c10>",
		fillcolor=springgreen,
		label="4101:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4088:BL" -> "4101:IF"	 [cond="[]",
		lineno=None];
	"4096:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0950>",
		fillcolor=springgreen,
		label="4096:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4088:BL" -> "4096:IF"	 [cond="[]",
		lineno=None];
	"4022:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ed4150>",
		fillcolor=springgreen,
		label="4022:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4023:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ed4250>",
		fillcolor=turquoise,
		label="4023:BL
wr_last_en = 1'b1;
next_state = MEM_WR1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed4290>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed43d0>]",
		style=filled,
		typ=Block];
	"4022:IF" -> "4023:BL"	 [cond="['rx_data_done_r2']",
		label=rx_data_done_r2,
		lineno=4022];
	"3996:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ecf310>",
		fillcolor=springgreen,
		label="3996:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3998:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ecf590>",
		fillcolor=springgreen,
		label="3998:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3996:IF" -> "3998:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=3996];
	"3996:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf2d0>",
		fillcolor=cadetblue,
		label="3996:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3996:IF" -> "3996:BS"	 [cond="['abort']",
		label=abort,
		lineno=3996];
	"4049:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda390>",
		fillcolor=cadetblue,
		label="4049:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda390>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_3944:AL"	 [def_var="['mwe_d', 'wr_last_en', 'mreq_d', 'dtmp_sel', 'rd_first', 'next_state']",
		label="Leaf_3944:AL"];
	"4049:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3941:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ebead0>",
		fillcolor=springgreen,
		label="3941:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3941:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebea90>",
		fillcolor=firebrick,
		label="3941:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebea90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3941:IF" -> "3941:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3941];
	"3942:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebec10>",
		fillcolor=firebrick,
		label="3942:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebec10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3941:IF" -> "3942:NS"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3941];
	"3773:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f03d50>",
		clk_sens=True,
		fillcolor=gold,
		label="3773:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['send_zero_length']"];
	"3774:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03fd0>",
		fillcolor=firebrick,
		label="3774:NS
send_zero_length_r <= send_zero_length;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3773:AL" -> "3774:NS"	 [cond="[]",
		lineno=None];
	"4103:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0e50>",
		fillcolor=cadetblue,
		label="4103:BS
next_state = MEM_RD3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"4103:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4030:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ed4c90>",
		fillcolor=turquoise,
		label="4030:BL
mwe_d = 1'b1;
wr_last_en = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed4ad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed4c10>]",
		style=filled,
		typ=Block];
	"4039:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ed4a90>",
		fillcolor=springgreen,
		label="4039:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4030:BL" -> "4039:IF"	 [cond="[]",
		lineno=None];
	"4037:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ed4650>",
		fillcolor=springgreen,
		label="4037:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4030:BL" -> "4037:IF"	 [cond="[]",
		lineno=None];
	"4045:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ed4e90>",
		fillcolor=springgreen,
		label="4045:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4030:BL" -> "4045:IF"	 [cond="[]",
		lineno=None];
	"4038:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ed4890>",
		fillcolor=springgreen,
		label="4038:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4030:BL" -> "4038:IF"	 [cond="[]",
		lineno=None];
	"4085:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0490>",
		fillcolor=cadetblue,
		label="4085:BS
next_state = MEM_RD2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0490>]",
		style=filled,
		typ=BlockingSubstitution];
	"4085:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4060:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eda550>",
		fillcolor=springgreen,
		label="4060:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4060:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5eda350>",
		fillcolor=aquamarine,
		label="4060:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4060:IF" -> "4060:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=4060];
	"Leaf_3874:AL"	 [def_var="['dout_r']",
		label="Leaf_3874:AL"];
	"3738:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5efe5d0>",
		def_var="['mdout']",
		fillcolor=deepskyblue,
		label="3738:AS
mdout = dout_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dout_r']"];
	"Leaf_3874:AL" -> "3738:AS";
	"3902:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3710>",
		fillcolor=cadetblue,
		label="3902:BS
tx_data_st = rd_buf0[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3710>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_3898:AL"	 [def_var="['tx_data_st']",
		label="Leaf_3898:AL"];
	"3902:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3735:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5efe410>",
		def_var="['mreq']",
		fillcolor=deepskyblue,
		label="3735:AS
mreq = mreq_d & !mack_r | word_done_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mreq_d', 'mack_r', 'word_done_r']"];
	"3746:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5efe990>",
		clk_sens=True,
		fillcolor=gold,
		label="3746:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mreq', 'mack']"];
	"3735:AS" -> "3746:AL";
	"3788:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f0d6d0>",
		clk_sens=False,
		fillcolor=gold,
		label="3788:AL",
		sens="['adr_incw', 'adr_cw']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr_incw', 'adr_cw']"];
	"3789:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f0d990>",
		fillcolor=springgreen,
		label="3789:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3788:AL" -> "3789:IF"	 [cond="[]",
		lineno=None];
	"4020:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ecff90>",
		fillcolor=springgreen,
		label="4020:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4020:IF" -> "4022:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=4020];
	"4020:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecff50>",
		fillcolor=cadetblue,
		label="4020:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecff50>]",
		style=filled,
		typ=BlockingSubstitution];
	"4020:IF" -> "4020:BS"	 [cond="['abort']",
		label=abort,
		lineno=4020];
	"3797:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f0de50>",
		fillcolor=firebrick,
		label="3797:NS
adr_cb <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f0de50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3795:AL"	 [def_var="['adr_cb']",
		label="Leaf_3795:AL"];
	"3797:NS" -> "Leaf_3795:AL"	 [cond="[]",
		lineno=None];
	"4116:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5e65790>",
		fillcolor=springgreen,
		label="4116:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4116:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5e65550>",
		fillcolor=aquamarine,
		label="4116:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4116:IF" -> "4116:SS"	 [cond="['rd_next']",
		label="(rd_next === 1'bx)",
		lineno=4116];
	"4065:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eda6d0>",
		fillcolor=springgreen,
		label="4065:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4065:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda7d0>",
		fillcolor=cadetblue,
		label="4065:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda7d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"4065:IF" -> "4065:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=4065];
	"3875:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9ad0>",
		fillcolor=firebrick,
		label="3875:NS
dout_r <= dtmp_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3875:NS" -> "Leaf_3874:AL"	 [cond="[]",
		lineno=None];
	"3926:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5ebe690>",
		def_var="['send_data']",
		fillcolor=deepskyblue,
		label="3926:AS
send_data = send_data_r | send_zero_length_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['send_data_r', 'send_zero_length_r']"];
	"3862:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea38d0>",
		fillcolor=firebrick,
		label="3862:NS
dtmp_r[15:08] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea38d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3856:AL"	 [def_var="['dtmp_r']",
		label="Leaf_3856:AL"];
	"3862:NS" -> "Leaf_3856:AL"	 [cond="[]",
		lineno=None];
	"4103:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0d50>",
		fillcolor=springgreen,
		label="4103:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4103:IF" -> "4103:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=4103];
	"4020:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4014:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ecfa90>",
		fillcolor=springgreen,
		label="4014:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4014:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ecf910>",
		fillcolor=aquamarine,
		label="4014:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4014:IF" -> "4014:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=4014];
	"3803:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f13710>",
		fillcolor=springgreen,
		label="3803:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3803:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f136d0>",
		fillcolor=cadetblue,
		label="3803:BS
adrb_next = adr_cb + 3'h1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f136d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3803:IF" -> "3803:BS"	 [cond="['adr_incb']",
		label=adr_incb,
		lineno=3803];
	"3804:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f13850>",
		fillcolor=cadetblue,
		label="3804:BS
adrb_next = adr_cb;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f13850>]",
		style=filled,
		typ=BlockingSubstitution];
	"3803:IF" -> "3804:BS"	 [cond="['adr_incb']",
		label="!(adr_incb)",
		lineno=3803];
	"3782:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f07bd0>",
		fillcolor=firebrick,
		label="3782:NS
last_buf_adr <= adr + { { SSRAM_HADR + 2 - 13{ 1'b0 } }, buf_size };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f07bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3781:AL"	 [def_var="['last_buf_adr']",
		label="Leaf_3781:AL"];
	"3782:NS" -> "Leaf_3781:AL"	 [cond="[]",
		lineno=None];
	"3815:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f13f50>",
		fillcolor=springgreen,
		label="3815:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f18290>",
		fillcolor=springgreen,
		label="3817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3815:IF" -> "3817:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3815];
	"3815:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f13f10>",
		fillcolor=firebrick,
		label="3815:NS
sizd_c <= 14'h3fff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f13f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3815:IF" -> "3815:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3815];
	"4076:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5eda990>",
		fillcolor=aquamarine,
		label="4076:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4076:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3802:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f13510>",
		clk_sens=False,
		fillcolor=gold,
		label="3802:AL",
		sens="['adr_incb', 'adr_cb']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr_cb', 'adr_incb']"];
	"3802:AL" -> "3803:IF"	 [cond="[]",
		lineno=None];
	"3867:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f1dd50>",
		clk_sens=True,
		fillcolor=gold,
		label="3867:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_last', 'rx_data_valid_r', 'adr_cb']"];
	"3868:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9410>",
		fillcolor=firebrick,
		label="3868:NS
word_done <= (adr_cb[1:0] == 2'h3) & rx_data_valid_r | wr_last;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3867:AL" -> "3868:NS"	 [cond="[]",
		lineno=None];
	"3973:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec9550>",
		fillcolor=springgreen,
		label="3973:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3974:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec95d0>",
		fillcolor=turquoise,
		label="3974:BL
next_state = WAIT_MRD;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec9750>]",
		style=filled,
		typ=Block];
	"3973:IF" -> "3974:BL"	 [cond="['rx_dma_en_r', 'abort']",
		label="(rx_dma_en_r && !abort)",
		lineno=3973];
	"3767:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f03810>",
		clk_sens=True,
		fillcolor=gold,
		label="3767:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['tx_dma_en']"];
	"3768:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03a50>",
		fillcolor=firebrick,
		label="3768:NS
tx_dma_en_r <= tx_dma_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3767:AL" -> "3768:NS"	 [cond="[]",
		lineno=None];
	"3797:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f0de90>",
		fillcolor=springgreen,
		label="3797:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3797:IF" -> "3797:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3797];
	"3799:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f13250>",
		fillcolor=springgreen,
		label="3799:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3797:IF" -> "3799:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3797];
	"4105:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ee0c50>",
		fillcolor=lightcyan,
		label="4105:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4106:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5e65850>",
		fillcolor=turquoise,
		label="4106:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"4105:CA" -> "4106:BL"	 [cond="[]",
		lineno=None];
	"3965:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec9450>",
		fillcolor=turquoise,
		label="3965:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3967:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec9390>",
		fillcolor=springgreen,
		label="3967:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3965:BL" -> "3967:IF"	 [cond="[]",
		lineno=None];
	"3968:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec9590>",
		fillcolor=springgreen,
		label="3968:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3965:BL" -> "3968:IF"	 [cond="[]",
		lineno=None];
	"3966:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec3f90>",
		fillcolor=springgreen,
		label="3966:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3965:BL" -> "3966:IF"	 [cond="[]",
		lineno=None];
	"3871:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9750>",
		fillcolor=firebrick,
		label="3871:NS
word_done_r <= word_done & !word_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3870:AL"	 [def_var="['word_done_r']",
		label="Leaf_3870:AL"];
	"3871:NS" -> "Leaf_3870:AL"	 [cond="[]",
		lineno=None];
	"3974:BL" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4114:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5e65390>",
		fillcolor=springgreen,
		label="4114:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4114:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5e65190>",
		fillcolor=aquamarine,
		label="4114:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4114:IF" -> "4114:SS"	 [cond="['sizd_is_zero']",
		label="(sizd_is_zero === 1'bx)",
		lineno=4114];
	"3741:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5efe710>",
		def_var="['madr']",
		fillcolor=deepskyblue,
		label="3741:AS
madr = adr_cw;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw']"];
	"4065:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3819:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f183d0>",
		fillcolor=springgreen,
		label="3819:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3817:IF" -> "3819:IF"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="!((tx_dma_en || tx_dma_en_r))",
		lineno=3817];
	"3817:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18250>",
		fillcolor=firebrick,
		label="3817:NS
sizd_c <= size;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3817:IF" -> "3817:NS"	 [cond="['tx_dma_en', 'tx_dma_en_r']",
		label="(tx_dma_en || tx_dma_en_r)",
		lineno=3817];
	"Leaf_3767:AL"	 [def_var="['tx_dma_en_r']",
		label="Leaf_3767:AL"];
	"3768:NS" -> "Leaf_3767:AL"	 [cond="[]",
		lineno=None];
	"3755:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efeed0>",
		fillcolor=firebrick,
		label="3755:NS
rx_data_valid_r <= rx_data_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efeed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3754:AL"	 [def_var="['rx_data_valid_r']",
		label="Leaf_3754:AL"];
	"3755:NS" -> "Leaf_3754:AL"	 [cond="[]",
		lineno=None];
	"3754:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5efec10>",
		clk_sens=True,
		fillcolor=gold,
		label="3754:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_valid']"];
	"3754:AL" -> "3755:NS"	 [cond="[]",
		lineno=None];
	"3861:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea3490>",
		fillcolor=firebrick,
		label="3861:NS
dtmp_r[07:00] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea3490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3861:NS" -> "Leaf_3856:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3880:AL"	 [def_var="['wr_done_r']",
		label="Leaf_3880:AL"];
	"3883:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eae310>",
		clk_sens=True,
		fillcolor=gold,
		label="3883:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_done_r']"];
	"Leaf_3880:AL" -> "3883:AL";
	"3863:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ea3c10>",
		fillcolor=springgreen,
		label="3863:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3863:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea3cd0>",
		fillcolor=firebrick,
		label="3863:NS
dtmp_r[23:16] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea3cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3863:IF" -> "3863:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h2)",
		lineno=3863];
	"Leaf_3877:AL"	 [def_var="['wr_last']",
		label="Leaf_3877:AL"];
	"Leaf_3877:AL" -> "3867:AL";
	"3944:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5ec3410>",
		clk_sens=False,
		fillcolor=gold,
		label="3944:AL",
		sens="['state', 'mack_r', 'abort', 'rx_dma_en_r', 'tx_dma_en_r', 'sizd_is_zero', 'wr_last', 'wr_done', 'rx_data_done_r2', 'rd_next', '\
adrb_is_3', 'send_zero_length_r']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wr_last', 'sizd_is_zero', 'rd_next', 'rx_data_done_r2', 'rx_dma_en_r', 'send_zero_length_r', 'mack_r', 'state', 'abort', 'wr_done', '\
tx_dma_en_r', 'rst', 'adrb_is_3']"];
	"Leaf_3877:AL" -> "3944:AL";
	"Leaf_3770:AL"	 [def_var="['rx_dma_en_r']",
		label="Leaf_3770:AL"];
	"Leaf_3770:AL" -> "3944:AL";
	"3777:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f07210>",
		clk_sens=True,
		fillcolor=gold,
		label="3777:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrw_next1', 'adr', 'rx_dma_en_r', 'tx_dma_en_r']"];
	"Leaf_3770:AL" -> "3777:AL";
	"3832:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f18d90>",
		clk_sens=True,
		fillcolor=gold,
		label="3832:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'siz_inc', 'rx_dma_en_r', 'sizu_c']"];
	"Leaf_3770:AL" -> "3832:AL";
	"3795:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f0dc90>",
		clk_sens=True,
		fillcolor=gold,
		label="3795:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'adrb_next', 'adr', 'rx_dma_en_r', 'tx_dma_en_r']"];
	"Leaf_3770:AL" -> "3795:AL";
	"3874:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5ea9950>",
		clk_sens=True,
		fillcolor=gold,
		label="3874:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['word_done', 'dtmp_r']"];
	"3875:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ea9890>",
		fillcolor=springgreen,
		label="3875:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3874:AL" -> "3875:IF"	 [cond="[]",
		lineno=None];
	"4029:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ecff10>",
		fillcolor=lightcyan,
		label="4029:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4029:CA" -> "4030:BL"	 [cond="[]",
		lineno=None];
	"3884:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae510>",
		fillcolor=firebrick,
		label="3884:NS
wr_done <= wr_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3883:AL"	 [def_var="['wr_done']",
		label="Leaf_3883:AL"];
	"3884:NS" -> "Leaf_3883:AL"	 [cond="[]",
		lineno=None];
	"3903:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb3850>",
		fillcolor=lightcyan,
		label="3903:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3903:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb39d0>",
		fillcolor=cadetblue,
		label="3903:BS
tx_data_st = rd_buf0[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb39d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3903:CA" -> "3903:BS"	 [cond="[]",
		lineno=None];
	"4113:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ee0f50>",
		fillcolor=aquamarine,
		label="4113:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4113:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3867:AL"	 [def_var="['word_done']",
		label="Leaf_3867:AL"];
	"3868:NS" -> "Leaf_3867:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3802:AL"	 [def_var="['adrb_next']",
		label="Leaf_3802:AL"];
	"3803:BS" -> "Leaf_3802:AL"	 [cond="[]",
		lineno=None];
	"4049:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eda290>",
		fillcolor=springgreen,
		label="4049:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4049:IF" -> "4049:BS"	 [cond="['wr_done']",
		label=wr_done,
		lineno=4049];
	"4039:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ed4850>",
		fillcolor=aquamarine,
		label="4039:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4039:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3784:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f07f50>",
		clk_sens=False,
		fillcolor=gold,
		label="3784:AL",
		sens="['dma_en', 'adrw_next', 'last_buf_adr']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_en', 'last_buf_adr', 'adrw_next']"];
	"Leaf_3781:AL" -> "3784:AL";
	"4085:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0390>",
		fillcolor=springgreen,
		label="4085:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4085:IF" -> "4085:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=4085];
	"Leaf_3757:AL"	 [def_var="['rx_data_st_r']",
		label="Leaf_3757:AL"];
	"Leaf_3757:AL" -> "3856:AL";
	"3967:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ec9110>",
		fillcolor=aquamarine,
		label="3967:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"3967:IF" -> "3967:SS"	 [cond="['tx_dma_en_r']",
		label="(tx_dma_en_r === 1'bx)",
		lineno=3967];
	"Leaf_3944:AL" -> "3735:AS";
	"3821:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5f18790>",
		def_var="['siz_dec']",
		fillcolor=deepskyblue,
		label="3821:AS
siz_dec = rd_first & mack_r | rd_next & (sizd_c != 14'h0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rd_first', 'mack_r', 'rd_next', 'sizd_c']"];
	"Leaf_3944:AL" -> "3821:AS";
	"3918:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eb9e10>",
		clk_sens=True,
		fillcolor=gold,
		label="3918:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'rd_next', 'sizd_is_zero_d', 'sizd_c', 'rd_first']"];
	"Leaf_3944:AL" -> "3918:AL";
	"3743:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5efe6d0>",
		clk_sens=True,
		fillcolor=gold,
		label="3743:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mwe_d']"];
	"Leaf_3944:AL" -> "3743:AL";
	"3852:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f1d750>",
		clk_sens=True,
		fillcolor=gold,
		label="3852:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dtmp_sel']"];
	"Leaf_3944:AL" -> "3852:AL";
	"3877:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5ea9a10>",
		clk_sens=True,
		fillcolor=gold,
		label="3877:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_valid_r', 'adr_cb', 'wr_last_en']"];
	"Leaf_3944:AL" -> "3877:AL";
	"3939:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5ebe8d0>",
		clk_sens=True,
		fillcolor=gold,
		label="3939:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'next_state']"];
	"Leaf_3944:AL" -> "3939:AL";
	"3859:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f1dfd0>",
		fillcolor=springgreen,
		label="3859:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3860:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ea3d50>",
		fillcolor=turquoise,
		label="3860:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3859:IF" -> "3860:BL"	 [cond="['rx_data_valid_r']",
		label=rx_data_valid_r,
		lineno=3859];
	"Leaf_3746:AL"	 [def_var="['mack_r']",
		label="Leaf_3746:AL"];
	"Leaf_3746:AL" -> "3735:AS";
	"Leaf_3746:AL" -> "3821:AS";
	"Leaf_3746:AL" -> "3944:AL";
	"3911:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5eb99d0>",
		def_var="['fill_buf1']",
		fillcolor=deepskyblue,
		label="3911:AS
fill_buf1 = adr_cw[0] & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw', 'mack_r']"];
	"Leaf_3746:AL" -> "3911:AS";
	"Leaf_3746:AL" -> "3807:AS";
	"3910:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5eb9710>",
		def_var="['fill_buf0']",
		fillcolor=deepskyblue,
		label="3910:AS
fill_buf0 = !adr_cw[0] & mack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cw', 'mack_r']"];
	"Leaf_3746:AL" -> "3910:AS";
	"3905:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3f50>",
		fillcolor=cadetblue,
		label="3905:BS
tx_data_st = rd_buf1[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"3905:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3853:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1da90>",
		fillcolor=firebrick,
		label="3853:NS
dtmp_sel_r <= dtmp_sel;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1da90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3853:NS" -> "Leaf_3852:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3832:AL"	 [def_var="['sizu_c']",
		label="Leaf_3832:AL"];
	"Leaf_3832:AL" -> "3832:AL";
	"3799:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f13210>",
		fillcolor=firebrick,
		label="3799:NS
adr_cb <= adr[2:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f13210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3799:NS" -> "Leaf_3795:AL"	 [cond="[]",
		lineno=None];
	"4116:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3968:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ec9350>",
		fillcolor=aquamarine,
		label="3968:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"3968:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3795:AL" -> "3802:AL";
	"Leaf_3795:AL" -> "3867:AL";
	"3913:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5eb9c50>",
		def_var="['adrb_is_3']",
		fillcolor=deepskyblue,
		label="3913:AS
adrb_is_3 = adr_cb[1:0] == 2'h3;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr_cb']"];
	"Leaf_3795:AL" -> "3913:AS";
	"Leaf_3795:AL" -> "3877:AL";
	"Leaf_3795:AL" -> "3856:AL";
	"4077:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5edab10>",
		fillcolor=aquamarine,
		label="4077:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4077:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4000:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ecf6d0>",
		fillcolor=turquoise,
		label="4000:BL
dtmp_sel = 1'b1;
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf850>]",
		style=filled,
		typ=Block];
	"4000:BL" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4101:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0bd0>",
		fillcolor=cadetblue,
		label="4101:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"4101:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4038:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ed4610>",
		fillcolor=aquamarine,
		label="4038:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4038:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3804:BS" -> "Leaf_3802:AL"	 [cond="[]",
		lineno=None];
	"4047:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eda150>",
		fillcolor=springgreen,
		label="4047:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4047:IF" -> "4049:IF"	 [cond="['wr_last']",
		label="!(wr_last)",
		lineno=4047];
	"4047:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda110>",
		fillcolor=cadetblue,
		label="4047:BS
next_state = MEM_WR2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda110>]",
		style=filled,
		typ=BlockingSubstitution];
	"4047:IF" -> "4047:BS"	 [cond="['wr_last']",
		label=wr_last,
		lineno=4047];
	"3992:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec9f90>",
		fillcolor=springgreen,
		label="3992:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3992:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ec9ed0>",
		fillcolor=aquamarine,
		label="3992:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"3992:IF" -> "3992:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=3992];
	"3947:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec3b10>",
		fillcolor=turquoise,
		label="3947:BL
next_state = state;
mreq_d = 1'b0;
mwe_d = 1'b0;
rd_first = 1'b0;
dtmp_sel = 1'b0;
wr_last_en = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec3490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec35d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec3710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec3850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec3990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec3ad0>]",
		style=filled,
		typ=Block];
	"3955:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f13b5ee0ed0>",
		fillcolor=linen,
		label="3955:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"3947:BL" -> "3955:CS"	 [cond="[]",
		lineno=None];
	"3857:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f1de50>",
		fillcolor=springgreen,
		label="3857:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3857:IF" -> "3859:IF"	 [cond="['dtmp_sel_r']",
		label="!(dtmp_sel_r)",
		lineno=3857];
	"3857:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1de10>",
		fillcolor=firebrick,
		label="3857:NS
dtmp_r <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1de10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3857:IF" -> "3857:NS"	 [cond="['dtmp_sel_r']",
		label=dtmp_sel_r,
		lineno=3857];
	"3764:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f037d0>",
		fillcolor=firebrick,
		label="3764:NS
rx_data_done_r2 <= rx_data_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f037d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3763:AL"	 [def_var="['rx_data_done_r2']",
		label="Leaf_3763:AL"];
	"3764:NS" -> "Leaf_3763:AL"	 [cond="[]",
		lineno=None];
	"3778:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f074d0>",
		fillcolor=firebrick,
		label="3778:NS
adr_cw <= adr[SSRAM_HADR+2:2];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f074d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3777:AL"	 [def_var="['adr_cw']",
		label="Leaf_3777:AL"];
	"3778:NS" -> "Leaf_3777:AL"	 [cond="[]",
		lineno=None];
	"4095:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ee0590>",
		fillcolor=aquamarine,
		label="4095:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4095:IF" -> "4095:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=4095];
	"3785:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f0d350>",
		fillcolor=springgreen,
		label="3785:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3784:AL" -> "3785:IF"	 [cond="[]",
		lineno=None];
	"3922:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ebe2d0>",
		fillcolor=springgreen,
		label="3922:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3922:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebe290>",
		fillcolor=firebrick,
		label="3922:NS
send_data_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebe290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3922:IF" -> "3922:NS"	 [cond="['rd_first']",
		label=rd_first,
		lineno=3922];
	"3924:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ebe510>",
		fillcolor=springgreen,
		label="3924:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3922:IF" -> "3924:IF"	 [cond="['rd_first']",
		label="!(rd_first)",
		lineno=3922];
	"3789:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d9d0>",
		fillcolor=cadetblue,
		label="3789:BS
adrw_next = adr_cw + { { SSRAM_HADR{ 1'b0 } }, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3789:IF" -> "3789:BS"	 [cond="['adr_incw']",
		label=adr_incw,
		lineno=3789];
	"3790:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0db90>",
		fillcolor=cadetblue,
		label="3790:BS
adrw_next = adr_cw;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0db90>]",
		style=filled,
		typ=BlockingSubstitution];
	"3789:IF" -> "3790:BS"	 [cond="['adr_incw']",
		label="!(adr_incw)",
		lineno=3789];
	"3813:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f13d50>",
		clk_sens=True,
		fillcolor=gold,
		label="3813:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['siz_dec', 'sizd_c', 'tx_dma_en_r', 'rst', 'tx_dma_en', 'size']"];
	"3821:AS" -> "3813:AL";
	"3898:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eaee50>",
		clk_sens=False,
		fillcolor=gold,
		label="3898:AL",
		sens="['adrb_next', 'rd_buf0', 'rd_buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrb_next', 'rd_buf1', 'rd_buf0']"];
	"Leaf_3802:AL" -> "3898:AL";
	"Leaf_3802:AL" -> "3795:AL";
	"3839:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d510>",
		fillcolor=firebrick,
		label="3839:NS
sizu_c <= sizu_c + 11'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3839:NS" -> "Leaf_3832:AL"	 [cond="[]",
		lineno=None];
	"3799:IF" -> "3799:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="(rx_dma_en_r || tx_dma_en_r)",
		lineno=3799];
	"3800:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f133d0>",
		fillcolor=firebrick,
		label="3800:NS
adr_cb <= adrb_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f133d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3799:IF" -> "3800:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="!((rx_dma_en_r || tx_dma_en_r))",
		lineno=3799];
	"3991:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ec9d50>",
		fillcolor=aquamarine,
		label="3991:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"3991:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3939:AL"	 [def_var="['state']",
		label="Leaf_3939:AL"];
	"3941:NS" -> "Leaf_3939:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3939:AL" -> "3944:AL";
	"3956:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ec3c90>",
		fillcolor=lightcyan,
		label="3956:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3957:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec9790>",
		fillcolor=turquoise,
		label="3957:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3956:CA" -> "3957:BL"	 [cond="[]",
		lineno=None];
	"3826:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18b90>",
		fillcolor=firebrick,
		label="3826:NS
sizd_is_zero <= sizd_is_zero_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3825:AL"	 [def_var="['sizd_is_zero']",
		label="Leaf_3825:AL"];
	"3826:NS" -> "Leaf_3825:AL"	 [cond="[]",
		lineno=None];
	"3957:BL" -> "3973:IF"	 [cond="[]",
		lineno=None];
	"3964:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec3dd0>",
		fillcolor=springgreen,
		label="3964:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3957:BL" -> "3964:IF"	 [cond="[]",
		lineno=None];
	"3977:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec99d0>",
		fillcolor=springgreen,
		label="3977:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3957:BL" -> "3977:IF"	 [cond="[]",
		lineno=None];
	"3744:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efe910>",
		fillcolor=firebrick,
		label="3744:NS
mwe <= mwe_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efe910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3743:AL"	 [def_var="['mwe']",
		label="Leaf_3743:AL"];
	"3744:NS" -> "Leaf_3743:AL"	 [cond="[]",
		lineno=None];
	"4053:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5eda650>",
		fillcolor=turquoise,
		label="4053:BL
mwe_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eda590>]",
		style=filled,
		typ=Block];
	"4053:BL" -> "4060:IF"	 [cond="[]",
		lineno=None];
	"4053:BL" -> "4065:IF"	 [cond="[]",
		lineno=None];
	"3906:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb9250>",
		fillcolor=cadetblue,
		label="3906:BS
tx_data_st = rd_buf1[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb9250>]",
		style=filled,
		typ=BlockingSubstitution];
	"3906:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3944:AL" -> "3947:BL"	 [cond="[]",
		lineno=None];
	"3875:IF" -> "3875:NS"	 [cond="['word_done']",
		label=word_done,
		lineno=3875];
	"4015:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ecfb10>",
		fillcolor=aquamarine,
		label="4015:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4015:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3786:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d4d0>",
		fillcolor=cadetblue,
		label="3786:BS
adrw_next1 = adrw_next;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d4d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3785:IF" -> "3786:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="!(((adrw_next == last_buf_adr) && dma_en))",
		lineno=3785];
	"3785:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d2d0>",
		fillcolor=cadetblue,
		label="3785:BS
adrw_next1 = { SSRAM_HADR + 1{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5f0d2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3785:IF" -> "3785:BS"	 [cond="['adrw_next', 'last_buf_adr', 'dma_en']",
		label="((adrw_next == last_buf_adr) && dma_en)",
		lineno=3785];
	"3800:NS" -> "Leaf_3795:AL"	 [cond="[]",
		lineno=None];
	"3913:AS" -> "3944:AL";
	"4115:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5e65350>",
		fillcolor=aquamarine,
		label="4115:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4115:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3825:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f18890>",
		clk_sens=True,
		fillcolor=gold,
		label="3825:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sizd_is_zero_d']"];
	"3825:AL" -> "3826:NS"	 [cond="[]",
		lineno=None];
	"3998:IF" -> "4000:BL"	 [cond="['mack_r']",
		label="!(mack_r)",
		lineno=3998];
	"3998:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf550>",
		fillcolor=cadetblue,
		label="3998:BS
next_state = MEM_WR;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecf550>]",
		style=filled,
		typ=BlockingSubstitution];
	"3998:IF" -> "3998:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=3998];
	"4045:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed4e50>",
		fillcolor=cadetblue,
		label="4045:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ed4e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"4045:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3819:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18550>",
		fillcolor=firebrick,
		label="3819:NS
sizd_c <= sizd_c - 14'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f18550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3819:IF" -> "3819:NS"	 [cond="['siz_dec']",
		label=siz_dec,
		lineno=3819];
	"3942:NS" -> "Leaf_3939:AL"	 [cond="[]",
		lineno=None];
	"3770:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f03ad0>",
		clk_sens=True,
		fillcolor=gold,
		label="3770:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_dma_en']"];
	"3771:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03cd0>",
		fillcolor=firebrick,
		label="3771:NS
rx_dma_en_r <= rx_dma_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f03cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3770:AL" -> "3771:NS"	 [cond="[]",
		lineno=None];
	"4037:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ed44d0>",
		fillcolor=aquamarine,
		label="4037:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4037:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3904:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3c90>",
		fillcolor=cadetblue,
		label="3904:BS
tx_data_st = rd_buf1[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"3904:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3920:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eb9f90>",
		fillcolor=springgreen,
		label="3920:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3918:AL" -> "3920:IF"	 [cond="[]",
		lineno=None];
	"3964:IF" -> "3965:BL"	 [cond="['rst']",
		label=rst,
		lineno=3964];
	"4076:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5edab50>",
		fillcolor=springgreen,
		label="4076:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4076:IF" -> "4076:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=4076];
	"3778:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f07590>",
		fillcolor=springgreen,
		label="3778:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3777:AL" -> "3778:IF"	 [cond="[]",
		lineno=None];
	"4039:IF" -> "4039:SS"	 [cond="['wr_done']",
		label="(wr_done === 1'bx)",
		lineno=4039];
	"3837:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d210>",
		fillcolor=firebrick,
		label="3837:NS
sizu_c <= 11'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3837:IF" -> "3837:NS"	 [cond="['rx_dma_en_r']",
		label=rx_dma_en_r,
		lineno=3837];
	"3839:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5f1d390>",
		fillcolor=springgreen,
		label="3839:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3837:IF" -> "3839:IF"	 [cond="['rx_dma_en_r']",
		label="!(rx_dma_en_r)",
		lineno=3837];
	"3878:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9dd0>",
		fillcolor=firebrick,
		label="3878:NS
wr_last <= (adr_cb[1:0] != 2'h0) & !rx_data_valid_r & wr_last_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3878:NS" -> "Leaf_3877:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3760:AL"	 [def_var="['rx_data_done_r']",
		label="Leaf_3760:AL"];
	"3880:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eae050>",
		clk_sens=True,
		fillcolor=gold,
		label="3880:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r']"];
	"Leaf_3760:AL" -> "3880:AL";
	"3844:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f1d290>",
		clk_sens=True,
		fillcolor=gold,
		label="3844:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r', 'sizd_is_zero_d']"];
	"Leaf_3760:AL" -> "3844:AL";
	"3763:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f03550>",
		clk_sens=True,
		fillcolor=gold,
		label="3763:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r']"];
	"Leaf_3760:AL" -> "3763:AL";
	"4007:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ecfdd0>",
		fillcolor=turquoise,
		label="4007:BL
mwe_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ecfd10>]",
		style=filled,
		typ=Block];
	"4007:BL" -> "4020:IF"	 [cond="[]",
		lineno=None];
	"4007:BL" -> "4014:IF"	 [cond="[]",
		lineno=None];
	"4015:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ecfcd0>",
		fillcolor=springgreen,
		label="4015:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4007:BL" -> "4015:IF"	 [cond="[]",
		lineno=None];
	"3881:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae290>",
		fillcolor=firebrick,
		label="3881:NS
wr_done_r <= rx_data_done_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3881:NS" -> "Leaf_3880:AL"	 [cond="[]",
		lineno=None];
	"3880:AL" -> "3881:NS"	 [cond="[]",
		lineno=None];
	"3823:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5f188d0>",
		def_var="['sizd_is_zero_d']",
		fillcolor=deepskyblue,
		label="3823:AS
sizd_is_zero_d = sizd_c == 14'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sizd_c']"];
	"3823:AS" -> "3825:AL";
	"3823:AS" -> "3918:AL";
	"3823:AS" -> "3844:AL";
	"Leaf_3856:AL" -> "3874:AL";
	"4052:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ed4e10>",
		fillcolor=lightcyan,
		label="4052:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4052:CA" -> "4053:BL"	 [cond="[]",
		lineno=None];
	"Leaf_3788:AL"	 [def_var="['adrw_next']",
		label="Leaf_3788:AL"];
	"3789:BS" -> "Leaf_3788:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3813:AL"	 [def_var="['sizd_c']",
		label="Leaf_3813:AL"];
	"3815:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
	"3861:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ea33d0>",
		fillcolor=springgreen,
		label="3861:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3861:IF" -> "3861:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h0)",
		lineno=3861];
	"3895:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eaea10>",
		clk_sens=True,
		fillcolor=gold,
		label="3895:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['mdin', 'fill_buf1']"];
	"3896:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eae950>",
		fillcolor=springgreen,
		label="3896:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3895:AL" -> "3896:IF"	 [cond="[]",
		lineno=None];
	"3743:AL" -> "3744:NS"	 [cond="[]",
		lineno=None];
	"3920:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eb9fd0>",
		fillcolor=firebrick,
		label="3920:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eb9fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3918:AL"	 [def_var="['send_data_r']",
		label="Leaf_3918:AL"];
	"3920:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3907:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb9510>",
		fillcolor=cadetblue,
		label="3907:BS
tx_data_st = rd_buf1[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb9510>]",
		style=filled,
		typ=BlockingSubstitution];
	"3907:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3778:IF" -> "3778:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="(rx_dma_en_r || tx_dma_en_r)",
		lineno=3778];
	"3779:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f076d0>",
		fillcolor=firebrick,
		label="3779:NS
adr_cw <= adrw_next1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f076d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3778:IF" -> "3779:NS"	 [cond="['rx_dma_en_r', 'tx_dma_en_r']",
		label="!((rx_dma_en_r || tx_dma_en_r))",
		lineno=3778];
	"4096:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ee06d0>",
		fillcolor=aquamarine,
		label="4096:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"4096:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4023:BL" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4106:BL" -> "4116:IF"	 [cond="[]",
		lineno=None];
	"4106:BL" -> "4114:IF"	 [cond="[]",
		lineno=None];
	"4115:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5e65590>",
		fillcolor=springgreen,
		label="4115:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4106:BL" -> "4115:IF"	 [cond="[]",
		lineno=None];
	"4120:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5e659d0>",
		fillcolor=springgreen,
		label="4120:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4106:BL" -> "4120:IF"	 [cond="[]",
		lineno=None];
	"4113:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0f90>",
		fillcolor=springgreen,
		label="4113:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4106:BL" -> "4113:IF"	 [cond="[]",
		lineno=None];
	"3757:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5efef50>",
		clk_sens=True,
		fillcolor=gold,
		label="3757:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_st']"];
	"3758:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f031d0>",
		fillcolor=firebrick,
		label="3758:NS
rx_data_st_r <= rx_data_st;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f031d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3757:AL" -> "3758:NS"	 [cond="[]",
		lineno=None];
	"3899:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f13b5eb92d0>",
		fillcolor=linen,
		label="3899:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"3899:CS" -> "3903:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3900:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eaefd0>",
		fillcolor=lightcyan,
		label="3900:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3900:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3902:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb3590>",
		fillcolor=lightcyan,
		label="3902:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3902:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3901:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb3310>",
		fillcolor=lightcyan,
		label="3901:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3901:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3907:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb9390>",
		fillcolor=lightcyan,
		label="3907:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3907:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3906:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb90d0>",
		fillcolor=lightcyan,
		label="3906:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3906:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3905:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb3dd0>",
		fillcolor=lightcyan,
		label="3905:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3905:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3904:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eb3b10>",
		fillcolor=lightcyan,
		label="3904:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3904:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"4101:IF" -> "4103:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=4101];
	"4101:IF" -> "4101:BS"	 [cond="['abort']",
		label=abort,
		lineno=4101];
	"3920:IF" -> "3922:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3920];
	"3920:IF" -> "3920:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3920];
	"3779:NS" -> "Leaf_3777:AL"	 [cond="[]",
		lineno=None];
	"4047:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3747:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efebd0>",
		fillcolor=firebrick,
		label="3747:NS
mack_r <= mreq & mack;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5efebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3746:AL" -> "3747:NS"	 [cond="[]",
		lineno=None];
	"Leaf_3844:AL"	 [def_var="['idma_done']",
		label="Leaf_3844:AL"];
	"3967:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3978:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec9890>",
		fillcolor=turquoise,
		label="3978:BL
next_state = MEM_RD1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ec9b10>]",
		style=filled,
		typ=Block];
	"3978:BL" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4037:IF" -> "4037:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=4037];
	"3901:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3490>",
		fillcolor=cadetblue,
		label="3901:BS
tx_data_st = rd_buf0[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3490>]",
		style=filled,
		typ=BlockingSubstitution];
	"3901:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"4014:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3852:AL" -> "3853:NS"	 [cond="[]",
		lineno=None];
	"Leaf_3773:AL"	 [def_var="['send_zero_length_r']",
		label="Leaf_3773:AL"];
	"Leaf_3773:AL" -> "3926:AS";
	"Leaf_3773:AL" -> "3944:AL";
	"3877:AL" -> "3878:NS"	 [cond="[]",
		lineno=None];
	"3896:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eaeb90>",
		fillcolor=firebrick,
		label="3896:NS
rd_buf1 <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eaeb90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3895:AL"	 [def_var="['rd_buf1']",
		label="Leaf_3895:AL"];
	"3896:NS" -> "Leaf_3895:AL"	 [cond="[]",
		lineno=None];
	"3900:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3190>",
		fillcolor=cadetblue,
		label="3900:BS
tx_data_st = rd_buf0[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5eb3190>]",
		style=filled,
		typ=BlockingSubstitution];
	"3900:CA" -> "3900:BS"	 [cond="[]",
		lineno=None];
	"3911:AS" -> "3895:AL";
	"3807:AS" -> "3788:AL";
	"3966:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f13b5ec3f50>",
		fillcolor=aquamarine,
		label="3966:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"3966:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3767:AL" -> "3944:AL";
	"Leaf_3767:AL" -> "3777:AL";
	"Leaf_3767:AL" -> "3813:AL";
	"Leaf_3767:AL" -> "3795:AL";
	"3898:AL" -> "3899:CS"	 [cond="[]",
		lineno=None];
	"3760:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f03250>",
		clk_sens=True,
		fillcolor=gold,
		label="3760:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done']"];
	"3761:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f034d0>",
		fillcolor=firebrick,
		label="3761:NS
rx_data_done_r <= rx_data_done;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f034d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3760:AL" -> "3761:NS"	 [cond="[]",
		lineno=None];
	"4045:IF" -> "4047:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=4045];
	"4045:IF" -> "4045:BS"	 [cond="['abort']",
		label=abort,
		lineno=4045];
	"3977:IF" -> "3978:BL"	 [cond="['tx_dma_en_r', 'abort', 'send_zero_length_r']",
		label="(tx_dma_en_r && !abort && !send_zero_length_r)",
		lineno=3977];
	"3856:AL" -> "3857:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3784:AL"	 [def_var="['adrw_next1']",
		label="Leaf_3784:AL"];
	"3786:BS" -> "Leaf_3784:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3867:AL" -> "3874:AL";
	"3870:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5ea9490>",
		clk_sens=True,
		fillcolor=gold,
		label="3870:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['word_done', 'word_done_r']"];
	"Leaf_3867:AL" -> "3870:AL";
	"3857:NS" -> "Leaf_3856:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3777:AL" -> "3788:AL";
	"Leaf_3777:AL" -> "3741:AS";
	"Leaf_3777:AL" -> "3911:AS";
	"Leaf_3777:AL" -> "3910:AS";
	"3896:IF" -> "3896:NS"	 [cond="['fill_buf1']",
		label=fill_buf1,
		lineno=3896];
	"4068:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5eda790>",
		fillcolor=lightcyan,
		label="4068:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4069:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5edac50>",
		fillcolor=turquoise,
		label="4069:BL
mreq_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5edadd0>]",
		style=filled,
		typ=Block];
	"4068:CA" -> "4069:BL"	 [cond="[]",
		lineno=None];
	"3845:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d810>",
		fillcolor=firebrick,
		label="3845:NS
idma_done <= rx_data_done_r | sizd_is_zero_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5f1d810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3845:NS" -> "Leaf_3844:AL"	 [cond="[]",
		lineno=None];
	"3903:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"4083:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ee0250>",
		fillcolor=springgreen,
		label="4083:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4083:IF" -> "4085:IF"	 [cond="['abort']",
		label="!(abort)",
		lineno=4083];
	"4083:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0210>",
		fillcolor=cadetblue,
		label="4083:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0210>]",
		style=filled,
		typ=BlockingSubstitution];
	"4083:IF" -> "4083:BS"	 [cond="['abort']",
		label=abort,
		lineno=4083];
	"3781:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5f07150>",
		clk_sens=True,
		fillcolor=gold,
		label="3781:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adr', 'buf_size']"];
	"3781:AL" -> "3782:NS"	 [cond="[]",
		lineno=None];
	"4082:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5edaf10>",
		fillcolor=springgreen,
		label="4082:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4082:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0050>",
		fillcolor=cadetblue,
		label="4082:BS
rd_first = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5ee0050>]",
		style=filled,
		typ=BlockingSubstitution];
	"4082:IF" -> "4082:BS"	 [cond="['mack_r']",
		label=mack_r,
		lineno=4082];
	"3832:AL" -> "3834:IF"	 [cond="[]",
		lineno=None];
	"3998:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3790:BS" -> "Leaf_3788:AL"	 [cond="[]",
		lineno=None];
	"3968:IF" -> "3968:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=3968];
	"3844:AL" -> "3845:NS"	 [cond="[]",
		lineno=None];
	"3761:NS" -> "Leaf_3760:AL"	 [cond="[]",
		lineno=None];
	"3837:NS" -> "Leaf_3832:AL"	 [cond="[]",
		lineno=None];
	"3813:AL" -> "3815:IF"	 [cond="[]",
		lineno=None];
	"3984:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5ec9c50>",
		fillcolor=turquoise,
		label="3984:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3984:BL" -> "3996:IF"	 [cond="[]",
		lineno=None];
	"3984:BL" -> "3992:IF"	 [cond="[]",
		lineno=None];
	"3991:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ec9f10>",
		fillcolor=springgreen,
		label="3991:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3984:BL" -> "3991:IF"	 [cond="[]",
		lineno=None];
	"3883:AL" -> "3884:NS"	 [cond="[]",
		lineno=None];
	"4060:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3924:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebe6d0>",
		fillcolor=firebrick,
		label="3924:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ebe6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3924:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3747:NS" -> "Leaf_3746:AL"	 [cond="[]",
		lineno=None];
	"4069:BL" -> "4076:IF"	 [cond="[]",
		lineno=None];
	"4069:BL" -> "4083:IF"	 [cond="[]",
		lineno=None];
	"4069:BL" -> "4082:IF"	 [cond="[]",
		lineno=None];
	"4077:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5edad90>",
		fillcolor=springgreen,
		label="4077:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4069:BL" -> "4077:IF"	 [cond="[]",
		lineno=None];
	"Leaf_3825:AL" -> "3944:AL";
	"4087:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ee0290>",
		fillcolor=lightcyan,
		label="4087:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4087:CA" -> "4088:BL"	 [cond="[]",
		lineno=None];
	"3834:NS" -> "Leaf_3832:AL"	 [cond="[]",
		lineno=None];
	"3991:IF" -> "3991:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=3991];
	"3902:CA" -> "3902:BS"	 [cond="[]",
		lineno=None];
	"3785:BS" -> "Leaf_3784:AL"	 [cond="[]",
		lineno=None];
	"3758:NS" -> "Leaf_3757:AL"	 [cond="[]",
		lineno=None];
	"3966:IF" -> "3966:SS"	 [cond="['rx_dma_en_r']",
		label="(rx_dma_en_r === 1'bx)",
		lineno=3966];
	"3992:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3901:CA" -> "3901:BS"	 [cond="[]",
		lineno=None];
	"3839:IF" -> "3839:NS"	 [cond="['siz_inc']",
		label=siz_inc,
		lineno=3839];
	"3939:AL" -> "3941:IF"	 [cond="[]",
		lineno=None];
	"3893:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5eae650>",
		fillcolor=springgreen,
		label="3893:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3893:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae890>",
		fillcolor=firebrick,
		label="3893:NS
rd_buf0 <= mdin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5eae890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3893:IF" -> "3893:NS"	 [cond="['fill_buf0']",
		label=fill_buf0,
		lineno=3893];
	"Leaf_3918:AL" -> "3926:AS";
	"3922:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3862:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ea3810>",
		fillcolor=springgreen,
		label="3862:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3862:IF" -> "3862:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h1)",
		lineno=3862];
	"3892:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5eae710>",
		clk_sens=True,
		fillcolor=gold,
		label="3892:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['fill_buf0', 'mdin']"];
	"3910:AS" -> "3892:AL";
	"4115:IF" -> "4115:SS"	 [cond="['adrb_is_3']",
		label="(adrb_is_3 === 1'bx)",
		lineno=4115];
	"3860:BL" -> "3863:IF"	 [cond="[]",
		lineno=None];
	"3860:BL" -> "3861:IF"	 [cond="[]",
		lineno=None];
	"3860:BL" -> "3862:IF"	 [cond="[]",
		lineno=None];
	"3864:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5ea9050>",
		fillcolor=springgreen,
		label="3864:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3860:BL" -> "3864:IF"	 [cond="[]",
		lineno=None];
	"4120:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e65990>",
		fillcolor=cadetblue,
		label="4120:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e65990>]",
		style=filled,
		typ=BlockingSubstitution];
	"4120:IF" -> "4120:BS"	 [cond="['sizd_is_zero', 'abort']",
		label="(sizd_is_zero || abort)",
		lineno=4120];
	"4122:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5e65b90>",
		fillcolor=springgreen,
		label="4122:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"4120:IF" -> "4122:IF"	 [cond="['sizd_is_zero', 'abort']",
		label="!((sizd_is_zero || abort))",
		lineno=4120];
	"4120:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4006:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ecf350>",
		fillcolor=lightcyan,
		label="4006:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"4006:CA" -> "4007:BL"	 [cond="[]",
		lineno=None];
	"3907:CA" -> "3907:BS"	 [cond="[]",
		lineno=None];
	"3906:CA" -> "3906:BS"	 [cond="[]",
		lineno=None];
	"4122:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e65c90>",
		fillcolor=cadetblue,
		label="4122:BS
next_state = MEM_RD2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5e65c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"4122:IF" -> "4122:BS"	 [cond="['adrb_is_3', 'rd_next']",
		label="(adrb_is_3 && rd_next)",
		lineno=4122];
	"4077:IF" -> "4077:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=4077];
	"4122:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"4015:IF" -> "4015:SS"	 [cond="['rx_data_done_r2']",
		label="(rx_data_done_r2 === 1'bx)",
		lineno=4015];
	"3905:CA" -> "3905:BS"	 [cond="[]",
		lineno=None];
	"3806:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5f139d0>",
		def_var="['adr_incb']",
		fillcolor=deepskyblue,
		label="3806:AS
adr_incb = rx_data_valid_r | rd_next;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_data_valid_r', 'rd_next']"];
	"3806:AS" -> "3802:AL";
	"4114:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3774:NS" -> "Leaf_3773:AL"	 [cond="[]",
		lineno=None];
	"3863:NS" -> "Leaf_3856:AL"	 [cond="[]",
		lineno=None];
	"3771:NS" -> "Leaf_3770:AL"	 [cond="[]",
		lineno=None];
	"4113:IF" -> "4113:SS"	 [cond="['abort']",
		label="(abort === 1'bx)",
		lineno=4113];
	"4082:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3763:AL" -> "3944:AL";
	"3864:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9110>",
		fillcolor=firebrick,
		label="3864:NS
dtmp_r[31:24] <= rx_data_st_r;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5ea9110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3864:IF" -> "3864:NS"	 [cond="['adr_cb']",
		label="(adr_cb[1:0] == 2'h3)",
		lineno=3864];
	"3900:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3870:AL" -> "3871:NS"	 [cond="[]",
		lineno=None];
	"4096:IF" -> "4096:SS"	 [cond="['mack_r']",
		label="(mack_r === 1'bx)",
		lineno=4096];
	"4038:IF" -> "4038:SS"	 [cond="['wr_last']",
		label="(wr_last === 1'bx)",
		lineno=4038];
	"Leaf_3892:AL"	 [def_var="['rd_buf0']",
		label="Leaf_3892:AL"];
	"3893:NS" -> "Leaf_3892:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3784:AL" -> "3777:AL";
	"3996:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3892:AL" -> "3898:AL";
	"3892:AL" -> "3893:IF"	 [cond="[]",
		lineno=None];
	"3983:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5ec9bd0>",
		fillcolor=lightcyan,
		label="3983:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3983:CA" -> "3984:BL"	 [cond="[]",
		lineno=None];
	"3924:IF" -> "3924:NS"	 [cond="['sizd_c', 'rd_next', 'sizd_is_zero_d']",
		label="((sizd_c == 14'h1) && rd_next || sizd_is_zero_d)",
		lineno=3924];
	"3864:NS" -> "Leaf_3856:AL"	 [cond="[]",
		lineno=None];
	"3841:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5f1d1d0>",
		def_var="['siz_inc']",
		fillcolor=deepskyblue,
		label="3841:AS
siz_inc = rx_data_valid_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_data_valid_r']"];
	"3841:AS" -> "3832:AL";
	"Leaf_3754:AL" -> "3867:AL";
	"Leaf_3754:AL" -> "3877:AL";
	"Leaf_3754:AL" -> "3856:AL";
	"Leaf_3754:AL" -> "3806:AS";
	"Leaf_3754:AL" -> "3841:AS";
	"Leaf_3883:AL" -> "3944:AL";
	"Leaf_3870:AL" -> "3735:AS";
	"Leaf_3870:AL" -> "3870:AL";
	"3955:CS" -> "4105:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "4029:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "3956:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "4052:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "4068:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "4087:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "4006:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3955:CS" -> "3983:CA"	 [cond="['state']",
		label=state,
		lineno=3955];
	"3904:CA" -> "3904:BS"	 [cond="[]",
		lineno=None];
	"4095:SS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"Leaf_3895:AL" -> "3898:AL";
	"Leaf_3788:AL" -> "3784:AL";
	"Leaf_3813:AL" -> "3821:AS";
	"Leaf_3813:AL" -> "3918:AL";
	"Leaf_3813:AL" -> "3823:AS";
	"Leaf_3813:AL" -> "3813:AL";
	"3763:AL" -> "3764:NS"	 [cond="[]",
		lineno=None];
	"3819:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
	"4083:BS" -> "Leaf_3944:AL"	 [cond="[]",
		lineno=None];
	"3795:AL" -> "3797:IF"	 [cond="[]",
		lineno=None];
	"3817:NS" -> "Leaf_3813:AL"	 [cond="[]",
		lineno=None];
}
