Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  3 13:42:42 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file video_ethernet_timing_summary_routed.rpt -rpx video_ethernet_timing_summary_routed.rpx -warn_on_violation
| Design       : video_ethernet
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 475 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.244      -49.067                     15                14665       -0.762       -3.050                      4                14569        2.000        0.000                       0                  8971  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
cmos1_pclk  {0.000 5.952}        11.904          84.005          
cmos2_pclk  {0.000 5.952}        11.904          84.005          
e1_rx_clk   {0.000 4.000}        8.000           125.000         
e1_tx_clk   {0.000 4.000}        8.000           125.000         
e2_rx_clk   {0.000 4.000}        8.000           125.000         
e2_tx_clk   {0.000 4.000}        8.000           125.000         
e3_rx_clk   {0.000 4.000}        8.000           125.000         
e3_tx_clk   {0.000 4.000}        8.000           125.000         
e4_rx_clk   {0.000 4.000}        8.000           125.000         
e4_tx_clk   {0.000 4.000}        8.000           125.000         
sys_clk_p   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos1_pclk          3.504        0.000                      0                  790        0.357        0.000                      0                  790        5.098        0.000                       0                   476  
cmos2_pclk          3.504        0.000                      0                  790        0.357        0.000                      0                  790        5.098        0.000                       0                   476  
e1_rx_clk           1.628        0.000                      0                 3267        0.055        0.000                      0                 3267        3.146        0.000                       0                  2062  
e2_rx_clk           2.377        0.000                      0                 4318        0.072        0.000                      0                 4318        3.146        0.000                       0                  2885  
e3_rx_clk           2.220        0.000                      0                 3267        0.074        0.000                      0                 3267        3.146        0.000                       0                  2062  
e4_rx_clk           1.850        0.000                      0                 2022        0.058        0.000                      0                 2022        3.146        0.000                       0                  1219  
sys_clk_p           1.447        0.000                      0                  455        0.138        0.000                      0                  455        2.000        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cmos2_pclk    cmos1_pclk          3.604        0.000                      0                  790       -0.762       -3.050                      4                  790  
e1_rx_clk     cmos1_pclk          6.924        0.000                      0                   12                                                                        
e2_rx_clk     cmos1_pclk          7.019        0.000                      0                   12                                                                        
e3_rx_clk     cmos1_pclk          6.827        0.000                      0                   12                                                                        
e4_rx_clk     cmos1_pclk          6.524        0.000                      0                   12                                                                        
sys_clk_p     cmos1_pclk         -4.510      -28.318                      9                    9        0.525        0.000                      0                    9  
cmos1_pclk    cmos2_pclk          1.992        0.000                      0                  790        0.282        0.000                      0                  790  
e1_rx_clk     cmos2_pclk          6.924        0.000                      0                   12                                                                        
e2_rx_clk     cmos2_pclk          7.019        0.000                      0                   12                                                                        
e3_rx_clk     cmos2_pclk          6.827        0.000                      0                   12                                                                        
e4_rx_clk     cmos2_pclk          6.524        0.000                      0                   12                                                                        
sys_clk_p     cmos2_pclk         -5.244      -34.924                      9                    9        1.141        0.000                      0                    9  
cmos1_pclk    e1_rx_clk          10.802        0.000                      0                   12                                                                        
cmos2_pclk    e1_rx_clk          10.802        0.000                      0                   12                                                                        
sys_clk_p     e1_rx_clk          -3.945       -4.650                      2                    2        0.532        0.000                      0                    2  
cmos1_pclk    e2_rx_clk          10.823        0.000                      0                   12                                                                        
cmos2_pclk    e2_rx_clk          10.823        0.000                      0                   12                                                                        
e4_rx_clk     e2_rx_clk           4.093        0.000                      0                  293        0.116        0.000                      0                  293  
sys_clk_p     e2_rx_clk          -3.743       -4.743                      2                    2        0.683        0.000                      0                    2  
cmos1_pclk    e3_rx_clk          10.828        0.000                      0                   12                                                                        
cmos2_pclk    e3_rx_clk          10.828        0.000                      0                   12                                                                        
sys_clk_p     e3_rx_clk          -3.775       -4.750                      2                    2        0.626        0.000                      0                    2  
cmos1_pclk    e4_rx_clk          10.767        0.000                      0                   12                                                                        
cmos2_pclk    e4_rx_clk          10.767        0.000                      0                   12                                                                        
e2_rx_clk     e4_rx_clk           4.581        0.000                      0                   31        0.166        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e1_rx_clk          e1_rx_clk                6.043        0.000                      0                   64        0.432        0.000                      0                   64  
**async_default**  e2_rx_clk          e2_rx_clk                5.909        0.000                      0                   96        0.373        0.000                      0                   96  
**async_default**  e3_rx_clk          e3_rx_clk                6.226        0.000                      0                   64        0.407        0.000                      0                   64  
**async_default**  e4_rx_clk          e4_rx_clk                6.304        0.000                      0                   32        0.414        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.538ns (6.745%)  route 7.438ns (93.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 18.704 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          2.151    15.556    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.440    18.704    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.778    19.483    
                         clock uncertainty           -0.035    19.447    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    19.060    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.538ns (6.950%)  route 7.203ns (93.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.916    15.321    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.778    19.446    
                         clock uncertainty           -0.035    19.410    
    SLICE_X49Y40         FDRE (Setup_fdre_C_CE)      -0.168    19.242    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.778    19.446    
                         clock uncertainty           -0.035    19.410    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    19.242    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.778    19.446    
                         clock uncertainty           -0.035    19.410    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    19.242    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.778    19.446    
                         clock uncertainty           -0.035    19.410    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    19.242    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.778    19.444    
                         clock uncertainty           -0.035    19.408    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    19.240    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.240    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.778    19.444    
                         clock uncertainty           -0.035    19.408    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    19.240    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.240    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.778    19.444    
                         clock uncertainty           -0.035    19.408    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    19.240    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         19.240    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.778    19.444    
                         clock uncertainty           -0.035    19.408    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    19.240    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         19.240    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.538ns (7.170%)  route 6.965ns (92.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.678    15.083    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.778    19.444    
                         clock uncertainty           -0.035    19.408    
    SLICE_X49Y38         FDSE (Setup_fdse_C_CE)      -0.168    19.240    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.240    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.567     3.139    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.627 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.627    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.836     3.978    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.839     3.139    
    SLICE_X14Y115        FDRE (Hold_fdre_C_D)         0.131     3.270    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.560     3.132    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.620 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.620    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.830     3.972    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.840     3.132    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.131     3.263    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.601     3.173    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.661 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.661    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.874     4.016    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.843     3.173    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     3.304    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.048ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.631     3.204    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.692 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.692    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.906     4.048    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.844     3.204    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.131     3.335    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.128ns (10.851%)  route 1.052ns (89.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.597     3.169    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128     3.297 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=7, routed)           1.052     4.349    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     4.014    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism             -0.804     3.210    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.007     3.217    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.226ns (17.807%)  route 1.043ns (82.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.563     3.135    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     3.263 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           1.043     4.306    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y107        LUT5 (Prop_lut5_I3_O)        0.098     4.404 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.404    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.977    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.804     3.173    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.265    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.226ns (17.454%)  route 1.069ns (82.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.628     3.201    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.128     3.329 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           1.069     4.398    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.098     4.496 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.496    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.900     4.042    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.807     3.235    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     3.355    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.355    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.518%)  route 1.056ns (83.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.570     3.142    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     3.306 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          1.056     4.362    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.045     4.407 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     4.407    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.840     3.983    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.841     3.142    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.121     3.263    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.227ns (17.793%)  route 1.049ns (82.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.564     3.136    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.128     3.264 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           1.049     4.313    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X40Y107        LUT5 (Prop_lut5_I2_O)        0.099     4.412 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.412    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.977    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.804     3.173    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.265    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.226ns (17.622%)  route 1.057ns (82.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.804ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.598     3.170    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.128     3.298 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=7, routed)           1.057     4.355    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.098     4.453 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.453    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     4.014    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.804     3.210    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092     3.302    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  1.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos1_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos1_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y22   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y15   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X1Y21   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X1Y8    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         11.904      10.312     BUFGCTRL_X0Y2  cmos_select_inst/CLK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y152   camera_delay_inst/cmos_data_d0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y152   camera_delay_inst/cmos_data_d0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X44Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X44Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X2Y152   camera_delay_inst/cmos_data_d0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.538ns (6.745%)  route 7.438ns (93.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 17.971 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          2.151    14.678    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.440    17.971    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.634    18.604    
                         clock uncertainty           -0.035    18.569    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.182    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.182    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.538ns (6.950%)  route 7.203ns (93.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.916    14.443    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.634    18.568    
                         clock uncertainty           -0.035    18.532    
    SLICE_X49Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.364    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.634    18.568    
                         clock uncertainty           -0.035    18.532    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.364    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.634    18.568    
                         clock uncertainty           -0.035    18.532    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.364    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.634    18.568    
                         clock uncertainty           -0.035    18.532    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.364    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.634    18.566    
                         clock uncertainty           -0.035    18.530    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.362    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.634    18.566    
                         clock uncertainty           -0.035    18.530    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.362    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.634    18.566    
                         clock uncertainty           -0.035    18.530    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.362    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.634    18.566    
                         clock uncertainty           -0.035    18.530    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.362    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.538ns (7.170%)  route 6.965ns (92.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.678    14.205    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.634    18.566    
                         clock uncertainty           -0.035    18.530    
    SLICE_X49Y38         FDSE (Setup_fdse_C_CE)      -0.168    18.362    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.567     2.686    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.174 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.174    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.836     3.448    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.762     2.686    
    SLICE_X14Y115        FDRE (Hold_fdre_C_D)         0.131     2.817    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.766ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.601     2.720    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.208 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.208    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.874     3.486    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.766     2.720    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     2.851    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.631     2.751    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.239 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.239    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.906     3.518    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.767     2.751    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.131     2.882    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.560     2.679    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.167 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.167    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.830     3.442    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.763     2.679    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.131     2.810    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.128ns (10.851%)  route 1.052ns (89.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.597     2.716    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128     2.844 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=7, routed)           1.052     3.896    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     3.484    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism             -0.727     2.757    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.007     2.764    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.226ns (17.807%)  route 1.043ns (82.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.563     2.682    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     2.810 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           1.043     3.853    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y107        LUT5 (Prop_lut5_I3_O)        0.098     3.951 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     3.951    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.447    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.727     2.720    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     2.812    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.226ns (17.454%)  route 1.069ns (82.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.628     2.748    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.128     2.876 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           1.069     3.945    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.098     4.043 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.043    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.900     3.512    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.730     2.782    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     2.902    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.518%)  route 1.056ns (83.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.764ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.570     2.689    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     2.853 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          1.056     3.910    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.045     3.955 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     3.955    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.840     3.453    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.764     2.689    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.121     2.810    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.227ns (17.793%)  route 1.049ns (82.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.564     2.683    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.128     2.811 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           1.049     3.860    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X40Y107        LUT5 (Prop_lut5_I2_O)        0.099     3.959 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.447    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.727     2.720    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     2.812    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.226ns (17.622%)  route 1.057ns (82.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.598     2.717    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.128     2.845 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=7, routed)           1.057     3.902    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.098     4.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.000    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     3.484    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.727     2.757    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092     2.849    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  1.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos2_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos2_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y22   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y15   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X1Y21   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X1Y8    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         11.904      10.312     BUFGCTRL_X0Y2  cmos_select_inst/CLK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y152   camera_delay_inst/cmos_data_d0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y152   camera_delay_inst/cmos_data_d0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y153   camera_delay_inst/cmos_data_d0_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X44Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X44Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X14Y115  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X2Y90    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X50Y109  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X60Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X3Y129   camera_delay_inst/cmos_data_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X3Y129   camera_delay_inst/cmos_data_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.983ns (31.872%)  route 4.239ns (68.128%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 12.278 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.771 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.779    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.044 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.559    10.603    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4_n_6
    SLICE_X54Y124        LUT5 (Prop_lut5_I3_O)        0.250    10.853 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[29]_i_1/O
                         net (fo=1, routed)           0.000    10.853    mac_test1/mac_top0/icmp0/reply_checksum_tmp[29]_i_1_n_0
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.227    12.278    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[29]/C
                         clock pessimism              0.165    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)        0.074    12.481    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.921ns (32.144%)  route 4.055ns (67.856%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.771 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.779    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.979 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.375    10.355    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4_n_5
    SLICE_X57Y124        LUT5 (Prop_lut5_I3_O)        0.253    10.608 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    10.608    mac_test1/mac_top0/icmp0/reply_checksum_tmp[30]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.229    12.280    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[30]/C
                         clock pessimism              0.165    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X57Y124        FDCE (Setup_fdce_C_D)        0.032    12.441    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.985ns (33.383%)  route 3.961ns (66.617%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.771 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.779    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.039 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.281    10.321    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4_n_4
    SLICE_X57Y124        LUT5 (Prop_lut5_I3_O)        0.257    10.578 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    10.578    mac_test1/mac_top0/icmp0/reply_checksum_tmp[31]_i_2_n_0
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.229    12.280    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]/C
                         clock pessimism              0.165    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X57Y124        FDCE (Setup_fdce_C_D)        0.032    12.441    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.897ns (31.732%)  route 4.081ns (68.268%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 12.278 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.771 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.779    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.959 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.401    10.361    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4_n_7
    SLICE_X54Y124        LUT5 (Prop_lut5_I3_O)        0.249    10.610 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000    10.610    mac_test1/mac_top0/icmp0/reply_checksum_tmp[28]_i_1_n_0
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.227    12.278    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[28]/C
                         clock pessimism              0.165    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)        0.074    12.481    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.787ns (30.144%)  route 4.141ns (69.856%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 12.281 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.840 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.469    10.310    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_6
    SLICE_X57Y123        LUT5 (Prop_lut5_I3_O)        0.250    10.560 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[21]_i_1/O
                         net (fo=1, routed)           0.000    10.560    mac_test1/mac_top0/icmp0/reply_checksum_tmp[21]_i_1_n_0
    SLICE_X57Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.230    12.281    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[21]/C
                         clock pessimism              0.165    12.445    
                         clock uncertainty           -0.035    12.410    
    SLICE_X57Y123        FDCE (Setup_fdce_C_D)        0.032    12.442    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.694ns (28.746%)  route 4.199ns (71.254%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 12.279 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.533     8.598    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X56Y120        LUT2 (Prop_lut2_I0_O)        0.105     8.703 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     8.703    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]_1[1]
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.147 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.247 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.247    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.347 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.347    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.609 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.666    10.274    mac_test1/mac_top0/icmp0/checksum_adder18_return[26]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.250    10.524 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000    10.524    mac_test1/mac_top0/icmp0/reply_checksum_tmp[26]_i_1_n_0
    SLICE_X53Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.228    12.279    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[26]/C
                         clock pessimism              0.165    12.443    
                         clock uncertainty           -0.035    12.408    
    SLICE_X53Y123        FDCE (Setup_fdce_C_D)        0.032    12.440    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.887ns (31.845%)  route 4.039ns (68.155%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 12.278 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.933 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.367    10.300    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_4
    SLICE_X54Y124        LUT5 (Prop_lut5_I3_O)        0.257    10.557 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000    10.557    mac_test1/mac_top0/icmp0/reply_checksum_tmp[27]_i_1_n_0
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.227    12.278    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]/C
                         clock pessimism              0.165    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)        0.076    12.483    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.885ns (32.498%)  route 3.915ns (67.502%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.938 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.243    10.182    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_6
    SLICE_X57Y124        LUT5 (Prop_lut5_I3_O)        0.250    10.432 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000    10.432    mac_test1/mac_top0/icmp0/reply_checksum_tmp[25]_i_1_n_0
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.229    12.280    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[25]/C
                         clock pessimism              0.165    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X57Y124        FDCE (Setup_fdce_C_D)        0.030    12.439    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.789ns (30.977%)  route 3.986ns (69.023%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 12.279 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.835 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.314    10.150    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_4
    SLICE_X53Y123        LUT5 (Prop_lut5_I3_O)        0.257    10.407 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000    10.407    mac_test1/mac_top0/icmp0/reply_checksum_tmp[23]_i_1_n_0
    SLICE_X53Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.228    12.279    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y123        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]/C
                         clock pessimism              0.165    12.443    
                         clock uncertainty           -0.035    12.408    
    SLICE_X53Y123        FDCE (Setup_fdce_C_D)        0.030    12.438    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.799ns (30.993%)  route 4.006ns (69.007%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 12.278 - 8.000 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.422     4.632    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y122         FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDCE (Prop_fdce_C_Q)         0.433     5.065 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          3.672     8.736    mac_test1/mac_top0/icmp0/Q[4]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.105     8.841 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     8.841    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_1[0]
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.281 r  mac_test1/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.281    mac_test1/mac_top0/icmp0/mac_rx_data_d2_reg[7]_5[0]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.379 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.379    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.477 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.575 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.575    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.673 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.673    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.853 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.334    10.187    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_7
    SLICE_X54Y124        LUT5 (Prop_lut5_I3_O)        0.249    10.436 r  mac_test1/mac_top0/icmp0/reply_checksum_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000    10.436    mac_test1/mac_top0/icmp0/reply_checksum_tmp[24]_i_1_n_0
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.227    12.278    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[24]/C
                         clock pessimism              0.165    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)        0.072    12.479    mac_test1/mac_top0/icmp0/reply_checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  2.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/icmp0/check_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/checkout_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.294%)  route 0.206ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.554     1.476    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  mac_test1/mac_top0/icmp0/check_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.128     1.604 r  mac_test1/mac_top0/icmp0/check_out_reg[11]/Q
                         net (fo=3, routed)           0.206     1.810    mac_test1/mac_top0/icmp0/check_out_reg_n_0_[11]
    SLICE_X55Y115        FDCE                                         r  mac_test1/mac_top0/icmp0/checkout_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.822     1.989    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X55Y115        FDCE                                         r  mac_test1/mac_top0/icmp0/checkout_buf_reg[11]/C
                         clock pessimism             -0.251     1.739    
    SLICE_X55Y115        FDCE (Hold_fdce_C_D)         0.016     1.755    mac_test1/mac_top0/icmp0/checkout_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  mac_test1/wait_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    mac_test1/wait_cnt_reg[12]_i_1_n_7
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[12]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.058 r  mac_test1/wait_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    mac_test1/wait_cnt_reg[12]_i_1_n_5
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[14]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.083 r  mac_test1/wait_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.083    mac_test1/wait_cnt_reg[12]_i_1_n_6
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[13]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.083 r  mac_test1/wait_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    mac_test1/wait_cnt_reg[12]_i_1_n_4
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  mac_test1/wait_cnt_reg[15]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.594     1.516    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y112         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     1.710    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X6Y112         LUT3 (Prop_lut3_I0_O)        0.045     1.755 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.755    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.031    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y112         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.650    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.394ns (69.557%)  route 0.172ns (30.443%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.032 r  mac_test1/wait_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.032    mac_test1/wait_cnt_reg[12]_i_1_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.086 r  mac_test1/wait_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.086    mac_test1/wait_cnt_reg[16]_i_1_n_7
    SLICE_X4Y151         FDCE                                         r  mac_test1/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y151         FDCE                                         r  mac_test1/wait_cnt_reg[16]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.349%)  route 0.123ns (46.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.566     1.488    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X9Y112         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.123     1.752    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X10Y112        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.836     2.003    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X10Y112        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.641    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mac_test1/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/wait_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.405ns (70.137%)  route 0.172ns (29.863%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.598     1.520    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  mac_test1/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  mac_test1/wait_cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.833    mac_test1/wait_cnt_reg__0[11]
    SLICE_X4Y149         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  mac_test1/wait_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    mac_test1/wait_cnt[8]_i_2_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.993 r  mac_test1/wait_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    mac_test1/wait_cnt_reg[8]_i_1_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.032 r  mac_test1/wait_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.032    mac_test1/wait_cnt_reg[12]_i_1_n_0
    SLICE_X4Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.097 r  mac_test1/wait_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.097    mac_test1/wait_cnt_reg[16]_i_1_n_5
    SLICE_X4Y151         FDCE                                         r  mac_test1/wait_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.957     2.125    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X4Y151         FDCE                                         r  mac_test1/wait_cnt_reg[18]/C
                         clock pessimism             -0.251     1.874    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.105     1.979    mac_test1/wait_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.569     1.491    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.687    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.840     2.007    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.516     1.491    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.078     1.569    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e1_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y48    mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y48    mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y22    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  e1_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X47Y119   mac_test1/mac_top0/icmp0/checksum_tmp_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X46Y122   mac_test1/mac_top0/icmp0/checksum_tmp_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X46Y122   mac_test1/mac_top0/icmp0/checksum_tmp_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X10Y112   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X10Y112   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y144   mac_test1/vsync_posedge_buf_reg[7]_srl8_mac_test1_vsync_posedge_buf_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y144   mac_test1/vsync_posedge_buf_reg[7]_srl8_mac_test1_vsync_posedge_buf_reg_c_6/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y119   mac_test1/mac_top0/icmp0/checksum_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y126   mac_test1/mac_top0/mac_rx0/ip0/header_length_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y126   mac_test1/mac_top0/mac_rx0/ip0/header_length_buf_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y126   mac_test1/mac_top0/mac_rx0/ip0/header_length_buf_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y127   mac_test1/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y127   mac_test1/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[11]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X10Y112   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y144   mac_test1/vsync_posedge_buf_reg[7]_srl8_mac_test1_vsync_posedge_buf_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y144   mac_test1/vsync_posedge_buf_reg[7]_srl8_mac_test1_vsync_posedge_buf_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X10Y112   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y119   mac_test1/mac_top0/icmp0/checksum_tmp_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X48Y121   mac_test1/mac_top0/icmp0/checksum_tmp_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y122   mac_test1/mac_top0/icmp0/checksum_tmp_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y122   mac_test1/mac_top0/icmp0/checksum_tmp_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.068ns (37.489%)  route 3.448ns (62.511%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.991 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.089 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.089    mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X63Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.354 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.473     9.827    mac_test2/mac_top0/icmp0/checksum_adder_return[29]
    SLICE_X64Y106        LUT4 (Prop_lut4_I3_O)        0.250    10.077 r  mac_test2/mac_top0/icmp0/checksum_tmp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.077    mac_test2/mac_top0/icmp0/checksum_tmp[29]_i_1__0_n_0
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X64Y106        FDCE (Setup_fdce_C_D)        0.032    12.454    mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.006ns (36.400%)  route 3.505ns (63.600%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.991 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.089 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.089    mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X63Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.289 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]_i_6__0/O[2]
                         net (fo=1, routed)           0.530     9.819    mac_test2/mac_top0/icmp0/checksum_adder_return[30]
    SLICE_X64Y106        LUT4 (Prop_lut4_I3_O)        0.253    10.072 r  mac_test2/mac_top0/icmp0/checksum_tmp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.072    mac_test2/mac_top0/icmp0/checksum_tmp[30]_i_1__0_n_0
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X64Y106        FDCE (Setup_fdce_C_D)        0.032    12.454    mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.872ns (34.383%)  route 3.573ns (65.617%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.158 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/O[1]
                         net (fo=1, routed)           0.597     9.755    mac_test2/mac_top0/icmp0/checksum_adder_return[21]
    SLICE_X67Y105        LUT4 (Prop_lut4_I3_O)        0.250    10.005 r  mac_test2/mac_top0/icmp0/checksum_tmp[21]_i_1__0/O
                         net (fo=1, routed)           0.000    10.005    mac_test2/mac_top0/icmp0/checksum_tmp[21]_i_1__0_n_0
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X67Y105        FDCE (Setup_fdce_C_D)        0.030    12.452    mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.970ns (36.617%)  route 3.410ns (63.383%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.991 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.256 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0/O[1]
                         net (fo=1, routed)           0.435     9.691    mac_test2/mac_top0/icmp0/checksum_adder_return[25]
    SLICE_X67Y105        LUT4 (Prop_lut4_I3_O)        0.250     9.941 r  mac_test2/mac_top0/icmp0/checksum_tmp[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.941    mac_test2/mac_top0/icmp0/checksum_tmp[25]_i_1__0_n_0
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X67Y105        FDCE (Setup_fdce_C_D)        0.032    12.454    mac_test2/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.884ns (35.076%)  route 3.487ns (64.924%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.360     4.564    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X38Y110        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.398     4.962 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.029     7.991    mac_test2/mac_top0/icmp0/Q[2]
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.235     8.226 r  mac_test2/mac_top0/icmp0/checksum_tmp[10]_i_3__0/O
                         net (fo=1, routed)           0.000     8.226    mac_test2/mac_top0/mac_rx0/mac0/S[3]
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.558 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.754 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.754    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.852 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.950 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.048 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.048    mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.228 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]_i_5__0/O[0]
                         net (fo=1, routed)           0.458     9.686    mac_test2/mac_top0/icmp0/checksum_adder15_return[31]
    SLICE_X64Y106        LUT4 (Prop_lut4_I1_O)        0.249     9.935 r  mac_test2/mac_top0/icmp0/checksum_tmp[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.935    mac_test2/mac_top0/icmp0/checksum_tmp[31]_i_2__0_n_0
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X64Y106        FDCE (Setup_fdce_C_D)        0.033    12.455    mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.678ns (31.249%)  route 3.692ns (68.751%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.360     4.564    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X38Y110        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.398     4.962 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.029     7.991    mac_test2/mac_top0/icmp0/Q[2]
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.235     8.226 r  mac_test2/mac_top0/icmp0/checksum_tmp[10]_i_3__0/O
                         net (fo=1, routed)           0.000     8.226    mac_test2/mac_top0/mac_rx0/mac0/S[3]
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.558 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.754 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.754    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.014 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/O[3]
                         net (fo=1, routed)           0.662     9.677    mac_test2/mac_top0/icmp0/checksum_adder15_return[22]
    SLICE_X64Y105        LUT4 (Prop_lut4_I1_O)        0.257     9.934 r  mac_test2/mac_top0/icmp0/checksum_tmp[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.934    mac_test2/mac_top0/icmp0/checksum_tmp[22]_i_1__0_n_0
    SLICE_X64Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X64Y105        FDCE (Setup_fdce_C_D)        0.033    12.455    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 1.884ns (35.260%)  route 3.459ns (64.740%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.991 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.171 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0/O[0]
                         net (fo=1, routed)           0.484     9.655    mac_test2/mac_top0/icmp0/checksum_adder_return[24]
    SLICE_X64Y106        LUT4 (Prop_lut4_I3_O)        0.249     9.904 r  mac_test2/mac_top0/icmp0/checksum_tmp[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.904    mac_test2/mac_top0/icmp0/checksum_tmp[24]_i_1__0_n_0
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X64Y106        FDCE (Setup_fdce_C_D)        0.030    12.452    mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.872ns (34.854%)  route 3.499ns (65.146%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.360     4.564    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X38Y110        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDCE (Prop_fdce_C_Q)         0.398     4.962 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.029     7.991    mac_test2/mac_top0/icmp0/Q[2]
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.235     8.226 r  mac_test2/mac_top0/icmp0/checksum_tmp[10]_i_3__0/O
                         net (fo=1, routed)           0.000     8.226    mac_test2/mac_top0/mac_rx0/mac0/S[3]
    SLICE_X65Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.558 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.656    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.754 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.754    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.852 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.852    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.950 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.215 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/O[1]
                         net (fo=1, routed)           0.470     9.685    mac_test2/mac_top0/icmp0/checksum_adder15_return[28]
    SLICE_X62Y106        LUT4 (Prop_lut4_I1_O)        0.250     9.935 r  mac_test2/mac_top0/icmp0/checksum_tmp[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.935    mac_test2/mac_top0/icmp0/checksum_tmp[28]_i_1__0_n_0
    SLICE_X62Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X62Y106        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X62Y106        FDCE (Setup_fdce_C_D)        0.076    12.498    mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.874ns (35.249%)  route 3.442ns (64.751%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.893 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.893    mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.153 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/O[3]
                         net (fo=1, routed)           0.467     9.620    mac_test2/mac_top0/icmp0/checksum_adder_return[23]
    SLICE_X67Y105        LUT4 (Prop_lut4_I3_O)        0.257     9.877 r  mac_test2/mac_top0/icmp0/checksum_tmp[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.877    mac_test2/mac_top0/icmp0/checksum_tmp[23]_i_1__0_n_0
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y105        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X67Y105        FDCE (Setup_fdce_C_D)        0.032    12.454    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.688ns (31.756%)  route 3.627ns (68.244%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 12.293 - 8.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.357     4.561    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X42Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDCE (Prop_fdce_C_Q)         0.398     4.959 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          2.975     7.934    mac_test2/mac_top0/icmp0/Q[3]
    SLICE_X63Y100        LUT2 (Prop_lut2_I0_O)        0.235     8.169 r  mac_test2/mac_top0/icmp0/checksum_tmp[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.169    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_0[3]
    SLICE_X63Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.501 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.501    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2__0_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.599 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.599    mac_test2/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X63Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.697 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    mac_test2/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.795 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.795    mac_test2/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.975 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/O[0]
                         net (fo=1, routed)           0.652     9.627    mac_test2/mac_top0/icmp0/checksum_adder_return[16]
    SLICE_X67Y103        LUT4 (Prop_lut4_I3_O)        0.249     9.876 r  mac_test2/mac_top0/icmp0/checksum_tmp[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.876    mac_test2/mac_top0/icmp0/checksum_tmp[16]_i_1__0_n_0
    SLICE_X67Y103        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.248    12.293    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y103        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[16]/C
                         clock pessimism              0.165    12.458    
                         clock uncertainty           -0.035    12.422    
    SLICE_X67Y103        FDCE (Setup_fdce_C_D)        0.032    12.454    mac_test2/mac_top0/icmp0/checksum_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.032%)  route 0.145ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.562     1.478    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X62Y103        FDCE                                         r  mac_test2/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  mac_test2/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.145     1.787    mac_test2/mac_top0/icmp0/icmp_receive_ram/Q[1]
    RAMB18_X1Y40         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.871     2.033    mac_test2/mac_top0/icmp0/icmp_receive_ram/e4_gtxc_OBUF_BUFG
    RAMB18_X1Y40         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.533    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.716    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.249ns (54.847%)  route 0.205ns (45.153%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.563     1.479    mac_test2/mac_top0/mac_rx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X43Y100        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  mac_test2/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[13]/Q
                         net (fo=5, routed)           0.205     1.825    mac_test2/mac_top0/mac_rx0/ip0/ip_rec_data_length[13]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length[13]_i_2__0/O
                         net (fo=1, routed)           0.000     1.870    mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length[13]_i_2__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.933 r  mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.933    mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length00_out[13]
    SLICE_X45Y99         FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.839     2.001    mac_test2/mac_top0/mac_rx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X45Y99         FDCE (Hold_fdce_C_D)         0.105     1.860    mac_test2/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/icmp_tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.085%)  route 0.290ns (60.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.559     1.475    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  mac_test2/mac_top0/icmp0/icmp_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mac_test2/mac_top0/icmp0/icmp_tx_data_reg[7]/Q
                         net (fo=1, routed)           0.290     1.906    mac_test2/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][7]
    SLICE_X38Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.951    mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data[7]_i_1__2_n_0
    SLICE_X38Y102        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.835     1.997    mac_test2/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X38Y102        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[7]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X38Y102        FDCE (Hold_fdce_C_D)         0.120     1.866    mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/reply_check_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.427%)  route 0.227ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.561     1.477    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X60Y101        FDCE                                         r  mac_test2/mac_top0/icmp0/reply_check_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.148     1.625 r  mac_test2/mac_top0/icmp0/reply_check_out_reg[15]/Q
                         net (fo=3, routed)           0.227     1.853    mac_test2/mac_top0/icmp0/reply_check_out_reg_n_0_[15]
    SLICE_X58Y98         FDCE                                         r  mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.838     2.000    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[15]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X58Y98         FDCE (Hold_fdce_C_D)         0.006     1.760    mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/reply_check_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.885%)  route 0.233ns (61.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.561     1.477    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X60Y100        FDCE                                         r  mac_test2/mac_top0/icmp0/reply_check_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDCE (Prop_fdce_C_Q)         0.148     1.625 r  mac_test2/mac_top0/icmp0/reply_check_out_reg[8]/Q
                         net (fo=3, routed)           0.233     1.858    mac_test2/mac_top0/icmp0/reply_check_out_reg_n_0_[8]
    SLICE_X58Y97         FDCE                                         r  mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.838     2.000    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y97         FDCE                                         r  mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[8]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X58Y97         FDCE (Hold_fdce_C_D)         0.010     1.764    mac_test2/mac_top0/icmp0/reply_checkout_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.279%)  route 0.276ns (59.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.565     1.481    mac_test2/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X35Y102        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[5]/Q
                         net (fo=1, routed)           0.276     1.898    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[7]_0[5]
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.943 r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.943    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[5]_i_1__1_n_0
    SLICE_X35Y95         FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.841     2.003    mac_test2/mac_top0/mac_tx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[5]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X35Y95         FDCE (Hold_fdce_C_D)         0.092     1.849    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.906%)  route 0.280ns (60.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.565     1.481    mac_test2/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X33Y103        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.280     1.902    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[7]_0[4]
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.947 r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.947    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[4]_i_1__1_n_0
    SLICE_X33Y95         FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.842     2.004    mac_test2/mac_top0/mac_tx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X33Y95         FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X33Y95         FDCE (Hold_fdce_C_D)         0.091     1.849    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/icmp_rx_req_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.573%)  route 0.309ns (62.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.560     1.476    mac_test2/mac_top0/mac_rx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X49Y103        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/icmp_rx_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mac_test2/mac_top0/mac_rx0/ip0/icmp_rx_req_reg/Q
                         net (fo=2, routed)           0.309     1.926    mac_test2/mac_top0/icmp0/icmp_rx_req
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  mac_test2/mac_top0/icmp0/state[1]_i_1__12/O
                         net (fo=1, routed)           0.000     1.971    mac_test2/mac_top0/icmp0/state[1]_i_1__12_n_0
    SLICE_X50Y93         FDCE                                         r  mac_test2/mac_top0/icmp0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.835     1.997    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  mac_test2/mac_top0/icmp0/state_reg[1]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.121     1.872    mac_test2/mac_top0/icmp0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crc_result_d0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/mac0/crc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.556     1.472    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crc_result_d0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  mac_test2/mac_top0/mac_rx0/mac0/crc_result_d0_reg[24]/Q
                         net (fo=1, routed)           0.051     1.665    mac_test2/mac_top0/mac_rx0/mac0/crc_result_d0[24]
    SLICE_X46Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.826     1.988    mac_test2/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X46Y113        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crc_reg[24]/C
                         clock pessimism             -0.502     1.485    
    SLICE_X46Y113        FDCE (Hold_fdce_C_D)         0.076     1.561    mac_test2/mac_top0/mac_rx0/mac0/crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/checksum_tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.247%)  route 0.276ns (59.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.569     1.485    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X65Y99         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[1]/Q
                         net (fo=4, routed)           0.276     1.902    mac_test2/mac_top0/icmp0/checksum_tmp_reg_n_0_[1]
    SLICE_X65Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.947 r  mac_test2/mac_top0/icmp0/checksum_buf[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.947    mac_test2/mac_top0/icmp0/checksum_buf[1]
    SLICE_X65Y100        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.835     1.997    mac_test2/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X65Y100        FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_buf_reg[1]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091     1.842    mac_test2/mac_top0/icmp0/checksum_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e2_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y40    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y40    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y21    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  e4_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X14Y91    mac_test2/vsync_posedge_buf_reg[7]_srl8_mac_test2_vsync_posedge_buf_reg_c_14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y112   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X14Y91    mac_test2/vsync_posedge_buf_reg[7]_srl8_mac_test2_vsync_posedge_buf_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y112   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y111   mac_test2/mac_top0/mac_rx0/mac0/rec_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y111   mac_test2/mac_top0/mac_rx0/mac0/rec_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y111   mac_test2/mac_top0/mac_rx0/mac0/rec_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y111   mac_test2/mac_top0/mac_rx0/mac0/timeout_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y111   mac_test2/mac_top0/mac_rx0/mac0/timeout_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y111   mac_test2/mac_top0/mac_rx0/mac0/timeout_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X14Y91    mac_test2/vsync_posedge_buf_reg[7]_srl8_mac_test2_vsync_posedge_buf_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y112   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X34Y112   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X14Y91    mac_test2/vsync_posedge_buf_reg[7]_srl8_mac_test2_vsync_posedge_buf_reg_c_14/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y108   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.691ns (29.874%)  route 3.970ns (70.126%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.340 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.438 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.438    mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.618 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__1/O[0]
                         net (fo=1, routed)           0.678    10.297    mac_test3/mac_top0/icmp0/checksum_adder_return[24]
    SLICE_X55Y81         LUT4 (Prop_lut4_I3_O)        0.249    10.546 r  mac_test3/mac_top0/icmp0/checksum_tmp[24]_i_1__1/O
                         net (fo=1, routed)           0.000    10.546    mac_test3/mac_top0/icmp0/checksum_tmp[24]_i_1__1_n_0
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.030    12.766    mac_test3/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.681ns (29.732%)  route 3.973ns (70.268%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 12.592 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.340 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.600 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1/O[3]
                         net (fo=1, routed)           0.681    10.282    mac_test3/mac_top0/icmp0/checksum_adder_return[23]
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.257    10.539 r  mac_test3/mac_top0/icmp0/checksum_tmp[23]_i_1__1/O
                         net (fo=1, routed)           0.000    10.539    mac_test3/mac_top0/icmp0/checksum_tmp[23]_i_1__1_n_0
    SLICE_X55Y80         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.249    12.592    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]/C
                         clock pessimism              0.178    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.033    12.768    mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.884ns (33.337%)  route 3.767ns (66.663%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.376     4.891    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     5.324 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.065     8.389    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.105     8.494 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.494    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.938 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.938    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.038 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.038    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.138 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.238 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.238    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.338 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.338    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.595 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/O[1]
                         net (fo=1, routed)           0.702    10.298    mac_test3/mac_top0/icmp0/checksum_adder15_return[28]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.245    10.543 r  mac_test3/mac_top0/icmp0/checksum_tmp[28]_i_1__1/O
                         net (fo=1, routed)           0.000    10.543    mac_test3/mac_top0/icmp0/checksum_tmp[28]_i_1__1_n_0
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X54Y81         FDCE (Setup_fdce_C_D)        0.072    12.808    mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 1.875ns (33.219%)  route 3.769ns (66.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.340 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.438 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.438    mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.536 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.536    mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.801 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]_i_6__1/O[1]
                         net (fo=1, routed)           0.478    10.279    mac_test3/mac_top0/icmp0/checksum_adder_return[29]
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.250    10.529 r  mac_test3/mac_top0/icmp0/checksum_tmp[29]_i_1__1/O
                         net (fo=1, routed)           0.000    10.529    mac_test3/mac_top0/icmp0/checksum_tmp[29]_i_1__1_n_0
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X54Y81         FDCE (Setup_fdce_C_D)        0.076    12.812    mac_test3/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.593ns (28.638%)  route 3.970ns (71.362%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 12.592 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.340 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.520 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1/O[0]
                         net (fo=1, routed)           0.678    10.199    mac_test3/mac_top0/icmp0/checksum_adder_return[20]
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.249    10.448 r  mac_test3/mac_top0/icmp0/checksum_tmp[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.448    mac_test3/mac_top0/icmp0/checksum_tmp[20]_i_1__1_n_0
    SLICE_X55Y80         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.249    12.592    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[20]/C
                         clock pessimism              0.178    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.030    12.765    mac_test3/mac_top0/icmp0/checksum_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.583ns (28.492%)  route 3.973ns (71.508%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 12.591 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.502 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/O[3]
                         net (fo=1, routed)           0.681    10.184    mac_test3/mac_top0/icmp0/checksum_adder_return[19]
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.257    10.441 r  mac_test3/mac_top0/icmp0/checksum_tmp[19]_i_1__1/O
                         net (fo=1, routed)           0.000    10.441    mac_test3/mac_top0/icmp0/checksum_tmp[19]_i_1__1_n_0
    SLICE_X55Y79         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.248    12.591    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y79         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]/C
                         clock pessimism              0.178    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X55Y79         FDCE (Setup_fdce_C_D)        0.033    12.767    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.794ns (32.429%)  route 3.738ns (67.571%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.376     4.891    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     5.324 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.065     8.389    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.105     8.494 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.494    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.938 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.938    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.038 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.038    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.138 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.238 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.238    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.500 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/O[3]
                         net (fo=1, routed)           0.673    10.173    mac_test3/mac_top0/icmp0/checksum_adder15_return[26]
    SLICE_X55Y81         LUT4 (Prop_lut4_I1_O)        0.250    10.423 r  mac_test3/mac_top0/icmp0/checksum_tmp[26]_i_1__1/O
                         net (fo=1, routed)           0.000    10.423    mac_test3/mac_top0/icmp0/checksum_tmp[26]_i_1__1_n_0
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.032    12.768    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.898ns (34.070%)  route 3.673ns (65.930%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.376     4.891    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     5.324 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.065     8.389    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.105     8.494 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.494    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.938 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.938    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.038 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.038    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.138 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.238 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.238    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.338 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.338    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.438 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.438    mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.616 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]_i_5__1/O[0]
                         net (fo=1, routed)           0.608    10.224    mac_test3/mac_top0/icmp0/checksum_adder15_return[31]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.238    10.462 r  mac_test3/mac_top0/icmp0/checksum_tmp[31]_i_2__1/O
                         net (fo=1, routed)           0.000    10.462    mac_test3/mac_top0/icmp0/checksum_tmp[31]_i_2__1_n_0
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X54Y81         FDCE (Setup_fdce_C_D)        0.074    12.810    mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.798ns (32.650%)  route 3.709ns (67.350%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.376     4.891    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.433     5.324 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.065     8.389    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.105     8.494 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.494    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.938 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.938    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.038 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.038    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.138 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.238 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.238    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.338 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.338    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.516 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/O[0]
                         net (fo=1, routed)           0.644    10.160    mac_test3/mac_top0/icmp0/checksum_adder15_return[27]
    SLICE_X55Y81         LUT4 (Prop_lut4_I1_O)        0.238    10.398 r  mac_test3/mac_top0/icmp0/checksum_tmp[27]_i_1__1/O
                         net (fo=1, routed)           0.000    10.398    mac_test3/mac_top0/icmp0/checksum_tmp[27]_i_1__1_n_0
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.250    12.593    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.178    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.033    12.769    mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.813ns (33.137%)  route 3.658ns (66.863%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.595 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X34Y68         FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.433     5.318 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          3.291     8.609    mac_test3/mac_top0/icmp0/Q[6]
    SLICE_X57Y76         LUT2 (Prop_lut2_I0_O)        0.105     8.714 r  mac_test3/mac_top0/icmp0/checksum_tmp[7]_i_4__1/O
                         net (fo=1, routed)           0.000     8.714    mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.046 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    mac_test3/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.144 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.144    mac_test3/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.242 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.242    mac_test3/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.340 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    mac_test3/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.438 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.438    mac_test3/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.536 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.536    mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.736 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]_i_6__1/O[2]
                         net (fo=1, routed)           0.367    10.103    mac_test3/mac_top0/icmp0/checksum_adder_return[30]
    SLICE_X55Y83         LUT4 (Prop_lut4_I3_O)        0.253    10.356 r  mac_test3/mac_top0/icmp0/checksum_tmp[30]_i_1__1/O
                         net (fo=1, routed)           0.000    10.356    mac_test3/mac_top0/icmp0/checksum_tmp[30]_i_1__1_n_0
    SLICE_X55Y83         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.252    12.595    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.178    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.030    12.768    mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  2.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.032%)  route 0.145ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.556     1.663    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.164     1.827 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.145     1.973    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[1]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.225    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.509     1.716    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.899    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.653%)  route 0.233ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.554     1.661    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X61Y77         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[0]/Q
                         net (fo=1, routed)           0.233     2.036    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[0]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.225    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.488     1.737    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.920    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.897%)  route 0.231ns (62.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.554     1.661    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X61Y77         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/Q
                         net (fo=1, routed)           0.231     2.034    mac_test3/mac_top0/icmp0/icmp_receive_ram/icmp_rec_ram_read_addr_reg[7][1]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.860     2.222    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.488     1.734    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.917    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.897%)  route 0.231ns (62.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.554     1.661    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X61Y77         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  mac_test3/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.231     2.034    mac_test3/mac_top0/icmp0/icmp_receive_ram/icmp_rec_ram_read_addr_reg[7][2]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.860     2.222    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.488     1.734    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.917    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.280%)  route 0.064ns (25.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.700    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X7Y69          FDCE                                         r  mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDCE (Prop_fdce_C_Q)         0.141     1.841 r  mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg[7]/Q
                         net (fo=2, routed)           0.064     1.906    mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_tmp_reg_n_0_[7]
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.951    mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data[7]_i_1__3_n_0
    SLICE_X6Y69          FDCE                                         r  mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.223    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_reg[7]/C
                         clock pessimism             -0.510     1.713    
    SLICE_X6Y69          FDCE (Hold_fdce_C_D)         0.121     1.834    mac_test3/mac_top0/mac_tx0/mac0/mac_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/checksum_tmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_buf_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.552     1.659    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X55Y78         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.141     1.800 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[13]/Q
                         net (fo=4, routed)           0.065     1.866    mac_test3/mac_top0/icmp0/checksum_tmp_reg_n_0_[13]
    SLICE_X54Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.911 r  mac_test3/mac_top0/icmp0/checksum_buf[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.911    mac_test3/mac_top0/icmp0/checksum_buf[13]
    SLICE_X54Y78         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.820     2.181    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_buf_reg[13]/C
                         clock pessimism             -0.509     1.672    
    SLICE_X54Y78         FDCE (Hold_fdce_C_D)         0.121     1.793    mac_test3/mac_top0/icmp0/checksum_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/cache0/arp_cache_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.409%)  route 0.065ns (31.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_rx0/arp0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y78         FDCE                                         r  mac_test3/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.141     1.811 r  mac_test3/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[2]/Q
                         net (fo=2, routed)           0.065     1.877    mac_test3/mac_top0/cache0/arp_rec_source_ip_addr_reg[31][2]
    SLICE_X14Y78         FDPE                                         r  mac_test3/mac_top0/cache0/arp_cache_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.832     2.193    mac_test3/mac_top0/cache0/e3_gtxc_OBUF_BUFG
    SLICE_X14Y78         FDPE                                         r  mac_test3/mac_top0/cache0/arp_cache_reg[2]/C
                         clock pessimism             -0.510     1.683    
    SLICE_X14Y78         FDPE (Hold_fdpe_C_D)         0.076     1.759    mac_test3/mac_top0/cache0/arp_cache_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/c0/Crc_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.566     1.673    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X13Y68         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.814 r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[15]/Q
                         net (fo=2, routed)           0.065     1.880    mac_test3/mac_top0/mac_tx0/c0/Q[15]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  mac_test3/mac_top0/mac_tx0/c0/Crc[23]_i_1__3/O
                         net (fo=1, routed)           0.000     1.925    mac_test3/mac_top0/mac_tx0/c0/Crc[23]_i_1__3_n_0
    SLICE_X12Y68         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.835     2.196    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y68         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/C
                         clock pessimism             -0.510     1.686    
    SLICE_X12Y68         FDPE (Hold_fdpe_C_D)         0.121     1.807    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.589     1.696    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.837 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.893    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.859     2.220    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.524     1.696    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.078     1.774    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.588     1.695    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.836 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.892    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.856     2.217    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.522     1.695    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.078     1.773    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e3_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e3_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y30   mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y15   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y30   mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0  e3_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X12Y79   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X12Y79   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X12Y80   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X10Y80   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X10Y80   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X12Y80   mac_test3/mac_top0/mac_tx0/ip0/ip_tx_data_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    mac_test3/vsync_posedge_buf_reg[7]_srl8_mac_test3_vsync_posedge_buf_reg_c_22/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    mac_test3/vsync_posedge_buf_reg[7]_srl8_mac_test3_vsync_posedge_buf_reg_c_22/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y74   mac_test3/mac_top0/icmp0/reply_check_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y74   mac_test3/mac_top0/icmp0/reply_check_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y75   mac_test3/mac_top0/icmp0/reply_check_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y75   mac_test3/mac_top0/icmp0/reply_check_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y75   mac_test3/mac_top0/icmp0/reply_check_out_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y75   mac_test3/mac_top0/icmp0/reply_check_out_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    mac_test3/vsync_posedge_buf_reg[7]_srl8_mac_test3_vsync_posedge_buf_reg_c_22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y87    mac_test3/vsync_posedge_buf_reg[7]_srl8_mac_test3_vsync_posedge_buf_reg_c_22/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y73   mac_test3/mac_top0/icmp0/reply_check_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y73   mac_test3/mac_top0/icmp0/reply_check_out_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y73   mac_test3/mac_top0/icmp0/reply_check_out_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y73   mac_test3/mac_top0/icmp0/reply_check_out_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X52Y73   mac_test3/mac_top0/icmp0/reply_checkout_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y76   mac_test3/mac_top0/icmp0/reply_checkout_buf_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.909ns (32.068%)  route 4.044ns (67.932%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.722 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.722    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.979 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2/O[1]
                         net (fo=1, routed)           0.449    10.429    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2_n_6
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.245    10.674 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[25]_i_1__2/O
                         net (fo=1, routed)           0.000    10.674    mac_test4/mac_top0/icmp0/reply_checksum_tmp[25]_i_1__2_n_0
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[25]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X52Y62         FDCE (Setup_fdce_C_D)        0.032    12.523    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.009ns (33.816%)  route 3.932ns (66.184%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 12.360 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.722 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.722    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.822 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.822    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.079 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2/O[1]
                         net (fo=1, routed)           0.337    10.417    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.245    10.662 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[29]_i_1__2/O
                         net (fo=1, routed)           0.000    10.662    mac_test4/mac_top0/icmp0/reply_checksum_tmp[29]_i_1__2_n_0
    SLICE_X52Y63         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.254    12.360    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y63         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[29]/C
                         clock pessimism              0.165    12.526    
                         clock uncertainty           -0.035    12.490    
    SLICE_X52Y63         FDCE (Setup_fdce_C_D)        0.030    12.520    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.850ns (30.970%)  route 4.123ns (69.030%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 12.359 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.481     8.581    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X53Y58         LUT2 (Prop_lut2_I0_O)        0.105     8.686 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[10]_i_5__2/O
                         net (fo=1, routed)           0.000     8.686    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.143 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.143    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.241 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.241    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.339 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.339    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.437 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.437    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.535 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.535    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2__2_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.795 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[30]_i_2__2/O[3]
                         net (fo=1, routed)           0.642    10.437    mac_test4/mac_top0/icmp0/checksum_adder18_return[30]
    SLICE_X54Y64         LUT5 (Prop_lut5_I1_O)        0.257    10.694 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[30]_i_1__2/O
                         net (fo=1, routed)           0.000    10.694    mac_test4/mac_top0/icmp0/reply_checksum_tmp[30]_i_1__2_n_0
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.253    12.359    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[30]/C
                         clock pessimism              0.165    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X54Y64         FDCE (Setup_fdce_C_D)        0.076    12.565    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.819ns (30.730%)  route 4.100ns (69.270%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.884 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/O[3]
                         net (fo=1, routed)           0.506    10.390    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_4
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.250    10.640 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[23]_i_1__2/O
                         net (fo=1, routed)           0.000    10.640    mac_test4/mac_top0/icmp0/reply_checksum_tmp[23]_i_1__2_n_0
    SLICE_X55Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.030    12.521    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.752ns (29.727%)  route 4.142ns (70.273%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.481     8.581    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X53Y58         LUT2 (Prop_lut2_I0_O)        0.105     8.686 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[10]_i_5__2/O
                         net (fo=1, routed)           0.000     8.686    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.143 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.143    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.241 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.241    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.339 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.339    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.437 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.437    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.697 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2__2/O[3]
                         net (fo=1, routed)           0.660    10.357    mac_test4/mac_top0/icmp0/checksum_adder18_return[26]
    SLICE_X55Y62         LUT5 (Prop_lut5_I1_O)        0.257    10.614 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[26]_i_1__2/O
                         net (fo=1, routed)           0.000    10.614    mac_test4/mac_top0/icmp0/reply_checksum_tmp[26]_i_1__2_n_0
    SLICE_X55Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)        0.032    12.523    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.923ns (32.718%)  route 3.954ns (67.282%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 12.359 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.722 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.722    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.822 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.822    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.000 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2/O[0]
                         net (fo=1, routed)           0.360    10.360    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2_n_7
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.238    10.598 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[28]_i_1__2/O
                         net (fo=1, routed)           0.000    10.598    mac_test4/mac_top0/icmp0/reply_checksum_tmp[28]_i_1__2_n_0
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.253    12.359    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[28]/C
                         clock pessimism              0.165    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X54Y64         FDCE (Setup_fdce_C_D)        0.072    12.561    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.019ns (34.511%)  route 3.831ns (65.489%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 12.359 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.722 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.722    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.822 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.822    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.084 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2/O[3]
                         net (fo=1, routed)           0.237    10.321    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__2_n_4
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.250    10.571 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[31]_i_2__2/O
                         net (fo=1, routed)           0.000    10.571    mac_test4/mac_top0/icmp0/reply_checksum_tmp[31]_i_2__2_n_0
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.253    12.359    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X54Y64         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]/C
                         clock pessimism              0.165    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X54Y64         FDCE (Setup_fdce_C_D)        0.074    12.563    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.750ns (30.444%)  route 3.998ns (69.556%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.481     8.581    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X53Y58         LUT2 (Prop_lut2_I0_O)        0.105     8.686 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[10]_i_5__2/O
                         net (fo=1, routed)           0.000     8.686    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]_0[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.143 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.143    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[10]_i_2__2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.241 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.241    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.339 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.339    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.437 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.437    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.702 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2__2/O[1]
                         net (fo=1, routed)           0.517    10.219    mac_test4/mac_top0/icmp0/checksum_adder18_return[24]
    SLICE_X52Y62         LUT5 (Prop_lut5_I1_O)        0.250    10.469 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[24]_i_1__2/O
                         net (fo=1, routed)           0.000    10.469    mac_test4/mac_top0/icmp0/reply_checksum_tmp[24]_i_1__2_n_0
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[24]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X52Y62         FDCE (Setup_fdce_C_D)        0.030    12.521    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.919ns (33.390%)  route 3.828ns (66.610%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.722 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.722    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.984 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2/O[3]
                         net (fo=1, routed)           0.233    10.218    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__2_n_4
    SLICE_X52Y62         LUT5 (Prop_lut5_I3_O)        0.250    10.468 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[27]_i_1__2/O
                         net (fo=1, routed)           0.000    10.468    mac_test4/mac_top0/icmp0/reply_checksum_tmp[27]_i_1__2_n_0
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y62         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X52Y62         FDCE (Setup_fdce_C_D)        0.032    12.523    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.809ns (31.529%)  route 3.929ns (68.471%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 12.361 - 8.000 ) 
    Source Clock Delay      (SCD):    4.721ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.455     4.721    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.379     5.100 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          3.595     8.694    mac_test4/mac_top0/icmp0/Q[0]
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.105     8.799 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[3]_i_6__2/O
                         net (fo=1, routed)           0.000     8.799    mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]_1[0]
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.222 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.222    mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2__2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.322 r  mac_test4/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.322    mac_test4/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.422 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.422    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.522 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.522    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.622 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.622    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.879 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2/O[1]
                         net (fo=1, routed)           0.334    10.213    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__2_n_6
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.245    10.458 r  mac_test4/mac_top0/icmp0/reply_checksum_tmp[21]_i_1__2/O
                         net (fo=1, routed)           0.000    10.458    mac_test4/mac_top0/icmp0/reply_checksum_tmp[21]_i_1__2_n_0
    SLICE_X52Y61         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.255    12.361    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y61         FDCE                                         r  mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[21]/C
                         clock pessimism              0.165    12.527    
                         clock uncertainty           -0.035    12.491    
    SLICE_X52Y61         FDCE (Setup_fdce_C_D)        0.032    12.523    mac_test4/mac_top0/icmp0/reply_checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/mac0/timeout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.323%)  route 0.299ns (61.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.574     1.552    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[4]/Q
                         net (fo=27, routed)          0.299     1.992    mac_test4/mac_top0/mac_rx0/mac0/timeout_reg[0]_0[0]
    SLICE_X15Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  mac_test4/mac_top0/mac_rx0/mac0/timeout[0]_i_1__11/O
                         net (fo=1, routed)           0.000     2.037    mac_test4/mac_top0/mac_rx0/mac0/timeout[0]
    SLICE_X15Y49         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/timeout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.915     2.139    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/timeout_reg[0]/C
                         clock pessimism             -0.251     1.888    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.091     1.979    mac_test4/mac_top0/mac_rx0/mac0/timeout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.826%)  route 0.274ns (50.174%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.567     1.545    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  mac_test4/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[8]/Q
                         net (fo=6, routed)           0.274     1.983    mac_test4/mac_top0/mac_rx0/ip0/ip_rec_data_length[8]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.028 r  mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length[9]_i_3__2/O
                         net (fo=1, routed)           0.000     2.028    mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length[9]_i_3__2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.091 r  mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.091    mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length00_out[9]
    SLICE_X40Y49         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.909     2.133    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]/C
                         clock pessimism             -0.251     1.882    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.105     1.987    mac_test4/mac_top0/mac_rx0/ip0/upper_layer_data_length_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crc_error_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.095%)  route 0.226ns (51.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.640     1.618    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X12Y48         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crc_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.164     1.782 f  mac_test4/mac_top0/mac_rx0/mac0/crc_error_reg/Q
                         net (fo=3, routed)           0.226     2.008    mac_test4/mac_top0/mac_rx0/mac0/crc_error
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.045     2.053 r  mac_test4/mac_top0/mac_rx0/mac0/rec_state[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.053    mac_test4/mac_top0/mac_rx0/mac0/rec_next_state[7]
    SLICE_X12Y51         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.845     2.069    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[7]/C
                         clock pessimism             -0.251     1.818    
    SLICE_X12Y51         FDCE (Hold_fdce_C_D)         0.121     1.939    mac_test4/mac_top0/mac_rx0/mac0/rec_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.629     1.607    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.804    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.903     2.127    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.520     1.607    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.076     1.683    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.631     1.609    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.906     2.130    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.521     1.609    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.076     1.685    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.629     1.607    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.804    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.903     2.127    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.520     1.607    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.075     1.682    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.630     1.608    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.805    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.905     2.129    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.521     1.608    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.075     1.683    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.631     1.609    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.906     2.130    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.521     1.609    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.075     1.684    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.631     1.609    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     1.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.906     2.130    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.521     1.609    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.075     1.684    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.629     1.607    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.804    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.903     2.127    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.520     1.607    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.071     1.678    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e4_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e4_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y22   mac_test4/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y22   mac_test4/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y8    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1  e4_rxc_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X46Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X46Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y54   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y54   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y54   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y54   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55   mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[19]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X46Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X46Y44   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y47   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y46   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X48Y59   mac_test4/mac_top0/icmp0/checksum_tmp_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/txr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.191ns (33.903%)  route 2.322ns (66.097%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 8.995 - 5.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.587     4.237    i2c_config_m1/CLK
    SLICE_X6Y174         FDCE                                         r  i2c_config_m1/lut_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y174         FDCE (Prop_fdce_C_Q)         0.433     4.670 r  i2c_config_m1/lut_index_reg[2]/Q
                         net (fo=95, routed)          1.133     5.803    i2c_config_m1/i2c_master_top_m0/Q[2]
    SLICE_X3Y175         LUT6 (Prop_lut6_I3_O)        0.105     5.908 r  i2c_config_m1/i2c_master_top_m0/txr[4]_i_16__0/O
                         net (fo=1, routed)           0.000     5.908    i2c_config_m1/i2c_master_top_m0/txr[4]_i_16__0_n_0
    SLICE_X3Y175         MUXF7 (Prop_muxf7_I0_O)      0.199     6.107 r  i2c_config_m1/i2c_master_top_m0/txr_reg[4]_i_12__0/O
                         net (fo=1, routed)           0.000     6.107    i2c_config_m1/i2c_master_top_m0/txr_reg[4]_i_12__0_n_0
    SLICE_X3Y175         MUXF8 (Prop_muxf8_I0_O)      0.085     6.192 r  i2c_config_m1/i2c_master_top_m0/txr_reg[4]_i_6__0/O
                         net (fo=1, routed)           0.821     7.013    i2c_config_m1/i2c_master_top_m0/txr_reg[4]_i_6__0_n_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I0_O)        0.264     7.277 r  i2c_config_m1/i2c_master_top_m0/txr[4]_i_3__0/O
                         net (fo=1, routed)           0.368     7.645    i2c_config_m1/i2c_master_top_m0/txr[4]_i_3__0_n_0
    SLICE_X3Y171         LUT6 (Prop_lut6_I4_O)        0.105     7.750 r  i2c_config_m1/i2c_master_top_m0/txr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.750    i2c_config_m1/i2c_master_top_m0/txr[4]
    SLICE_X3Y171         FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.476     8.995    i2c_config_m1/i2c_master_top_m0/CLK
    SLICE_X3Y171         FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.205     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X3Y171         FDCE (Setup_fdce_C_D)        0.032     9.196    i2c_config_m1/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.877ns (28.707%)  route 2.178ns (71.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.604     4.254    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379     4.633 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/Q
                         net (fo=3, routed)           0.704     5.337    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]
    SLICE_X0Y160         LUT4 (Prop_lut4_I0_O)        0.105     5.442 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.465     5.907    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X0Y159         LUT5 (Prop_lut5_I4_O)        0.126     6.033 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.484     6.517    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I4_O)        0.267     6.784 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.525     7.309    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.485     9.004    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.222     9.226    
                         clock uncertainty           -0.035     9.190    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.352     8.838    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.877ns (28.707%)  route 2.178ns (71.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.604     4.254    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379     4.633 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/Q
                         net (fo=3, routed)           0.704     5.337    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]
    SLICE_X0Y160         LUT4 (Prop_lut4_I0_O)        0.105     5.442 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.465     5.907    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X0Y159         LUT5 (Prop_lut5_I4_O)        0.126     6.033 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.484     6.517    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I4_O)        0.267     6.784 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.525     7.309    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.485     9.004    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.222     9.226    
                         clock uncertainty           -0.035     9.190    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.352     8.838    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.877ns (28.707%)  route 2.178ns (71.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.604     4.254    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379     4.633 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/Q
                         net (fo=3, routed)           0.704     5.337    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]
    SLICE_X0Y160         LUT4 (Prop_lut4_I0_O)        0.105     5.442 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.465     5.907    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X0Y159         LUT5 (Prop_lut5_I4_O)        0.126     6.033 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.484     6.517    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I4_O)        0.267     6.784 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.525     7.309    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.485     9.004    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.222     9.226    
                         clock uncertainty           -0.035     9.190    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.352     8.838    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.877ns (28.707%)  route 2.178ns (71.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.604     4.254    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379     4.633 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/Q
                         net (fo=3, routed)           0.704     5.337    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]
    SLICE_X0Y160         LUT4 (Prop_lut4_I0_O)        0.105     5.442 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.465     5.907    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X0Y159         LUT5 (Prop_lut5_I4_O)        0.126     6.033 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.484     6.517    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X0Y161         LUT6 (Prop_lut6_I4_O)        0.267     6.784 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.525     7.309    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.485     9.004    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism              0.222     9.226    
                         clock uncertainty           -0.035     9.190    
    SLICE_X1Y161         FDRE (Setup_fdre_C_R)       -0.352     8.838    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.694ns (23.394%)  route 2.273ns (76.606%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 8.999 - 5.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.597     4.247    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X7Y166         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.379     4.626 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=6, routed)           0.855     5.481    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X7Y168         LUT6 (Prop_lut6_I0_O)        0.105     5.586 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0/O
                         net (fo=2, routed)           0.424     6.009    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0_n_0
    SLICE_X6Y168         LUT6 (Prop_lut6_I2_O)        0.105     6.114 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2__0/O
                         net (fo=8, routed)           0.504     6.618    i2c_config_m1/i2c_master_top_m0/byte_controller/c_state
    SLICE_X6Y167         LUT3 (Prop_lut3_I2_O)        0.105     6.723 r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.480     8.999    i2c_config_m1/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.222     9.221    
                         clock uncertainty           -0.035     9.185    
    SLICE_X7Y167         FDRE (Setup_fdre_C_R)       -0.352     8.833    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.694ns (23.394%)  route 2.273ns (76.606%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 8.999 - 5.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.597     4.247    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X7Y166         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.379     4.626 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=6, routed)           0.855     5.481    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X7Y168         LUT6 (Prop_lut6_I0_O)        0.105     5.586 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0/O
                         net (fo=2, routed)           0.424     6.009    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0_n_0
    SLICE_X6Y168         LUT6 (Prop_lut6_I2_O)        0.105     6.114 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2__0/O
                         net (fo=8, routed)           0.504     6.618    i2c_config_m1/i2c_master_top_m0/byte_controller/c_state
    SLICE_X6Y167         LUT3 (Prop_lut3_I2_O)        0.105     6.723 r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.480     8.999    i2c_config_m1/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.222     9.221    
                         clock uncertainty           -0.035     9.185    
    SLICE_X7Y167         FDRE (Setup_fdre_C_R)       -0.352     8.833    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.694ns (23.394%)  route 2.273ns (76.606%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 8.999 - 5.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.597     4.247    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X7Y166         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.379     4.626 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=6, routed)           0.855     5.481    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X7Y168         LUT6 (Prop_lut6_I0_O)        0.105     5.586 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0/O
                         net (fo=2, routed)           0.424     6.009    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0_n_0
    SLICE_X6Y168         LUT6 (Prop_lut6_I2_O)        0.105     6.114 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2__0/O
                         net (fo=8, routed)           0.504     6.618    i2c_config_m1/i2c_master_top_m0/byte_controller/c_state
    SLICE_X6Y167         LUT3 (Prop_lut3_I2_O)        0.105     6.723 r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.480     8.999    i2c_config_m1/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism              0.222     9.221    
                         clock uncertainty           -0.035     9.185    
    SLICE_X7Y167         FDRE (Setup_fdre_C_R)       -0.352     8.833    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.694ns (23.394%)  route 2.273ns (76.606%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 8.999 - 5.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.597     4.247    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X7Y166         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.379     4.626 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=6, routed)           0.855     5.481    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X7Y168         LUT6 (Prop_lut6_I0_O)        0.105     5.586 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0/O
                         net (fo=2, routed)           0.424     6.009    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4__0_n_0
    SLICE_X6Y168         LUT6 (Prop_lut6_I2_O)        0.105     6.114 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2__0/O
                         net (fo=8, routed)           0.504     6.618    i2c_config_m1/i2c_master_top_m0/byte_controller/c_state
    SLICE_X6Y167         LUT3 (Prop_lut3_I2_O)        0.105     6.723 r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.490     7.213    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.480     8.999    i2c_config_m1/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/C
                         clock pessimism              0.222     9.221    
                         clock uncertainty           -0.035     9.185    
    SLICE_X7Y167         FDRE (Setup_fdre_C_R)       -0.352     8.833    i2c_config_m1/i2c_master_top_m0/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.136ns (33.840%)  route 2.221ns (66.160%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 8.936 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.538     4.188    i2c_config_m0/CLK
    SLICE_X11Y157        FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.379     4.567 f  i2c_config_m0/lut_index_reg[5]/Q
                         net (fo=96, routed)          1.428     5.994    i2c_config_m0/i2c_master_top_m0/Q[5]
    SLICE_X8Y159         LUT6 (Prop_lut6_I2_O)        0.105     6.099 r  i2c_config_m0/i2c_master_top_m0/txr[4]_i_17/O
                         net (fo=1, routed)           0.000     6.099    i2c_config_m0/i2c_master_top_m0/txr[4]_i_17_n_0
    SLICE_X8Y159         MUXF7 (Prop_muxf7_I1_O)      0.206     6.305 r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]_i_12/O
                         net (fo=1, routed)           0.000     6.305    i2c_config_m0/i2c_master_top_m0/txr_reg[4]_i_12_n_0
    SLICE_X8Y159         MUXF8 (Prop_muxf8_I0_O)      0.082     6.387 r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]_i_6/O
                         net (fo=1, routed)           0.243     6.630    i2c_config_m0/i2c_master_top_m0/txr_reg[4]_i_6_n_0
    SLICE_X8Y160         LUT6 (Prop_lut6_I0_O)        0.259     6.889 r  i2c_config_m0/i2c_master_top_m0/txr[4]_i_3/O
                         net (fo=1, routed)           0.551     7.440    i2c_config_m0/i2c_master_top_m0/txr[4]_i_3_n_0
    SLICE_X8Y160         LUT6 (Prop_lut6_I4_O)        0.105     7.545 r  i2c_config_m0/i2c_master_top_m0/txr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.545    i2c_config_m0/i2c_master_top_m0/txr_0[4]
    SLICE_X8Y160         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.417     8.936    i2c_config_m0/i2c_master_top_m0/CLK
    SLICE_X8Y160         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.205     9.141    
                         clock uncertainty           -0.035     9.105    
    SLICE_X8Y160         FDCE (Setup_fdce_C_D)        0.076     9.181    i2c_config_m0/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  1.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.681     1.721    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X1Y158         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDSE (Prop_fdse_C_Q)         0.141     1.862 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/Q
                         net (fo=1, routed)           0.056     1.918    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    SLICE_X0Y158         LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000     1.963    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X0Y158         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.958     2.086    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X0Y158         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism             -0.353     1.734    
    SLICE_X0Y158         FDRE (Hold_fdre_C_D)         0.091     1.825    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.168%)  route 0.145ns (43.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.649     1.689    i2c_config_m0/i2c_master_top_m0/CLK
    SLICE_X9Y163         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.145     1.975    i2c_config_m0/i2c_master_top_m0/byte_controller/out[3]
    SLICE_X10Y163        LUT6 (Prop_lut6_I2_O)        0.045     2.020 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     2.020    i2c_config_m0/i2c_master_top_m0/byte_controller_n_13
    SLICE_X10Y163        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.923     2.051    i2c_config_m0/i2c_master_top_m0/CLK
    SLICE_X10Y163        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.327     1.725    
    SLICE_X10Y163        FDCE (Hold_fdce_C_D)         0.121     1.846    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.365%)  route 0.129ns (40.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.679     1.719    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.141     1.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/Q
                         net (fo=6, routed)           0.129     1.989    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[0]
    SLICE_X6Y161         LUT5 (Prop_lut5_I1_O)        0.048     2.037 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.000     2.037    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X6Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.956     2.084    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X6Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism             -0.353     1.732    
    SLICE_X6Y161         FDRE (Hold_fdre_C_D)         0.131     1.863    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.461%)  route 0.118ns (45.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.675     1.715    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X5Y167         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.118     1.974    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X0Y167         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.951     2.079    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X0Y167         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.327     1.753    
    SLICE_X0Y167         FDSE (Hold_fdse_C_D)         0.046     1.799    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.292%)  route 0.128ns (40.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.680     1.720    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X0Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.141     1.861 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/Q
                         net (fo=6, routed)           0.128     1.989    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X2Y161         LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.000     2.034    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1_n_0
    SLICE_X2Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.957     2.085    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X2Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism             -0.350     1.736    
    SLICE_X2Y161         FDRE (Hold_fdre_C_D)         0.121     1.857    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.679     1.719    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.141     1.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/Q
                         net (fo=6, routed)           0.129     1.989    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[0]
    SLICE_X6Y161         LUT4 (Prop_lut4_I2_O)        0.045     2.034 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.034    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]_i_1_n_0
    SLICE_X6Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.956     2.084    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X6Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                         clock pessimism             -0.353     1.732    
    SLICE_X6Y161         FDRE (Hold_fdre_C_D)         0.120     1.852    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.680     1.720    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X2Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.148     1.868 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/Q
                         net (fo=1, routed)           0.057     1.925    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen
    SLICE_X2Y160         LUT4 (Prop_lut4_I1_O)        0.098     2.023 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.000     2.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X2Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.957     2.085    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X2Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism             -0.366     1.720    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.120     1.840    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.532%)  route 0.051ns (18.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.679     1.719    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_fdre_C_Q)         0.128     1.847 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/Q
                         net (fo=1, routed)           0.051     1.898    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[1]
    SLICE_X7Y161         LUT4 (Prop_lut4_I1_O)        0.099     1.997 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.997    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[2]_i_1_n_0
    SLICE_X7Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.956     2.084    i2c_config_m0/i2c_master_top_m0/byte_controller/CLK
    SLICE_X7Y161         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                         clock pessimism             -0.366     1.719    
    SLICE_X7Y161         FDRE (Hold_fdre_C_D)         0.092     1.811    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.553%)  route 0.149ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.679     1.719    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X4Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.141     1.860 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=6, routed)           0.149     2.009    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg_0
    SLICE_X2Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.957     2.085    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X2Y160         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                         clock pessimism             -0.327     1.759    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.060     1.819    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.677%)  route 0.142ns (43.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.677     1.717    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X7Y165         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.141     1.858 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/Q
                         net (fo=11, routed)          0.142     2.000    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[4]
    SLICE_X6Y165         LUT4 (Prop_lut4_I2_O)        0.045     2.045 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.045    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1__1_n_0
    SLICE_X6Y165         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.952     2.080    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/CLK
    SLICE_X6Y165         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism             -0.351     1.730    
    SLICE_X6Y165         FDRE (Hold_fdre_C_D)         0.120     1.850    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y153   cmos_select_inst/key_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y155   cmos_select_inst/key_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y155   cmos_select_inst/key_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y156   cmos_select_inst/key_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y156   cmos_select_inst/key_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y156   cmos_select_inst/key_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y156   cmos_select_inst/key_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y153   cmos_select_inst/key_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y153   cmos_select_inst/key_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y162  i2c_config_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X12Y162  i2c_config_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X10Y163  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y162   i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y163  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y161   i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y162  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y161  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y162   i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y164  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y161   i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y161  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y162   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y163   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y163   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y163   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y162   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y162   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y162   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y161   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.604ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.762ns,  Total Violation       -3.050ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.538ns (6.745%)  route 7.438ns (93.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 18.704 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          2.151    14.678    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.440    18.704    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    18.704    
                         clock uncertainty           -0.035    18.669    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.282    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.538ns (6.950%)  route 7.203ns (93.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.916    14.443    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.000    18.668    
                         clock uncertainty           -0.035    18.632    
    SLICE_X49Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.464    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.000    18.668    
                         clock uncertainty           -0.035    18.632    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.464    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.000    18.668    
                         clock uncertainty           -0.035    18.632    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.464    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 18.668 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    14.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    18.668    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.000    18.668    
                         clock uncertainty           -0.035    18.632    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    18.464    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.035    18.630    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.462    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.035    18.630    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.462    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.035    18.630    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.462    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    14.215    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.035    18.630    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    18.462    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.538ns (7.170%)  route 6.965ns (92.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 18.666 - 11.904 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.417     1.417 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.077     4.494    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     4.599 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     5.180    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     5.261 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     6.702    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     7.135 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    12.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    12.527 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.678    14.205    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363    13.267 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320    16.587    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    16.671 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    17.188    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.265 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    18.666    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    18.666    
                         clock uncertainty           -0.035    18.630    
    SLICE_X49Y38         FDSE (Setup_fdse_C_CE)      -0.168    18.462    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  4.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.506ns
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598     3.949    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.033 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517     4.550    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.627 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.258     5.885    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     6.954 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     6.954    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.367     7.506    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.109     7.397    
                         clock uncertainty            0.035     7.432    
    SLICE_X14Y115        FDRE (Hold_fdre_C_D)         0.284     7.716    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.716    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598     3.949    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.033 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517     4.550    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.627 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.247     5.874    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     6.943 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     6.943    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.358     7.497    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.111     7.386    
                         clock uncertainty            0.035     7.421    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.284     7.705    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.705    
                         arrival time                           6.943    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.595ns
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598     3.949    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.033 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517     4.550    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.627 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.346     5.973    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     7.042 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     7.042    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.456     7.595    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.110     7.485    
                         clock uncertainty            0.035     7.520    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.284     7.804    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.804    
                         arrival time                           7.042    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.656ns
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598     3.949    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084     4.033 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517     4.550    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.627 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.398     6.025    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     7.094 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     7.094    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.517     7.656    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.119     7.537    
                         clock uncertainty            0.035     7.572    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.284     7.856    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.856    
                         arrival time                           7.094    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.128ns (10.851%)  route 1.052ns (89.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.597     2.716    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128     2.844 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=7, routed)           1.052     3.896    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     4.014    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism             -0.234     3.780    
                         clock uncertainty            0.035     3.816    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.007     3.823    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.226ns (17.807%)  route 1.043ns (82.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.563     2.682    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     2.810 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           1.043     3.853    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y107        LUT5 (Prop_lut5_I3_O)        0.098     3.951 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     3.951    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.977    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.234     3.743    
                         clock uncertainty            0.035     3.779    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.871    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.226ns (17.454%)  route 1.069ns (82.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.628     2.748    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.128     2.876 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           1.069     3.945    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.098     4.043 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.043    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.900     4.042    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.237     3.805    
                         clock uncertainty            0.035     3.840    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     3.960    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.960    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.518%)  route 1.056ns (83.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.570     2.689    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     2.853 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          1.056     3.910    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.045     3.955 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     3.955    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.840     3.983    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.271     3.712    
                         clock uncertainty            0.035     3.748    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.121     3.869    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.227ns (17.793%)  route 1.049ns (82.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.564     2.683    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.128     2.811 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           1.049     3.860    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X40Y107        LUT5 (Prop_lut5_I2_O)        0.099     3.959 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.977    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.234     3.743    
                         clock uncertainty            0.035     3.779    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.871    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.871    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.226ns (17.622%)  route 1.057ns (82.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.788    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.094    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.120 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.598     2.717    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.128     2.845 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=7, routed)           1.057     3.902    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.098     4.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.000    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     4.014    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.234     3.780    
                         clock uncertainty            0.035     3.816    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092     3.908    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.277%)  route 0.516ns (59.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.516     0.864    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y108         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.147%)  route 0.459ns (56.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.807    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.844ns  (logic 0.348ns (41.238%)  route 0.496ns (58.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.844    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y108         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.478%)  route 0.401ns (53.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.401     0.749    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.168%)  route 0.499ns (56.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.499     0.878    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.589%)  route 0.354ns (50.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.354     0.702    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.790ns  (logic 0.379ns (47.961%)  route 0.411ns (52.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.411     0.790    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.436%)  route 0.388ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.388     0.767    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.540%)  route 0.356ns (48.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     0.735    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.477%)  route 0.357ns (48.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.357     0.736    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.072     7.928    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  7.192    





---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.019ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.040%)  route 0.523ns (57.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.523     0.902    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y105        FDRE (Setup_fdre_C_D)       -0.079     7.921    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.819%)  route 0.506ns (57.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.516%)  route 0.384ns (52.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.384     0.732    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.222%)  route 0.374ns (51.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.374     0.722    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.616%)  route 0.368ns (51.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.716    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y107        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.642%)  route 0.470ns (55.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.470     0.849    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.144%)  route 0.397ns (47.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.397     0.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.774%)  route 0.337ns (49.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.337     0.685    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.672%)  route 0.367ns (51.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.715    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y105        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.866%)  route 0.366ns (49.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     0.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.180    





---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.966ns  (logic 0.348ns (36.025%)  route 0.618ns (63.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.618     0.966    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X0Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.030ns  (logic 0.379ns (36.812%)  route 0.651ns (63.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.651     1.030    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.070     7.930    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.348ns (41.183%)  route 0.497ns (58.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.497     0.845    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y78          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.348ns (41.200%)  route 0.497ns (58.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.497     0.845    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.206%)  route 0.457ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.805    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.200     7.800    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.782ns  (logic 0.348ns (44.486%)  route 0.434ns (55.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.434     0.782    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.819%)  route 0.467ns (55.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.467     0.846    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.092%)  route 0.347ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.347     0.695    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X1Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.394%)  route 0.373ns (49.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.752    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  7.175    





---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.402ns  (logic 0.379ns (27.024%)  route 1.023ns (72.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           1.023     1.402    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X45Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)       -0.074     7.926    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.853%)  route 0.525ns (60.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.525     0.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.206     7.794    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.228%)  route 0.476ns (57.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     0.824    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.948%)  route 0.393ns (53.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.393     0.741    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.206     7.794    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.766%)  route 0.487ns (56.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.487     0.866    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.374%)  route 0.371ns (51.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.371     0.719    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X45Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.654%)  route 0.367ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.367     0.715    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.778%)  route 0.365ns (51.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365     0.713    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.860%)  route 0.466ns (55.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.466     0.845    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.263%)  route 0.458ns (54.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.458     0.837    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  7.088    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  cmos1_pclk

Setup :            9  Failing Endpoints,  Worst Slack       -4.510ns,  Total Violation      -28.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.510ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        7.105ns  (logic 0.484ns (6.812%)  route 6.621ns (93.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          6.621  3606.257    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3606.362 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000  3606.362    camera_delay_inst/key_sig_reg[0]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.030  3601.851    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.851    
                         arrival time                       -3606.362    
  -------------------------------------------------------------------
                         slack                                 -4.510    

Slack (VIOLATED) :        -3.312ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.952ns  (logic 0.484ns (8.132%)  route 5.468ns (91.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.468  3605.104    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.209 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000  3605.209    camera_delay_inst/key_sig_reg[3]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076  3601.897    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                       3601.897    
                         arrival time                       -3605.209    
  -------------------------------------------------------------------
                         slack                                 -3.312    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.814ns  (logic 0.484ns (8.325%)  route 5.330ns (91.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.330  3604.966    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.071 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000  3605.071    camera_delay_inst/key_sig_reg[6]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.074  3601.895    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                       3601.895    
                         arrival time                       -3605.071    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.777ns  (logic 0.484ns (8.377%)  route 5.293ns (91.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.293  3604.929    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.034 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000  3605.034    camera_delay_inst/key_sig_reg[1]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.072  3601.893    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                       3601.893    
                         arrival time                       -3605.034    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.656ns  (logic 0.484ns (8.558%)  route 5.172ns (91.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.172  3604.808    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3604.913 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000  3604.913    camera_delay_inst/key_sig_reg[5]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.074  3601.895    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                       3601.895    
                         arrival time                       -3604.913    
  -------------------------------------------------------------------
                         slack                                 -3.017    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.509ns  (logic 0.484ns (8.785%)  route 5.025ns (91.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.025  3604.661    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.766 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000  3604.766    camera_delay_inst/key_sig_reg[7]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.033  3601.854    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                       3601.854    
                         arrival time                       -3604.766    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.411ns  (logic 0.484ns (8.945%)  route 4.927ns (91.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.530  3604.166    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.105  3604.271 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.397  3604.667    camera_delay_inst/D[0]
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X3Y152         FDRE (Setup_fdre_C_D)       -0.027  3601.794    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.794    
                         arrival time                       -3604.667    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.398ns  (logic 0.484ns (8.966%)  route 4.914ns (91.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.914  3604.550    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.655 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000  3604.655    camera_delay_inst/key_sig_reg[2]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.032  3601.853    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                       3601.853    
                         arrival time                       -3604.655    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.171ns  (logic 0.484ns (9.359%)  route 4.687ns (90.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 3601.856 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.687  3604.323    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.428 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000  3604.428    camera_delay_inst/key_sig_reg[4]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.363  3596.371 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.320  3599.691    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084  3599.775 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3600.292    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.369 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.856    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000  3601.856    
                         clock uncertainty           -0.035  3601.821    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.032  3601.853    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                       3601.853    
                         arrival time                       -3604.428    
  -------------------------------------------------------------------
                         slack                                 -2.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.388ns (8.581%)  route 4.133ns (91.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.746ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     0.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     2.441    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     2.519 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.488     4.007    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.304     4.311 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.133     8.444    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.084     8.528 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000     8.528    camera_delay_inst/key_sig_reg[4]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.607     7.746    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000     7.746    
                         clock uncertainty            0.035     7.781    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.222     8.003    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.003    
                         arrival time                           8.528    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.186ns (5.997%)  route 2.916ns (94.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.754     4.618    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.045     4.663 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.162     4.825    camera_delay_inst/D[0]
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     4.103    camera_delay_inst/CLK
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty            0.035     4.138    
    SLICE_X3Y152         FDRE (Hold_fdre_C_D)         0.076     4.214    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.186ns (5.884%)  route 2.975ns (94.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.975     4.839    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     4.884 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000     4.884    camera_delay_inst/key_sig_reg[2]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     4.102    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000     4.102    
                         clock uncertainty            0.035     4.137    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.092     4.229    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.186ns (5.782%)  route 3.031ns (94.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.031     4.895    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     4.940 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000     4.940    camera_delay_inst/key_sig_reg[5]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     4.103    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty            0.035     4.138    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     4.259    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.186ns (5.744%)  route 3.052ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.052     4.916    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     4.961 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000     4.961    camera_delay_inst/key_sig_reg[7]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     4.102    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000     4.102    
                         clock uncertainty            0.035     4.137    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.092     4.229    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.961    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.186ns (5.560%)  route 3.159ns (94.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.159     5.023    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.068 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000     5.068    camera_delay_inst/key_sig_reg[1]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     4.103    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty            0.035     4.138    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.120     4.258    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           5.068    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.186ns (5.503%)  route 3.194ns (94.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.194     5.058    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.103 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000     5.103    camera_delay_inst/key_sig_reg[6]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     4.103    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty            0.035     4.138    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     4.259    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.186ns (5.456%)  route 3.223ns (94.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.223     5.087    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.132 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    camera_delay_inst/key_sig_reg[3]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     4.103    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000     4.103    
                         clock uncertainty            0.035     4.138    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     4.259    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.186ns (5.482%)  route 3.207ns (94.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.207     5.071    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     5.116 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.116    camera_delay_inst/key_sig_reg[0]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.309     2.763    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.819 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     3.114    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.143 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     4.102    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000     4.102    
                         clock uncertainty            0.035     4.137    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.091     4.228    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           5.116    
  -------------------------------------------------------------------
                         slack                                  0.888    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.538ns (6.745%)  route 7.438ns (93.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 17.971 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          2.151    15.556    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.440    17.971    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    17.971    
                         clock uncertainty           -0.035    17.935    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.548    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.538ns (6.950%)  route 7.203ns (93.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.916    15.321    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.000    17.934    
                         clock uncertainty           -0.035    17.898    
    SLICE_X49Y40         FDRE (Setup_fdre_C_CE)      -0.168    17.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.000    17.934    
                         clock uncertainty           -0.035    17.898    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    17.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.000    17.934    
                         clock uncertainty           -0.035    17.898    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    17.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.538ns (7.081%)  route 7.060ns (92.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns = ( 17.934 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.773    15.178    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.403    17.934    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.000    17.934    
                         clock uncertainty           -0.035    17.898    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.168    17.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.000    17.932    
                         clock uncertainty           -0.035    17.896    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    17.728    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.000    17.932    
                         clock uncertainty           -0.035    17.896    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    17.728    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.000    17.932    
                         clock uncertainty           -0.035    17.896    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    17.728    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.538ns (7.161%)  route 6.975ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.688    15.093    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.000    17.932    
                         clock uncertainty           -0.035    17.896    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.168    17.728    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 0.538ns (7.170%)  route 6.965ns (92.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.028ns = ( 17.932 - 11.904 ) 
    Source Clock Delay      (SCD):    7.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.943     5.372    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.477 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.581     6.058    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.139 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.441     7.580    camera_delay_inst/CLK
    SLICE_X2Y110         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433     8.013 r  camera_delay_inst/cmos_href_buf_reg[2]/Q
                         net (fo=8, routed)           5.287    13.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X48Y41         LUT2 (Prop_lut2_I0_O)        0.105    13.405 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=37, routed)          1.678    15.083    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351    13.255 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598    15.853    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    15.937 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517    16.454    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.531 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.401    17.932    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y38         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    17.932    
                         clock uncertainty           -0.035    17.896    
    SLICE_X49Y38         FDSE (Setup_fdse_C_CE)      -0.168    17.728    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  2.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.567     3.139    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.627 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.627    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.836     3.448    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X14Y115        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.269     3.179    
                         clock uncertainty            0.035     3.214    
    SLICE_X14Y115        FDRE (Hold_fdre_C_D)         0.131     3.345    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.560     3.132    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.620 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.620    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.830     3.442    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y109        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.270     3.172    
                         clock uncertainty            0.035     3.207    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.131     3.338    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.601     3.173    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.661 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.661    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.874     3.486    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X2Y90          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.273     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     3.379    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.379    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.631     3.204    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.692 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.692    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.906     3.518    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X60Y47         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.274     3.244    
                         clock uncertainty            0.035     3.279    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.131     3.410    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.128ns (10.851%)  route 1.052ns (89.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.597     3.169    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128     3.297 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=7, routed)           1.052     4.349    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     3.484    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism             -0.234     3.250    
                         clock uncertainty            0.035     3.285    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.007     3.292    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.226ns (17.807%)  route 1.043ns (82.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.563     3.135    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.128     3.263 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           1.043     4.306    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y107        LUT5 (Prop_lut5_I3_O)        0.098     4.404 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.404    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.447    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.234     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.340    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.226ns (17.454%)  route 1.069ns (82.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.628     3.201    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.128     3.329 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           1.069     4.398    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.098     4.496 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.496    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.900     3.512    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.237     3.275    
                         clock uncertainty            0.035     3.310    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     3.430    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.209ns (16.518%)  route 1.056ns (83.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.570     3.142    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     3.306 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          1.056     4.362    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]
    SLICE_X14Y108        LUT4 (Prop_lut4_I0_O)        0.045     4.407 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     4.407    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.840     3.453    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.271     3.182    
                         clock uncertainty            0.035     3.217    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.121     3.338    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.227ns (17.793%)  route 1.049ns (82.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.564     3.136    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.128     3.264 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           1.049     4.313    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X40Y107        LUT5 (Prop_lut5_I2_O)        0.099     4.412 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.412    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.835     3.447    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.234     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.092     3.340    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.226ns (17.622%)  route 1.057ns (82.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.975     2.241    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.286 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.261     2.547    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.573 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.598     3.170    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.128     3.298 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=7, routed)           1.057     4.355    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.098     4.453 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.453    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.871     3.484    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism             -0.234     3.250    
                         clock uncertainty            0.035     3.285    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092     3.377    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.277%)  route 0.516ns (59.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.516     0.864    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y108         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.147%)  route 0.459ns (56.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.807    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.844ns  (logic 0.348ns (41.238%)  route 0.496ns (58.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.844    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y108         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.478%)  route 0.401ns (53.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.401     0.749    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.168%)  route 0.499ns (56.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.499     0.878    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.589%)  route 0.354ns (50.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.354     0.702    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.790ns  (logic 0.379ns (47.961%)  route 0.411ns (52.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.411     0.790    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X4Y110         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.436%)  route 0.388ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.388     0.767    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.540%)  route 0.356ns (48.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     0.735    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X3Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.477%)  route 0.357ns (48.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.357     0.736    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y109         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.072     7.928    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  7.192    





---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.019ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.040%)  route 0.523ns (57.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.523     0.902    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y105        FDRE (Setup_fdre_C_D)       -0.079     7.921    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.819%)  route 0.506ns (57.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.732ns  (logic 0.348ns (47.516%)  route 0.384ns (52.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.384     0.732    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.222%)  route 0.374ns (51.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.374     0.722    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.616%)  route 0.368ns (51.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.716    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y107        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.642%)  route 0.470ns (55.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.470     0.849    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.144%)  route 0.397ns (47.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.397     0.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X45Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.685ns  (logic 0.348ns (50.774%)  route 0.337ns (49.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.337     0.685    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y106        FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.672%)  route 0.367ns (51.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.715    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y105        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.866%)  route 0.366ns (49.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     0.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y107        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  7.180    





---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.966ns  (logic 0.348ns (36.025%)  route 0.618ns (63.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.618     0.966    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X0Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.030ns  (logic 0.379ns (36.812%)  route 0.651ns (63.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.651     1.030    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.070     7.930    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.348ns (41.183%)  route 0.497ns (58.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.497     0.845    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y78          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.348ns (41.200%)  route 0.497ns (58.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.497     0.845    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.206%)  route 0.457ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.805    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.200     7.800    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.782ns  (logic 0.348ns (44.486%)  route 0.434ns (55.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.434     0.782    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.819%)  route 0.467ns (55.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.467     0.846    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.092%)  route 0.347ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.347     0.695    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X1Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.394%)  route 0.373ns (49.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.752    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y76          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  7.175    





---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.402ns  (logic 0.379ns (27.024%)  route 1.023ns (72.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           1.023     1.402    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X45Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)       -0.074     7.926    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.853%)  route 0.525ns (60.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.525     0.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.206     7.794    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.228%)  route 0.476ns (57.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     0.824    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.208     7.792    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.741ns  (logic 0.348ns (46.948%)  route 0.393ns (53.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.393     0.741    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.206     7.794    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.766%)  route 0.487ns (56.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.487     0.866    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.374%)  route 0.371ns (51.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.371     0.719    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X45Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.654%)  route 0.367ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.367     0.715    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X44Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.778%)  route 0.365ns (51.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365     0.713    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.860%)  route 0.466ns (55.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.466     0.845    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X44Y35         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.263%)  route 0.458ns (54.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.458     0.837    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y36         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  7.088    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  cmos2_pclk

Setup :            9  Failing Endpoints,  Worst Slack       -5.244ns,  Total Violation      -34.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.244ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        7.105ns  (logic 0.484ns (6.812%)  route 6.621ns (93.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          6.621  3606.257    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3606.362 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000  3606.362    camera_delay_inst/key_sig_reg[0]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.030  3601.117    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.117    
                         arrival time                       -3606.362    
  -------------------------------------------------------------------
                         slack                                 -5.244    

Slack (VIOLATED) :        -4.046ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.952ns  (logic 0.484ns (8.132%)  route 5.468ns (91.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.468  3605.104    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.209 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000  3605.209    camera_delay_inst/key_sig_reg[3]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.076  3601.163    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                       3601.163    
                         arrival time                       -3605.209    
  -------------------------------------------------------------------
                         slack                                 -4.046    

Slack (VIOLATED) :        -3.909ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.814ns  (logic 0.484ns (8.325%)  route 5.330ns (91.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.330  3604.966    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.071 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000  3605.071    camera_delay_inst/key_sig_reg[6]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.074  3601.161    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                       3601.161    
                         arrival time                       -3605.071    
  -------------------------------------------------------------------
                         slack                                 -3.909    

Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.777ns  (logic 0.484ns (8.377%)  route 5.293ns (91.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.293  3604.929    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3605.034 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000  3605.034    camera_delay_inst/key_sig_reg[1]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.072  3601.159    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                       3601.159    
                         arrival time                       -3605.034    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.751ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.656ns  (logic 0.484ns (8.558%)  route 5.172ns (91.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.172  3604.808    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.105  3604.913 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000  3604.913    camera_delay_inst/key_sig_reg[5]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X2Y152         FDRE (Setup_fdre_C_D)        0.074  3601.161    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                       3601.161    
                         arrival time                       -3604.913    
  -------------------------------------------------------------------
                         slack                                 -3.751    

Slack (VIOLATED) :        -3.646ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.509ns  (logic 0.484ns (8.785%)  route 5.025ns (91.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          5.025  3604.661    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.766 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000  3604.766    camera_delay_inst/key_sig_reg[7]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.033  3601.120    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                       3601.120    
                         arrival time                       -3604.766    
  -------------------------------------------------------------------
                         slack                                 -3.646    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.411ns  (logic 0.484ns (8.945%)  route 4.927ns (91.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.530  3604.166    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.105  3604.271 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.397  3604.667    camera_delay_inst/D[0]
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X3Y152         FDRE (Setup_fdre_C_D)       -0.027  3601.060    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.060    
                         arrival time                       -3604.667    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.398ns  (logic 0.484ns (8.966%)  route 4.914ns (91.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.914  3604.550    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.655 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000  3604.655    camera_delay_inst/key_sig_reg[2]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.032  3601.119    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                       3601.119    
                         arrival time                       -3604.655    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -3.309ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        5.171ns  (logic 0.484ns (9.359%)  route 4.687ns (90.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 3601.123 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 3599.257 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851  3595.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717  3597.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607  3599.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379  3599.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.687  3604.323    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105  3604.428 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000  3604.428    camera_delay_inst/key_sig_reg[4]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.351  3596.359 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.598  3598.957    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084  3599.041 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.517  3599.558    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3599.635 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488  3601.122    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000  3601.122    
                         clock uncertainty           -0.035  3601.087    
    SLICE_X3Y153         FDRE (Setup_fdre_C_D)        0.032  3601.119    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                       3601.119    
                         arrival time                       -3604.428    
  -------------------------------------------------------------------
                         slack                                 -3.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.186ns (5.997%)  route 2.916ns (94.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.754     4.618    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.045     4.663 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.162     4.825    camera_delay_inst/D[0]
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     3.573    camera_delay_inst/CLK
    SLICE_X3Y152         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000     3.573    
                         clock uncertainty            0.035     3.608    
    SLICE_X3Y152         FDRE (Hold_fdre_C_D)         0.076     3.684    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.186ns (5.936%)  route 2.947ns (94.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.947     4.811    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     4.856 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000     4.856    camera_delay_inst/key_sig_reg[4]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     3.572    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000     3.572    
                         clock uncertainty            0.035     3.607    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.092     3.699    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           4.856    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.186ns (5.884%)  route 2.975ns (94.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.975     4.839    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     4.884 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000     4.884    camera_delay_inst/key_sig_reg[2]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     3.572    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000     3.572    
                         clock uncertainty            0.035     3.607    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.092     3.699    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.186ns (5.782%)  route 3.031ns (94.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.031     4.895    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     4.940 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000     4.940    camera_delay_inst/key_sig_reg[5]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     3.573    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000     3.573    
                         clock uncertainty            0.035     3.608    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     3.729    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.186ns (5.744%)  route 3.052ns (94.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.052     4.916    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     4.961 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000     4.961    camera_delay_inst/key_sig_reg[7]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     3.572    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000     3.572    
                         clock uncertainty            0.035     3.607    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.092     3.699    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           4.961    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.186ns (5.560%)  route 3.159ns (94.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.159     5.023    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.068 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000     5.068    camera_delay_inst/key_sig_reg[1]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     3.573    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000     3.573    
                         clock uncertainty            0.035     3.608    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.120     3.728    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           5.068    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.186ns (5.503%)  route 3.194ns (94.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.194     5.058    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.103 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000     5.103    camera_delay_inst/key_sig_reg[6]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     3.573    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000     3.573    
                         clock uncertainty            0.035     3.608    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     3.729    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.186ns (5.456%)  route 3.223ns (94.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.223     5.087    cmos_select_inst/key_sig_reg_n_0
    SLICE_X2Y152         LUT3 (Prop_lut3_I2_O)        0.045     5.132 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    camera_delay_inst/key_sig_reg[3]
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.960     3.573    camera_delay_inst/CLK
    SLICE_X2Y152         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000     3.573    
                         clock uncertainty            0.035     3.608    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     3.729    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.186ns (5.482%)  route 3.207ns (94.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.207     5.071    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.045     5.116 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.116    camera_delay_inst/key_sig_reg[0]
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.791     2.233    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.289 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.295     2.583    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.612 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.959     3.572    camera_delay_inst/CLK
    SLICE_X3Y153         FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000     3.572    
                         clock uncertainty            0.035     3.607    
    SLICE_X3Y153         FDRE (Hold_fdre_C_D)         0.091     3.698    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           5.116    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.895ns  (logic 0.348ns (38.878%)  route 0.547ns (61.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.547     0.895    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.207    11.697    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.636%)  route 0.455ns (53.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.455     0.853    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.208    11.696    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.985ns  (logic 0.379ns (38.479%)  route 0.606ns (61.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.606     0.985    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 10.844    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.925%)  route 0.482ns (58.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.482     0.830    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.886ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.939ns  (logic 0.433ns (46.134%)  route 0.506ns (53.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.506     0.939    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.079    11.825    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 10.886    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.279%)  route 0.475ns (57.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.823    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X10Y107        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)       -0.164    11.740    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346     0.694    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.807ns  (logic 0.379ns (46.973%)  route 0.428ns (53.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.428     0.807    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.747    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.113ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.379     0.758    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X10Y109        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 11.113    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.895ns  (logic 0.348ns (38.878%)  route 0.547ns (61.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.547     0.895    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.207    11.697    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.636%)  route 0.455ns (53.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.455     0.853    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.208    11.696    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.985ns  (logic 0.379ns (38.479%)  route 0.606ns (61.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.606     0.985    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 10.844    

Slack (MET) :             10.865ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.925%)  route 0.482ns (58.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.482     0.830    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 10.865    

Slack (MET) :             10.886ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.939ns  (logic 0.433ns (46.134%)  route 0.506ns (53.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.506     0.939    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y107         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)       -0.079    11.825    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 10.886    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.279%)  route 0.475ns (57.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.823    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X10Y107        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)       -0.164    11.740    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.694ns  (logic 0.348ns (50.148%)  route 0.346ns (49.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346     0.694    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.807ns  (logic 0.379ns (46.973%)  route 0.428ns (53.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.428     0.807    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107                                      0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368     0.747    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y106         FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.113ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.379     0.758    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X10Y109        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 11.113    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e1_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.945ns,  Total Violation       -4.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.945ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e1_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        5.178ns  (logic 0.484ns (9.348%)  route 4.694ns (90.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 20.536 - 16.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 19.257 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717    17.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607    19.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379    19.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.530    24.166    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.105    24.271 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.164    24.435    mac_test1/D[0]
    SLICE_X2Y151         FDCE                                         r  mac_test1/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                     16.000    16.000 r  
    K18                                               0.000    16.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000    16.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353    17.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    18.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    19.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.486    20.536    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  mac_test1/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.536    
                         clock uncertainty           -0.035    20.501    
    SLICE_X2Y151         FDCE (Setup_fdce_C_D)       -0.012    20.489    mac_test1/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.489    
                         arrival time                         -24.435    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (e1_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        1.198ns  (logic 0.231ns (19.282%)  route 0.967ns (80.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 17.603 - 16.000 ) 
    Source Clock Delay      (SCD):    2.088ns = ( 17.088 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400    15.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699    16.098    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    16.128 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.960    17.088    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.175    17.263 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.967    18.230    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.056    18.286 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.000    18.286    mac_test1/rst
    SLICE_X0Y152         FDCE                                         r  mac_test1/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                     16.000    16.000 r  
    K18                                               0.000    16.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000    16.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256    16.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640    16.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    16.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.681    17.603    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  mac_test1/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X0Y152         FDCE (Setup_fdce_C_D)        0.014    17.582    mac_test1/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         17.582    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 -0.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.514%)  route 0.876ns (82.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.876     2.740    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.045     2.785 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.000     2.785    mac_test1/rst
    SLICE_X0Y152         FDCE                                         r  mac_test1/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.958     2.126    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X0Y152         FDCE                                         r  mac_test1/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.126    
                         clock uncertainty            0.035     2.161    
    SLICE_X0Y152         FDCE (Hold_fdce_C_D)         0.092     2.253    mac_test1/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             2.513ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.186ns (6.170%)  route 2.829ns (93.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.754     4.618    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.045     4.663 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.075     4.738    mac_test1/D[0]
    SLICE_X2Y151         FDCE                                         r  mac_test1/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.958     2.126    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  mac_test1/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.126    
                         clock uncertainty            0.035     2.161    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.063     2.224    mac_test1/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  2.513    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.823ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.051ns  (logic 0.379ns (36.076%)  route 0.672ns (63.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.672     1.051    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X46Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)       -0.030    11.874    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 10.823    

Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.243%)  route 0.517ns (59.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.865    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X48Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.214    11.690    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             10.887ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.908%)  route 0.463ns (57.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.463     0.811    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.206    11.698    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 10.887    

Slack (MET) :             10.893ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.512%)  route 0.490ns (58.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X48Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.173    11.731    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 10.893    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.524%)  route 0.490ns (58.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X50Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.170    11.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.942%)  route 0.378ns (52.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.378     0.726    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X48Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.367%)  route 0.373ns (49.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.373     0.752    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X48Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.528%)  route 0.371ns (49.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.371     0.750    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 11.081    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.823ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.051ns  (logic 0.379ns (36.076%)  route 0.672ns (63.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.672     1.051    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X46Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)       -0.030    11.874    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 10.823    

Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.243%)  route 0.517ns (59.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.865    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X48Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.214    11.690    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             10.887ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.908%)  route 0.463ns (57.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.463     0.811    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.206    11.698    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 10.887    

Slack (MET) :             10.893ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.512%)  route 0.490ns (58.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X48Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.173    11.731    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 10.893    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.524%)  route 0.490ns (58.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X50Y108        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.170    11.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.942%)  route 0.378ns (52.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.378     0.726    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X48Y106        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.367%)  route 0.373ns (49.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.373     0.752    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X48Y107        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.528%)  route 0.371ns (49.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.371     0.750    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y105        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 11.081    





---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.694ns (19.089%)  route 2.942ns (80.911%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.388     4.654    mac_test4/mac_top0/mac_rx0/arp0/e4_rxc_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.379     5.033 f  mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/Q
                         net (fo=84, routed)          1.904     6.937    mac_test4/mac_top0/mac_rx0/arp0/arp_cache_reg[79]
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.105     7.042 f  mac_test4/mac_top0/mac_rx0/arp0/state[1]_i_9__2/O
                         net (fo=1, routed)           0.552     7.594    mac_test4/mac_top0/mac_rx0/arp0/state[1]_i_9__2_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.105     7.699 r  mac_test4/mac_top0/mac_rx0/arp0/state[1]_i_3__13/O
                         net (fo=1, routed)           0.485     8.184    mac_test4/mac_top0/cache0/wait_cnt_reg[27]
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.105     8.289 r  mac_test4/mac_top0/cache0/state[1]_i_1__29/O
                         net (fo=1, routed)           0.000     8.289    mac_test4/mac_top0_n_8
    SLICE_X3Y66          FDCE                                         r  mac_test4/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.343    12.388    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  mac_test4/state_reg[1]/C
                         clock pessimism              0.000    12.388    
                         clock uncertainty           -0.035    12.352    
    SLICE_X3Y66          FDCE (Setup_fdce_C_D)        0.030    12.382    mac_test4/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 2.125ns (68.603%)  route 0.973ns (31.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.973     7.921    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][0]
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[0]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X53Y45         FDCE (Setup_fdce_C_D)       -0.047    12.359    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.589ns (17.743%)  route 2.731ns (82.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 12.387 - 8.000 ) 
    Source Clock Delay      (SCD):    4.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.388     4.654    mac_test4/mac_top0/mac_rx0/arp0/e4_rxc_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.379     5.033 r  mac_test4/mac_top0/mac_rx0/arp0/arp_found_reg/Q
                         net (fo=84, routed)          2.171     7.204    mac_test4/mac_top0/mac_rx0/arp0/arp_cache_reg[79]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.105     7.309 f  mac_test4/mac_top0/mac_rx0/arp0/state[9]_i_7__5/O
                         net (fo=1, routed)           0.560     7.868    mac_test4/mac_top0/mac_rx0/arp0/state[9]_i_7__5_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.105     7.973 r  mac_test4/mac_top0/mac_rx0/arp0/state[9]_i_1__6/O
                         net (fo=1, routed)           0.000     7.973    mac_test4/mac_top0_n_2
    SLICE_X2Y67          FDCE                                         r  mac_test4/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.342    12.387    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  mac_test4/state_reg[9]/C
                         clock pessimism              0.000    12.387    
                         clock uncertainty           -0.035    12.351    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.072    12.423    mac_test4/state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 2.125ns (69.195%)  route 0.946ns (30.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.946     7.894    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][1]
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[1]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X53Y45         FDCE (Setup_fdce_C_D)       -0.059    12.347    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 2.125ns (69.118%)  route 0.949ns (30.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.949     7.898    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][2]
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[2]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X53Y45         FDCE (Setup_fdce_C_D)       -0.042    12.364    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 2.125ns (69.374%)  route 0.938ns (30.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.938     7.887    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][6]
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[6]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)       -0.042    12.364    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 2.125ns (69.502%)  route 0.932ns (30.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.932     7.881    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][3]
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[3]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X53Y45         FDCE (Setup_fdce_C_D)       -0.039    12.367    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 2.125ns (71.710%)  route 0.838ns (28.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.838     7.787    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][4]
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)       -0.047    12.359    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 2.125ns (72.890%)  route 0.790ns (27.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.790     7.739    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][5]
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[5]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)       -0.059    12.347    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 2.125ns (72.845%)  route 0.792ns (27.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 12.442 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.558     4.823    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.948 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.792     7.741    mac_test4/mac_top0/mac_tx0/udp0/bbstub_dout[7][7]
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.397    12.442    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/C
                         clock pessimism              0.000    12.442    
                         clock uncertainty           -0.035    12.406    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)       -0.039    12.367    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  4.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.185ns (25.942%)  route 0.528ns (74.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.569     1.547    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[11]/Q
                         net (fo=3, routed)           0.528     2.216    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[11]
    SLICE_X36Y57         LUT4 (Prop_lut4_I0_O)        0.044     2.260 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[11]_i_1__2/O
                         net (fo=1, routed)           0.000     2.260    mac_test4/mac_top0/mac_tx0/ipmode/p_0_in[11]
    SLICE_X36Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.840     2.002    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[11]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X36Y57         FDCE (Hold_fdce_C_D)         0.107     2.144    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.450%)  route 0.517ns (73.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.563     1.541    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X59Y57         FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.517     2.199    mac_test4/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][6]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.045     2.244 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.244    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[6]_i_1__6_n_0
    SLICE_X40Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.839     2.001    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X40Y57         FDCE (Hold_fdce_C_D)         0.091     2.127    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.460%)  route 0.525ns (71.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.564     1.542    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164     1.706 r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.525     2.231    mac_test4/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][3]
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.045     2.276 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.276    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[3]_i_1__6_n_0
    SLICE_X38Y55         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.840     2.002    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121     2.158    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.183ns (25.525%)  route 0.534ns (74.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.569     1.547    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[7]/Q
                         net (fo=3, routed)           0.534     2.222    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[7]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.042     2.264 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.264    mac_test4/mac_top0/mac_tx0/ipmode/p_0_in[7]
    SLICE_X36Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.841     2.003    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[7]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.107     2.145    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.333%)  route 0.520ns (73.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.570     1.548    mac_test4/mac_top0/mac_rx0/arp0/e4_rxc_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141     1.689 r  mac_test4/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[45]/Q
                         net (fo=2, routed)           0.520     2.209    mac_test4/mac_top0/cache0/arp_rec_source_ip_addr_reg[31][45]
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.045     2.254 r  mac_test4/mac_top0/cache0/arp_destination_mac_addr[45]_i_1__2/O
                         net (fo=1, routed)           0.000     2.254    mac_test4/mac_top0/mac_tx0/arp_tx0/destination_mac_addr_reg[47][45]
    SLICE_X9Y61          FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.844     2.006    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.035     2.041    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.091     2.132    mac_test4/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.185ns (24.846%)  route 0.560ns (75.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.569     1.547    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[6]/Q
                         net (fo=3, routed)           0.560     2.247    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[6]
    SLICE_X34Y57         LUT4 (Prop_lut4_I0_O)        0.044     2.291 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.291    mac_test4/mac_top0/mac_tx0/ipmode/p_0_in[6]
    SLICE_X34Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.840     2.002    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X34Y57         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[6]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)         0.131     2.168    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.161%)  route 0.553ns (74.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.567     1.545    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[12]/Q
                         net (fo=3, routed)           0.553     2.239    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[12]
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.045     2.284 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.284    mac_test4/mac_top0/mac_tx0/ipmode/p_0_in[12]
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.841     2.003    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[12]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X34Y56         FDCE (Hold_fdce_C_D)         0.120     2.158    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.207ns (27.562%)  route 0.544ns (72.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.567     1.545    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.709 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[1]/Q
                         net (fo=3, routed)           0.544     2.253    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[1]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043     2.296 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.296    mac_test4/mac_top0/mac_tx0/ipmode/p_0_in[1]
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.841     2.003    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[1]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X34Y56         FDCE (Hold_fdce_C_D)         0.131     2.169    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.245ns (32.583%)  route 0.507ns (67.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.567     1.545    mac_test4/mac_top0/mac_rx0/ip0/e4_rxc_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.148     1.693 r  mac_test4/mac_top0/mac_rx0/ip0/ip_total_data_length_reg[3]/Q
                         net (fo=3, routed)           0.507     2.200    mac_test4/mac_top0/mac_tx0/ipmode/ip_total_data_length[3]
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.097     2.297 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.297    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length[3]_i_1__2_n_0
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.841     2.003    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X34Y56         FDCE (Hold_fdce_C_D)         0.131     2.169    mac_test4/mac_top0/mac_tx0/ipmode/ip_send_data_length_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.143%)  route 0.508ns (70.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.564     1.542    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164     1.706 r  mac_test4/mac_top0/icmp0/icmp_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.508     2.214    mac_test4/mac_top0/mac_tx0/ipmode/icmp_tx_data_reg[7][0]
    SLICE_X40Y55         LUT5 (Prop_lut5_I4_O)        0.045     2.259 r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.259    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data[0]_i_1__6_n_0
    SLICE_X40Y55         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.840     2.002    mac_test4/mac_top0/mac_tx0/ipmode/e4_gtxc_OBUF_BUFG
    SLICE_X40Y55         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     2.128    mac_test4/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e2_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.743ns,  Total Violation       -4.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e2_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        5.014ns  (logic 0.484ns (9.653%)  route 4.530ns (90.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 20.531 - 16.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 19.257 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717    17.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607    19.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379    19.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.530    24.166    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.105    24.271 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.000    24.271    mac_test2/D[0]
    SLICE_X3Y151         FDCE                                         r  mac_test2/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                     16.000    16.000 r  
    J20                                               0.000    16.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000    16.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348    17.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    18.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.486    20.531    mac_test2/e4_gtxc_OBUF_BUFG
    SLICE_X3Y151         FDCE                                         r  mac_test2/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.531    
                         clock uncertainty           -0.035    20.495    
    SLICE_X3Y151         FDCE (Setup_fdce_C_D)        0.033    20.528    mac_test2/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -24.271    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e2_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        2.212ns  (logic 0.484ns (21.876%)  route 1.728ns (78.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 20.531 - 16.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 19.257 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717    17.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607    19.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379    19.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          1.454    21.090    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.105    21.195 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.274    21.469    mac_test2/rst
    SLICE_X1Y151         FDCE                                         r  mac_test2/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                     16.000    16.000 r  
    J20                                               0.000    16.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000    16.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348    17.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    18.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.486    20.531    mac_test2/e4_gtxc_OBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  mac_test2/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    20.531    
                         clock uncertainty           -0.035    20.495    
    SLICE_X1Y151         FDCE (Setup_fdce_C_D)       -0.027    20.468    mac_test2/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         20.468    
                         arrival time                         -21.469    
  -------------------------------------------------------------------
                         slack                                 -1.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.611%)  route 1.005ns (84.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.876     2.740    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.045     2.785 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.129     2.914    mac_test2/rst
    SLICE_X1Y151         FDCE                                         r  mac_test2/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.958     2.120    mac_test2/e4_gtxc_OBUF_BUFG
    SLICE_X1Y151         FDCE                                         r  mac_test2/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.120    
                         clock uncertainty            0.035     2.155    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.076     2.231    mac_test2/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             2.415ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.186ns (6.326%)  route 2.754ns (93.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.754     4.618    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.045     4.663 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.000     4.663    mac_test2/D[0]
    SLICE_X3Y151         FDCE                                         r  mac_test2/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.958     2.120    mac_test2/e4_gtxc_OBUF_BUFG
    SLICE_X3Y151         FDCE                                         r  mac_test2/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.120    
                         clock uncertainty            0.035     2.155    
    SLICE_X3Y151         FDCE (Hold_fdce_C_D)         0.092     2.247    mac_test2/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           4.663    
  -------------------------------------------------------------------
                         slack                                  2.415    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.828ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.828ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.013ns  (logic 0.433ns (42.747%)  route 0.580ns (57.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.580     1.013    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X1Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)       -0.063    11.841    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 10.828    

Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.806ns  (logic 0.398ns (49.401%)  route 0.408ns (50.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.408     0.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.199    11.705    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 10.899    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.930ns  (logic 0.433ns (46.576%)  route 0.497ns (53.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.497     0.930    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 10.901    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.024%)  route 0.523ns (57.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.523     0.902    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.948ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.491%)  route 0.401ns (53.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.401     0.749    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.207    11.697    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 10.948    

Slack (MET) :             10.949ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.880ns  (logic 0.433ns (49.189%)  route 0.447ns (50.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.447     0.880    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X3Y72          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 10.949    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.749ns  (logic 0.398ns (53.168%)  route 0.351ns (46.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.351     0.749    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.199    11.705    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.734ns  (logic 0.348ns (47.380%)  route 0.386ns (52.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.386     0.734    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)       -0.212    11.692    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.651%)  route 0.382ns (52.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.971ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.074%)  route 0.481ns (55.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.481     0.860    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 10.971    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.828ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.828ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.013ns  (logic 0.433ns (42.747%)  route 0.580ns (57.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.580     1.013    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X1Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)       -0.063    11.841    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 10.828    

Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.806ns  (logic 0.398ns (49.401%)  route 0.408ns (50.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.408     0.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.199    11.705    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 10.899    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.930ns  (logic 0.433ns (46.576%)  route 0.497ns (53.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.497     0.930    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 10.901    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.024%)  route 0.523ns (57.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.523     0.902    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.948ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.491%)  route 0.401ns (53.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.401     0.749    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.207    11.697    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 10.948    

Slack (MET) :             10.949ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.880ns  (logic 0.433ns (49.189%)  route 0.447ns (50.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.447     0.880    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X3Y72          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 10.949    

Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.749ns  (logic 0.398ns (53.168%)  route 0.351ns (46.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.351     0.749    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X1Y75          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.199    11.705    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.734ns  (logic 0.348ns (47.380%)  route 0.386ns (52.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.386     0.734    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)       -0.212    11.692    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.651%)  route 0.382ns (52.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y73          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.971ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.074%)  route 0.481ns (55.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76                                       0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.481     0.860    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y74          FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 10.971    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e3_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.775ns,  Total Violation       -4.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.775ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e3_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        5.287ns  (logic 0.484ns (9.155%)  route 4.803ns (90.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 20.831 - 16.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 19.257 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717    17.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607    19.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379    19.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          4.530    24.166    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.105    24.271 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.273    24.543    mac_test3/D[0]
    SLICE_X0Y151         FDCE                                         r  mac_test3/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                     16.000    16.000 r  
    V13                                               0.000    16.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000    16.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386    17.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    19.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.488    20.831    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X0Y151         FDCE                                         r  mac_test3/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.831    
                         clock uncertainty           -0.035    20.796    
    SLICE_X0Y151         FDCE (Setup_fdce_C_D)       -0.027    20.769    mac_test3/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.769    
                         arrival time                         -24.543    
  -------------------------------------------------------------------
                         slack                                 -3.775    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e3_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        2.332ns  (logic 0.484ns (20.758%)  route 1.848ns (79.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 20.676 - 16.000 ) 
    Source Clock Delay      (SCD):    4.257ns = ( 19.257 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851    15.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717    17.568    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.650 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         1.607    19.257    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.379    19.636 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          1.454    21.090    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.105    21.195 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.394    21.588    mac_test3/rst
    SLICE_X0Y149         FDCE                                         r  mac_test3/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                     16.000    16.000 r  
    V13                                               0.000    16.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000    16.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386    17.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    19.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.333    20.676    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X0Y149         FDCE                                         r  mac_test3/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    20.676    
                         clock uncertainty           -0.035    20.641    
    SLICE_X0Y149         FDCE (Setup_fdce_C_D)       -0.027    20.614    mac_test3/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         20.614    
                         arrival time                         -21.588    
  -------------------------------------------------------------------
                         slack                                 -0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.186ns (14.884%)  route 1.064ns (85.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.876     2.740    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y152         LUT3 (Prop_lut3_I1_O)        0.045     2.785 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=11, routed)          0.188     2.972    mac_test3/rst
    SLICE_X0Y149         FDCE                                         r  mac_test3/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.873     2.235    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X0Y149         FDCE                                         r  mac_test3/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.235    
                         clock uncertainty            0.035     2.270    
    SLICE_X0Y149         FDCE (Hold_fdce_C_D)         0.076     2.346    mac_test3/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             2.346ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.186ns (6.085%)  route 2.871ns (93.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=266, routed)         0.683     1.723    cmos_select_inst/sys_clk_BUFG
    SLICE_X1Y152         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          2.754     4.618    cmos_select_inst/key_sig_reg_n_0
    SLICE_X3Y151         LUT3 (Prop_lut3_I1_O)        0.045     4.663 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=4, routed)           0.117     4.779    mac_test3/D[0]
    SLICE_X0Y151         FDCE                                         r  mac_test3/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.960     2.322    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X0Y151         FDCE                                         r  mac_test3/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.322    
                         clock uncertainty            0.035     2.357    
    SLICE_X0Y151         FDCE (Hold_fdce_C_D)         0.076     2.433    mac_test3/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  2.346    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.767ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.969ns  (logic 0.348ns (35.906%)  route 0.621ns (64.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.621     0.969    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)       -0.168    11.736    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.910ns  (logic 0.433ns (47.607%)  route 0.477ns (52.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.477     0.910    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.774ns  (logic 0.398ns (51.451%)  route 0.376ns (48.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.376     0.774    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 10.928    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.089%)  route 0.366ns (47.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.366     0.764    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.203    11.701    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 10.937    

Slack (MET) :             10.941ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.763ns  (logic 0.398ns (52.195%)  route 0.365ns (47.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.365     0.763    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 10.941    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.929%)  route 0.378ns (52.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             10.992ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 10.992    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.805ns  (logic 0.433ns (53.799%)  route 0.372ns (46.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.372     0.805    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.050ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.460%)  route 0.348ns (44.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.348     0.781    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 11.050    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.149%)  route 0.377ns (49.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.377     0.756    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 11.075    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.767ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.969ns  (logic 0.348ns (35.906%)  route 0.621ns (64.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.621     0.969    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)       -0.168    11.736    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.910ns  (logic 0.433ns (47.607%)  route 0.477ns (52.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.477     0.910    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.774ns  (logic 0.398ns (51.451%)  route 0.376ns (48.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.376     0.774    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 10.928    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.089%)  route 0.366ns (47.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.366     0.764    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.203    11.701    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 10.937    

Slack (MET) :             10.941ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.763ns  (logic 0.398ns (52.195%)  route 0.365ns (47.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.365     0.763    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X43Y41         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 10.941    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.929%)  route 0.378ns (52.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.210    11.694    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             10.992ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y38         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 10.992    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.805ns  (logic 0.433ns (53.799%)  route 0.372ns (46.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.372     0.805    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.050ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.781ns  (logic 0.433ns (55.460%)  route 0.348ns (44.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.348     0.781    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X45Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 11.050    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.149%)  route 0.377ns (49.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37                                      0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.377     0.756    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y37         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 11.075    





---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.589ns (18.378%)  route 2.616ns (81.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.390     4.593    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.379     4.972 f  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/Q
                         net (fo=2, routed)           1.517     6.489    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_ack
    SLICE_X11Y56         LUT4 (Prop_lut4_I0_O)        0.105     6.594 r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_2__2/O
                         net (fo=1, routed)           1.099     7.693    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_2__2_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.105     7.798 r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_1__2/O
                         net (fo=1, routed)           0.000     7.798    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_1__2_n_0
    SLICE_X11Y56         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.278    12.384    mac_test4/mac_top0/mac_rx0/arp0/e4_rxc_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/C
                         clock pessimism              0.000    12.384    
                         clock uncertainty           -0.035    12.349    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)        0.030    12.379    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.630ns (22.512%)  route 2.168ns (77.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.196     7.530    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.403    12.510    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.035    12.474    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.168    12.306    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.630ns (22.512%)  route 2.168ns (77.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.196     7.530    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.403    12.510    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.035    12.474    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.168    12.306    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.630ns (22.512%)  route 2.168ns (77.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.196     7.530    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.403    12.510    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.035    12.474    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.168    12.306    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.630ns (22.512%)  route 2.168ns (77.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 12.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.196     7.530    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.403    12.510    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y39         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    12.510    
                         clock uncertainty           -0.035    12.474    
    SLICE_X43Y39         FDRE (Setup_fdre_C_CE)      -0.168    12.306    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.630ns (23.415%)  route 2.061ns (76.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 12.511 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.088     7.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.404    12.511    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    12.511    
                         clock uncertainty           -0.035    12.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.168    12.307    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.630ns (23.415%)  route 2.061ns (76.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 12.511 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.088     7.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.404    12.511    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    12.511    
                         clock uncertainty           -0.035    12.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.168    12.307    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.630ns (23.415%)  route 2.061ns (76.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 12.511 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.088     7.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.404    12.511    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000    12.511    
                         clock uncertainty           -0.035    12.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.168    12.307    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.630ns (23.415%)  route 2.061ns (76.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 12.511 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.973     6.102    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.232     6.334 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          1.088     7.422    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.404    12.511    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y40         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    12.511    
                         clock uncertainty           -0.035    12.475    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.168    12.307    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.630ns (25.149%)  route 1.875ns (74.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.528     4.731    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.398     5.129 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.887     6.016    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_en
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.232     6.248 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.988     7.237    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.439    12.545    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    12.545    
                         clock uncertainty           -0.035    12.510    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    12.123    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  4.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.185%)  route 0.655ns (75.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.570     1.486    mac_test4/mac_top0/mac_tx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X30Y58         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/Q
                         net (fo=6, routed)           0.655     2.305    mac_test4/mac_top0/icmp0/upper_data_req
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.350 r  mac_test4/mac_top0/icmp0/state[8]_i_1__5/O
                         net (fo=1, routed)           0.000     2.350    mac_test4/mac_top0/icmp0/state[8]_i_1__5_n_0
    SLICE_X51Y50         FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.834     2.058    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[8]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.035     2.093    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.091     2.184    mac_test4/mac_top0/icmp0/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.074%)  route 0.741ns (79.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.574     1.490    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_reply_ack_reg/Q
                         net (fo=2, routed)           0.741     2.372    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_ack
    SLICE_X11Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.417 r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_1__2/O
                         net (fo=1, routed)           0.000     2.417    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_i_1__2_n_0
    SLICE_X11Y56         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.844     2.068    mac_test4/mac_top0/mac_rx0/arp0/e4_rxc_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg/C
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.035     2.103    
    SLICE_X11Y56         FDCE (Hold_fdce_C_D)         0.091     2.194    mac_test4/mac_top0/mac_rx0/arp0/arp_reply_req_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.653%)  route 0.714ns (77.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.570     1.486    mac_test4/mac_top0/mac_tx0/ip0/e4_gtxc_OBUF_BUFG
    SLICE_X30Y58         FDCE                                         r  mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  mac_test4/mac_top0/mac_tx0/ip0/upper_data_req_reg/Q
                         net (fo=6, routed)           0.714     2.364    mac_test4/mac_top0/icmp0/upper_data_req
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.409 r  mac_test4/mac_top0/icmp0/state[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.409    mac_test4/mac_top0/icmp0/state[7]_i_1__2_n_0
    SLICE_X52Y50         FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.833     2.057    mac_test4/mac_top0/icmp0/e4_rxc_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[7]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.035     2.092    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.092     2.184    mac_test4/mac_top0/icmp0/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.246ns (23.555%)  route 0.798ns (76.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.359     2.595    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X44Y43         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y43         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X44Y43         FDSE (Hold_fdse_C_D)         0.070     2.236    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.246ns (24.450%)  route 0.760ns (75.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.320     2.557    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X42Y43         FDRE (Hold_fdre_C_CE)       -0.016     2.150    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.246ns (24.450%)  route 0.760ns (75.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.320     2.557    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X42Y43         FDRE (Hold_fdre_C_CE)       -0.016     2.150    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.246ns (24.450%)  route 0.760ns (75.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.320     2.557    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X42Y43         FDRE (Hold_fdre_C_CE)       -0.016     2.150    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.246ns (24.450%)  route 0.760ns (75.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.320     2.557    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y43         FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X42Y43         FDRE (Hold_fdre_C_CE)       -0.016     2.150    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.246ns (22.406%)  route 0.852ns (77.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.440     2.139    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.098     2.237 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0/O
                         net (fo=2, routed)           0.412     2.649    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i0_n_0
    SLICE_X44Y43         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.907     2.131    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y43         FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     2.131    
                         clock uncertainty            0.035     2.166    
    SLICE_X44Y43         FDSE (Hold_fdse_C_D)         0.066     2.232    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mac_test4/fifo_rd_en_reg__0/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.246ns (20.584%)  route 0.949ns (79.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.634     1.551    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  mac_test4/fifo_rd_en_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.148     1.699 r  mac_test4/fifo_rd_en_reg__0/Q
                         net (fo=3, routed)           0.399     2.098    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_en
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.098     2.196 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.550     2.746    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.169    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y8          RAMB36E1                                     r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.169    
                         clock uncertainty            0.035     2.204    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.300    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.379ns (23.877%)  route 1.208ns (76.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 12.374 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.208     6.227    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.323    12.374    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X1Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism              0.224    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X1Y131         FDPE (Recov_fdpe_C_PRE)     -0.292    12.270    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.379ns (23.877%)  route 1.208ns (76.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 12.374 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.208     6.227    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.323    12.374    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X1Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism              0.224    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X1Y131         FDPE (Recov_fdpe_C_PRE)     -0.292    12.270    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.906%)  route 0.932ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 12.373 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.932     5.951    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.322    12.373    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism              0.240    12.613    
                         clock uncertainty           -0.035    12.577    
    SLICE_X4Y132         FDPE (Recov_fdpe_C_PRE)     -0.292    12.285    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.906%)  route 0.932ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 12.373 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.932     5.951    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.322    12.373    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[14]/C
                         clock pessimism              0.240    12.613    
                         clock uncertainty           -0.035    12.577    
    SLICE_X4Y132         FDPE (Recov_fdpe_C_PRE)     -0.292    12.285    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.906%)  route 0.932ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 12.373 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.932     5.951    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.322    12.373    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[21]/C
                         clock pessimism              0.240    12.613    
                         clock uncertainty           -0.035    12.577    
    SLICE_X4Y132         FDPE (Recov_fdpe_C_PRE)     -0.292    12.285    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.906%)  route 0.932ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 12.373 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.932     5.951    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.322    12.373    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[30]/C
                         clock pessimism              0.240    12.613    
                         clock uncertainty           -0.035    12.577    
    SLICE_X4Y132         FDPE (Recov_fdpe_C_PRE)     -0.292    12.285    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.906%)  route 0.932ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 12.373 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.430     4.640    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.379     5.019 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.932     5.951    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.322    12.373    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism              0.240    12.613    
                         clock uncertainty           -0.035    12.577    
    SLICE_X4Y132         FDPE (Recov_fdpe_C_PRE)     -0.292    12.285    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.348ns (30.450%)  route 0.795ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 12.372 - 8.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.423     4.633    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDPE (Prop_fdpe_C_Q)         0.348     4.981 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.795     5.775    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y118         FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.321    12.372    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y118         FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism              0.240    12.612    
                         clock uncertainty           -0.035    12.576    
    SLICE_X6Y118         FDPE (Recov_fdpe_C_PRE)     -0.429    12.147    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.348ns (30.450%)  route 0.795ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 12.372 - 8.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.423     4.633    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDPE (Prop_fdpe_C_Q)         0.348     4.981 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.795     5.775    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y118         FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.321    12.372    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y118         FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism              0.240    12.612    
                         clock uncertainty           -0.035    12.576    
    SLICE_X6Y118         FDPE (Recov_fdpe_C_PRE)     -0.429    12.147    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.348ns (30.450%)  route 0.795ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 12.372 - 8.000 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.423     4.633    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X4Y121         FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDPE (Prop_fdpe_C_Q)         0.348     4.981 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.795     5.775    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y118         FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.353     9.353 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.974    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.051 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.321    12.372    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X6Y118         FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism              0.240    12.612    
                         clock uncertainty           -0.035    12.576    
    SLICE_X6Y118         FDPE (Recov_fdpe_C_PRE)     -0.429    12.147    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  6.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.256     1.912    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.030    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y132         FDPE (Remov_fdpe_C_PRE)     -0.071     1.480    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.256     1.912    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.030    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y132         FDPE (Remov_fdpe_C_PRE)     -0.071     1.480    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.256     1.912    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y132         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.863     2.030    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y132         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y132         FDPE (Remov_fdpe_C_PRE)     -0.071     1.480    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y131         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y131         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y131         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y131         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X2Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y131         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y131         FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.593     1.515    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X5Y134         FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.264     1.920    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y131         FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    e1_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.862     2.029    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X3Y131         FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y131         FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.348ns (21.910%)  route 1.240ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.240     6.249    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.349    12.394    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X1Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism              0.226    12.619    
                         clock uncertainty           -0.035    12.584    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.158    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.348ns (24.667%)  route 1.063ns (75.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.063     6.071    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y53          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y53          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X4Y53          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.348ns (24.938%)  route 1.047ns (75.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.047     6.056    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y53          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.349    12.394    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y53          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[20]/C
                         clock pessimism              0.226    12.619    
                         clock uncertainty           -0.035    12.584    
    SLICE_X2Y53          FDPE (Recov_fdpe_C_PRE)     -0.426    12.158    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.348ns (24.938%)  route 1.047ns (75.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.047     6.056    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y53          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.349    12.394    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X2Y53          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[30]/C
                         clock pessimism              0.226    12.619    
                         clock uncertainty           -0.035    12.584    
    SLICE_X2Y53          FDPE (Recov_fdpe_C_PRE)     -0.426    12.158    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.348ns (24.938%)  route 1.047ns (75.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.047     6.056    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y53          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.349    12.394    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[5]/C
                         clock pessimism              0.226    12.619    
                         clock uncertainty           -0.035    12.584    
    SLICE_X3Y53          FDPE (Recov_fdpe_C_PRE)     -0.426    12.158    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.348ns (25.131%)  route 1.037ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.045    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[15]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X4Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.348ns (25.131%)  route 1.037ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.045    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X4Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.348ns (25.131%)  route 1.037ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.045    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X4Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.348ns (25.131%)  route 1.037ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.037     6.045    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X4Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.348ns (25.199%)  route 1.033ns (74.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.122    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.203 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.457     4.660    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y57          FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.348     5.008 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.033     6.041    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y54          FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.348     9.348 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    10.968    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.045 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        1.347    12.392    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y54          FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism              0.242    12.633    
                         clock uncertainty           -0.035    12.598    
    SLICE_X5Y54          FDPE (Recov_fdpe_C_PRE)     -0.426    12.172    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.655%)  route 0.197ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.859    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y96          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X6Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.655%)  route 0.197ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.859    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y96          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X6Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.655%)  route 0.197ns (58.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.859    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X6Y96          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X6Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X6Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.214     1.876    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y95          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X5Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.214     1.876    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y95          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[21]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X5Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.214     1.876    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y95          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X5Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.214     1.876    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y95          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[29]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X5Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.665%)  route 0.214ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.214     1.876    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X5Y95          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X5Y95          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.529%)  route 0.216ns (60.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     1.877    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y96          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X4Y96          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.529%)  route 0.216ns (60.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.891    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.917 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.604     1.520    mac_test2/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X3Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     1.877    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X4Y96          FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.133    e4_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.162 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2886, routed)        0.874     2.036    mac_test2/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X4Y96          FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X4Y96          FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.379ns (27.021%)  route 1.024ns (72.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 12.603 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.024     6.288    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X42Y68         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.260    12.603    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X42Y68         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism              0.238    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X42Y68         FDPE (Recov_fdpe_C_PRE)     -0.292    12.514    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.379ns (27.021%)  route 1.024ns (72.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 12.603 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.024     6.288    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X42Y68         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.260    12.603    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X42Y68         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism              0.238    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X42Y68         FDPE (Recov_fdpe_C_PRE)     -0.292    12.514    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.379ns (27.021%)  route 1.024ns (72.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 12.603 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.024     6.288    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X42Y68         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.260    12.603    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X42Y68         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism              0.238    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X42Y68         FDPE (Recov_fdpe_C_PRE)     -0.292    12.514    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.379ns (27.021%)  route 1.024ns (72.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 12.603 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.024     6.288    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X42Y68         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.260    12.603    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X42Y68         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism              0.238    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X42Y68         FDPE (Recov_fdpe_C_PRE)     -0.292    12.514    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.379ns (27.098%)  route 1.020ns (72.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.020     6.284    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X40Y67         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.262    12.605    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X40Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism              0.255    12.860    
                         clock uncertainty           -0.035    12.825    
    SLICE_X40Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    12.533    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.379ns (27.098%)  route 1.020ns (72.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.020     6.284    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X40Y67         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.262    12.605    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X40Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism              0.255    12.860    
                         clock uncertainty           -0.035    12.825    
    SLICE_X40Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    12.533    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.379ns (27.098%)  route 1.020ns (72.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 12.605 - 8.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.370     4.885    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.379     5.264 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.020     6.284    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X40Y67         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.262    12.605    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X40Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism              0.255    12.860    
                         clock uncertainty           -0.035    12.825    
    SLICE_X40Y67         FDPE (Recov_fdpe_C_PRE)     -0.292    12.533    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.398ns (32.213%)  route 0.838ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.374     4.889    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.398     5.287 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.838     6.125    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y69         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.269    12.612    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y69         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/C
                         clock pessimism              0.238    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X10Y69         FDPE (Recov_fdpe_C_PRE)     -0.419    12.396    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.398ns (32.213%)  route 0.838ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.374     4.889    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.398     5.287 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.838     6.125    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y69         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.269    12.612    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y69         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism              0.238    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X10Y69         FDPE (Recov_fdpe_C_PRE)     -0.419    12.396    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.398ns (32.213%)  route 0.838ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.434    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.515 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.374     4.889    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.398     5.287 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.838     6.125    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X10Y69         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.386     9.386 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.266    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.343 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        1.269    12.612    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X10Y69         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[2]/C
                         clock pessimism              0.238    12.850    
                         clock uncertainty           -0.035    12.815    
    SLICE_X10Y69         FDPE (Recov_fdpe_C_PRE)     -0.419    12.396    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.037%)  route 0.187ns (56.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.560     1.667    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.187     1.995    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X39Y65         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.832     2.193    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y65         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.510     1.683    
    SLICE_X39Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.588    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.024%)  route 0.240ns (62.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.560     1.667    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.240     2.048    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X39Y66         FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.831     2.192    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X39Y66         FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.510     1.682    
    SLICE_X39Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.587    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.155%)  route 0.250ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.250     2.069    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.488     1.706    
    SLICE_X11Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.558    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.155%)  route 0.250ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.250     2.069    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.488     1.706    
    SLICE_X11Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.558    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.155%)  route 0.250ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.250     2.069    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.488     1.706    
    SLICE_X11Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.558    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.155%)  route 0.250ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.250     2.069    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X11Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.488     1.706    
    SLICE_X11Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.558    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.180%)  route 0.261ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.261     2.080    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.509     1.685    
    SLICE_X12Y70         FDPE (Remov_fdpe_C_PRE)     -0.124     1.561    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.180%)  route 0.261ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.261     2.080    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.509     1.685    
    SLICE_X12Y70         FDPE (Remov_fdpe_C_PRE)     -0.124     1.561    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.180%)  route 0.261ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.261     2.080    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.509     1.685    
    SLICE_X12Y70         FDPE (Remov_fdpe_C_PRE)     -0.124     1.561    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.180%)  route 0.261ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.793     1.082    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.108 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.563     1.670    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y71         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.818 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.261     2.080    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X12Y70         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.477     0.477 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.333    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.362 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2062, routed)        0.833     2.194    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X12Y70         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.509     1.685    
    SLICE_X12Y70         FDPE (Remov_fdpe_C_PRE)     -0.124     1.561    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.348ns (28.836%)  route 0.859ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.859     6.074    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X6Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.348ns (28.836%)  route 0.859ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.859     6.074    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X6Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.348ns (28.836%)  route 0.859ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.859     6.074    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X6Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.348ns (29.654%)  route 0.826ns (70.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 12.591 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.826     6.040    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.484    12.591    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X3Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism              0.232    12.823    
                         clock uncertainty           -0.035    12.787    
    SLICE_X3Y44          FDPE (Recov_fdpe_C_PRE)     -0.426    12.361    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.348ns (29.654%)  route 0.826ns (70.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 12.591 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.826     6.040    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.484    12.591    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X3Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism              0.232    12.823    
                         clock uncertainty           -0.035    12.787    
    SLICE_X3Y44          FDPE (Recov_fdpe_C_PRE)     -0.426    12.361    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.348ns (29.654%)  route 0.826ns (70.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 12.591 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.826     6.040    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X3Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.484    12.591    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X3Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[4]/C
                         clock pessimism              0.232    12.823    
                         clock uncertainty           -0.035    12.787    
    SLICE_X3Y44          FDPE (Recov_fdpe_C_PRE)     -0.426    12.361    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.348ns (33.292%)  route 0.697ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.697     5.912    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X4Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.348ns (33.292%)  route 0.697ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.697     5.912    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X4Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.348ns (33.292%)  route 0.697ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.697     5.912    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X4Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.348ns (33.292%)  route 0.697ns (66.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.601     4.867    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.348     5.215 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.697     5.912    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y43          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     9.409 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.620    11.030    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.107 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        1.483    12.590    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y43          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism              0.249    12.839    
                         clock uncertainty           -0.035    12.803    
    SLICE_X4Y43          FDPE (Recov_fdpe_C_PRE)     -0.426    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.928%)  route 0.151ns (54.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     1.924    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y45          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.510     1.658    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.148     1.510    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.928%)  route 0.151ns (54.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.151     1.924    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X4Y45          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X4Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.510     1.658    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.148     1.510    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.241%)  route 0.198ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.198     1.972    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X6Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     1.537    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.250%)  route 0.216ns (62.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     1.989    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X5Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.513    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.250%)  route 0.216ns (62.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.667     1.645    mac_test4/mac_top0/mac_rx0/mac0/e4_rxc_IBUF_BUFG
    SLICE_X5Y45          FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.773 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     1.989    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X5Y44          FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    e4_rxc_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  e4_rxc_IBUF_BUFG_inst/O
                         net (fo=1218, routed)        0.944     2.168    mac_test4/mac_top0/mac_rx0/c0/e4_rxc_IBUF_BUFG
    SLICE_X5Y44          FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism             -0.507     1.661    
    SLICE_X5Y44          FDPE (Remov_fdpe_C_PRE)     -0.148     1.513    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.476    





