Sections:
section CODE (attr=<acrx> align=4):
       0: opts: cpu types: m68000
       0: opts: fpu id 1 (f2xx)
       0: opts: small data is disabled
       0: opts: optimizations enabled
       0: opts: opt generic (1)
       0: opts: opt movem (0)
       0: opts: opt pea (1)
       0: opts: opt clr (1)
       0: opts: opt st (1)
       0: opts: opt lsl (1)
       0: opts: opt mul (0)
       0: opts: opt div (0)
       0: opts: opt float const (1)
       0: opts: opt branch to jump (1)
       0: opts: opt pc-relative (1)
       0: opts: opt branch (1)
       0: opts: opt displacement (1)
       0: opts: opt absolute (1)
       0: opts: opt moveq (1)
       0: opts: opt quick (1)
       0: opts: opt branch to nop (0)
       0: opts: opt base disp (1)
       0: opts: opt outer disp (1)
       0: opts: opt adda/subq to lea (1)
       0: opts: opt lea to addq/subq (1)
       0: opts: opt immediate areg (1)
       0: opts: opt for speed (0)
       0: opts: opt small code (0)
       0: opts: warn about optimizations (0)
       0: opts: PIC check (0)
       0: opts: type and range checks (1)
       0: opts: hide all warnings (0)
       0: space(0,fill=00)
       0: symbol: _prepare_eff6 LAB (0x0) EXPORT sec=CODE 
       0: data(4): 4f ef ff c4 
       4: data(0): 
       4: data(4): 41 fa 00 32 
       8: data(2): 43 d7 
       a: data(2): 70 02 
       c: symbol: l6 LAB (0xc) sec=CODE 
       c: data(2): 22 d8 
       e: data(2): 22 d8 
      10: data(2): 22 d8 
      12: data(2): 22 d8 
      14: data(4): 51 c8 ff f6 
      18: data(2): 22 d8 
      1a: data(2): 22 d8 
      1c: data(4): 48 78 00 0a 
      20: data(4): 2f 2f 00 3c 
      24: data(6): 4e b9 00 00 00 00 rabs(16,32,0xffffffff,0x0,__ldivs IMP EXPORT ) 
      2a: data(2): 50 4f 
      2c: data(4): 2f 40 00 38 
      30: symbol: l1 LAB (0x30) sec=CODE 
      30: data(4): 4f ef 00 3c 
      34: data(2): 4e 75 
      38: space(0,fill=00)
      38: symbol: l2 LAB (0x38) sec=CODE 
      38: data(4): 00 02 42 fc 
      3c: data(4): 00 01 7e fc 
      40: data(4): 00 01 bd fc 
      44: data(4): 00 02 ff bf 
      48: data(4): 00 01 fe 7d 
      4c: data(4): 00 05 fe 05 
      50: data(4): 00 7d fe 03 
      54: data(4): 00 bf fe 00 
      58: data(4): 00 7d fe 03 
      5c: data(4): 00 05 fe 05 
      60: data(4): 00 01 fe 7d 
      64: data(4): 00 02 ff bf 
      68: data(4): 00 01 bd fc 
      6c: data(4): 00 01 7e fc 
Symbols:
l1 LAB (0x30) sec=CODE 
__ldivs IMP EXPORT 
l6 LAB (0xc) sec=CODE 
l5 EXPR(0) 
l2 LAB (0x38) sec=CODE 
l3 EXPR(0) 
_prepare_eff6 LAB (0x0) EXPORT sec=CODE 
__FPU EXPR(0) INTERNAL 
__MMU EXPR(0) INTERNAL 
__CPU EXPR(68000) INTERNAL 
__OPTC EXPR(511) INTERNAL 
__FO EXPR(0) INTERNAL 
__RS EXPR(0) INTERNAL 
REPTN EXPR(-1) INTERNAL 
__VASM EXPR(1) INTERNAL 
_PHXASS_ EXPR(2) INTERNAL 
