#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b1329eb580 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
v000002b1329ebcc0_0 .var "clock", 0 0;
v000002b1329ebd60_0 .net "q", 3 0, L_000002b1328e6680;  1 drivers
v000002b1329ebe00_0 .var "reset", 0 0;
S_000002b1329eb710 .scope module, "r1" "four_bit_ring_counter" 2 8, 3 1 0, S_000002b1329eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "q";
L_000002b1328e6680 .functor BUFZ 4, v000002b1328b3980_0, C4<0000>, C4<0000>, C4<0000>;
v000002b1328b3980_0 .var "a", 3 0;
v000002b1328b3ba0_0 .net "clock", 0 0, v000002b1329ebcc0_0;  1 drivers
v000002b1329eb350_0 .net "q", 3 0, L_000002b1328e6680;  alias, 1 drivers
v000002b1329ebc20_0 .net "reset", 0 0, v000002b1329ebe00_0;  1 drivers
E_000002b1329ecd70 .event posedge, v000002b1328b3ba0_0;
    .scope S_000002b1329eb710;
T_0 ;
    %wait E_000002b1329ecd70;
    %load/vec4 v000002b1329ebc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002b1328b3980_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b1328b3980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002b1328b3980_0, 0;
    %load/vec4 v000002b1328b3980_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1328b3980_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b1329eb580;
T_1 ;
    %delay 10, 0;
    %load/vec4 v000002b1329ebcc0_0;
    %inv;
    %store/vec4 v000002b1329ebcc0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b1329eb580;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1329ebcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1329ebe00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1329ebe00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1329ebe00_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002b1329eb580;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "./ring.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b1329eb580 {0 0 0};
    %vpi_call 2 29 "$monitor", $time, " clock=%1b,reset=%1b,q=%4b", v000002b1329ebcc0_0, v000002b1329ebe00_0, v000002b1329ebd60_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ringtest.v";
    "ring.v";
