#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Oct  4 15:56:34 2025
# Process ID: 1612928
# Current directory: /home/work1/Work/CNN_iCube_FPGA
# Command line: vivado
# Log file: /home/work1/Work/CNN_iCube_FPGA/vivado.log
# Journal file: /home/work1/Work/CNN_iCube_FPGA/vivado.jou
# Running On: dhcp-172-31-232-100.mobile.uci.edu, OS: Linux, CPU Frequency: 2961.659 MHz, CPU Physical cores: 24, Host memory: 16427 MB
#-----------------------------------------------------------
start_gui
create_project CNN_iCube_FPGA /home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA -part xcku5p-ffvb676-2-e
add_files -norecurse -scan_for_includes {/home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_kernel_monitor_top.vh /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_detector.vh /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_report_unit.vh}
import_files -norecurse {/home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_kernel_monitor_top.vh /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_detector.vh /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_report_unit.vh}
add_files -norecurse -scan_for_includes {/home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_detection_unit.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_regslice_both.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_mul_16s_16s_26_1_1.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_idx0_monitor.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_flow_control_loop_pipe.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w160_d238_A.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w320_d247_A.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w16_d1_S.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_flow_control_loop_pipe_sequential_init.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v}
import_files -norecurse {/home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_detection_unit.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_regslice_both.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_mul_16s_16s_26_1_1.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_hls_deadlock_idx0_monitor.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_flow_control_loop_pipe.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w160_d238_A.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w320_d247_A.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_fifo_w16_d1_S.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_flow_control_loop_pipe_sequential_init.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v /home/work1/Work/CNN_iCube_FPGA/export/hdl/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/work1/Work/CNN_iCube_FPGA/export/constraints/myproject_ooc.xdc
import_files -fileset constrs_1 /home/work1/Work/CNN_iCube_FPGA/export/constraints/myproject_ooc.xdc
launch_runs synth_1 -jobs 30
wait_on_run synth_1
launch_runs impl_1 -jobs 30
wait_on_run impl_1
