#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1810310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17df320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17e66b0 .functor NOT 1, L_0x183c460, C4<0>, C4<0>, C4<0>;
L_0x183c240 .functor XOR 2, L_0x183c0e0, L_0x183c1a0, C4<00>, C4<00>;
L_0x183c350 .functor XOR 2, L_0x183c240, L_0x183c2b0, C4<00>, C4<00>;
v0x1838b90_0 .net *"_ivl_10", 1 0, L_0x183c2b0;  1 drivers
v0x1838c90_0 .net *"_ivl_12", 1 0, L_0x183c350;  1 drivers
v0x1838d70_0 .net *"_ivl_2", 1 0, L_0x183c040;  1 drivers
v0x1838e30_0 .net *"_ivl_4", 1 0, L_0x183c0e0;  1 drivers
v0x1838f10_0 .net *"_ivl_6", 1 0, L_0x183c1a0;  1 drivers
v0x1839040_0 .net *"_ivl_8", 1 0, L_0x183c240;  1 drivers
v0x1839120_0 .net "a", 0 0, v0x1836a90_0;  1 drivers
v0x18391c0_0 .net "b", 0 0, v0x1836b30_0;  1 drivers
v0x1839260_0 .net "c", 0 0, v0x1836bd0_0;  1 drivers
v0x1839300_0 .var "clk", 0 0;
v0x18393a0_0 .net "d", 0 0, v0x1836d10_0;  1 drivers
v0x1839440_0 .net "out_pos_dut", 0 0, L_0x183bee0;  1 drivers
v0x18394e0_0 .net "out_pos_ref", 0 0, L_0x183ab20;  1 drivers
v0x1839580_0 .net "out_sop_dut", 0 0, L_0x183b390;  1 drivers
v0x1839620_0 .net "out_sop_ref", 0 0, L_0x1811820;  1 drivers
v0x18396c0_0 .var/2u "stats1", 223 0;
v0x1839760_0 .var/2u "strobe", 0 0;
v0x1839910_0 .net "tb_match", 0 0, L_0x183c460;  1 drivers
v0x18399e0_0 .net "tb_mismatch", 0 0, L_0x17e66b0;  1 drivers
v0x1839a80_0 .net "wavedrom_enable", 0 0, v0x1836fe0_0;  1 drivers
v0x1839b50_0 .net "wavedrom_title", 511 0, v0x1837080_0;  1 drivers
L_0x183c040 .concat [ 1 1 0 0], L_0x183ab20, L_0x1811820;
L_0x183c0e0 .concat [ 1 1 0 0], L_0x183ab20, L_0x1811820;
L_0x183c1a0 .concat [ 1 1 0 0], L_0x183bee0, L_0x183b390;
L_0x183c2b0 .concat [ 1 1 0 0], L_0x183ab20, L_0x1811820;
L_0x183c460 .cmp/eeq 2, L_0x183c040, L_0x183c350;
S_0x17e33e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17df320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17e6a90 .functor AND 1, v0x1836bd0_0, v0x1836d10_0, C4<1>, C4<1>;
L_0x17e6e70 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x17e7250 .functor NOT 1, v0x1836b30_0, C4<0>, C4<0>, C4<0>;
L_0x17e74d0 .functor AND 1, L_0x17e6e70, L_0x17e7250, C4<1>, C4<1>;
L_0x17fe1b0 .functor AND 1, L_0x17e74d0, v0x1836bd0_0, C4<1>, C4<1>;
L_0x1811820 .functor OR 1, L_0x17e6a90, L_0x17fe1b0, C4<0>, C4<0>;
L_0x1839fa0 .functor NOT 1, v0x1836b30_0, C4<0>, C4<0>, C4<0>;
L_0x183a010 .functor OR 1, L_0x1839fa0, v0x1836d10_0, C4<0>, C4<0>;
L_0x183a120 .functor AND 1, v0x1836bd0_0, L_0x183a010, C4<1>, C4<1>;
L_0x183a1e0 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x183a2b0 .functor OR 1, L_0x183a1e0, v0x1836b30_0, C4<0>, C4<0>;
L_0x183a320 .functor AND 1, L_0x183a120, L_0x183a2b0, C4<1>, C4<1>;
L_0x183a4a0 .functor NOT 1, v0x1836b30_0, C4<0>, C4<0>, C4<0>;
L_0x183a510 .functor OR 1, L_0x183a4a0, v0x1836d10_0, C4<0>, C4<0>;
L_0x183a430 .functor AND 1, v0x1836bd0_0, L_0x183a510, C4<1>, C4<1>;
L_0x183a6a0 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x183a7a0 .functor OR 1, L_0x183a6a0, v0x1836d10_0, C4<0>, C4<0>;
L_0x183a860 .functor AND 1, L_0x183a430, L_0x183a7a0, C4<1>, C4<1>;
L_0x183aa10 .functor XNOR 1, L_0x183a320, L_0x183a860, C4<0>, C4<0>;
v0x17e63e0_0 .net *"_ivl_0", 0 0, L_0x17e6a90;  1 drivers
v0x17e67c0_0 .net *"_ivl_12", 0 0, L_0x1839fa0;  1 drivers
v0x17e6ba0_0 .net *"_ivl_14", 0 0, L_0x183a010;  1 drivers
v0x17e6f80_0 .net *"_ivl_16", 0 0, L_0x183a120;  1 drivers
v0x17e7360_0 .net *"_ivl_18", 0 0, L_0x183a1e0;  1 drivers
v0x17e75e0_0 .net *"_ivl_2", 0 0, L_0x17e6e70;  1 drivers
v0x180e600_0 .net *"_ivl_20", 0 0, L_0x183a2b0;  1 drivers
v0x1835000_0 .net *"_ivl_24", 0 0, L_0x183a4a0;  1 drivers
v0x18350e0_0 .net *"_ivl_26", 0 0, L_0x183a510;  1 drivers
v0x18351c0_0 .net *"_ivl_28", 0 0, L_0x183a430;  1 drivers
v0x18352a0_0 .net *"_ivl_30", 0 0, L_0x183a6a0;  1 drivers
v0x1835380_0 .net *"_ivl_32", 0 0, L_0x183a7a0;  1 drivers
v0x1835460_0 .net *"_ivl_36", 0 0, L_0x183aa10;  1 drivers
L_0x7f713ab33018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1835520_0 .net *"_ivl_38", 0 0, L_0x7f713ab33018;  1 drivers
v0x1835600_0 .net *"_ivl_4", 0 0, L_0x17e7250;  1 drivers
v0x18356e0_0 .net *"_ivl_6", 0 0, L_0x17e74d0;  1 drivers
v0x18357c0_0 .net *"_ivl_8", 0 0, L_0x17fe1b0;  1 drivers
v0x18358a0_0 .net "a", 0 0, v0x1836a90_0;  alias, 1 drivers
v0x1835960_0 .net "b", 0 0, v0x1836b30_0;  alias, 1 drivers
v0x1835a20_0 .net "c", 0 0, v0x1836bd0_0;  alias, 1 drivers
v0x1835ae0_0 .net "d", 0 0, v0x1836d10_0;  alias, 1 drivers
v0x1835ba0_0 .net "out_pos", 0 0, L_0x183ab20;  alias, 1 drivers
v0x1835c60_0 .net "out_sop", 0 0, L_0x1811820;  alias, 1 drivers
v0x1835d20_0 .net "pos0", 0 0, L_0x183a320;  1 drivers
v0x1835de0_0 .net "pos1", 0 0, L_0x183a860;  1 drivers
L_0x183ab20 .functor MUXZ 1, L_0x7f713ab33018, L_0x183a320, L_0x183aa10, C4<>;
S_0x1835f60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17df320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1836a90_0 .var "a", 0 0;
v0x1836b30_0 .var "b", 0 0;
v0x1836bd0_0 .var "c", 0 0;
v0x1836c70_0 .net "clk", 0 0, v0x1839300_0;  1 drivers
v0x1836d10_0 .var "d", 0 0;
v0x1836e00_0 .var/2u "fail", 0 0;
v0x1836ea0_0 .var/2u "fail1", 0 0;
v0x1836f40_0 .net "tb_match", 0 0, L_0x183c460;  alias, 1 drivers
v0x1836fe0_0 .var "wavedrom_enable", 0 0;
v0x1837080_0 .var "wavedrom_title", 511 0;
E_0x17f1d40/0 .event negedge, v0x1836c70_0;
E_0x17f1d40/1 .event posedge, v0x1836c70_0;
E_0x17f1d40 .event/or E_0x17f1d40/0, E_0x17f1d40/1;
S_0x1836290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1835f60;
 .timescale -12 -12;
v0x18364d0_0 .var/2s "i", 31 0;
E_0x17f1be0 .event posedge, v0x1836c70_0;
S_0x18365d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1835f60;
 .timescale -12 -12;
v0x18367d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18368b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1835f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1837260 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17df320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x183acd0 .functor AND 1, v0x1836bd0_0, v0x1836d10_0, C4<1>, C4<1>;
L_0x183af80 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x183b010 .functor NOT 1, v0x1836b30_0, C4<0>, C4<0>, C4<0>;
L_0x183b190 .functor AND 1, L_0x183af80, L_0x183b010, C4<1>, C4<1>;
L_0x183b2d0 .functor AND 1, L_0x183b190, v0x1836bd0_0, C4<1>, C4<1>;
L_0x183b390 .functor OR 1, L_0x183acd0, L_0x183b2d0, C4<0>, C4<0>;
L_0x183b530 .functor NOT 1, v0x1836b30_0, C4<0>, C4<0>, C4<0>;
L_0x183b5a0 .functor OR 1, L_0x183b530, v0x1836d10_0, C4<0>, C4<0>;
L_0x183b6b0 .functor AND 1, v0x1836bd0_0, L_0x183b5a0, C4<1>, C4<1>;
L_0x183b770 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x183b950 .functor OR 1, L_0x183b770, v0x1836b30_0, C4<0>, C4<0>;
L_0x183b9c0 .functor AND 1, L_0x183b6b0, L_0x183b950, C4<1>, C4<1>;
L_0x183bb40 .functor NOT 1, v0x1836a90_0, C4<0>, C4<0>, C4<0>;
L_0x183bbb0 .functor OR 1, L_0x183bb40, v0x1836d10_0, C4<0>, C4<0>;
L_0x183bad0 .functor AND 1, v0x1836bd0_0, L_0x183bbb0, C4<1>, C4<1>;
L_0x183bd40 .functor XNOR 1, L_0x183b9c0, L_0x183bad0, C4<0>, C4<0>;
v0x1837420_0 .net *"_ivl_0", 0 0, L_0x183acd0;  1 drivers
v0x1837500_0 .net *"_ivl_12", 0 0, L_0x183b530;  1 drivers
v0x18375e0_0 .net *"_ivl_14", 0 0, L_0x183b5a0;  1 drivers
v0x18376d0_0 .net *"_ivl_16", 0 0, L_0x183b6b0;  1 drivers
v0x18377b0_0 .net *"_ivl_18", 0 0, L_0x183b770;  1 drivers
v0x18378e0_0 .net *"_ivl_2", 0 0, L_0x183af80;  1 drivers
v0x18379c0_0 .net *"_ivl_20", 0 0, L_0x183b950;  1 drivers
v0x1837aa0_0 .net *"_ivl_24", 0 0, L_0x183bb40;  1 drivers
v0x1837b80_0 .net *"_ivl_26", 0 0, L_0x183bbb0;  1 drivers
v0x1837cf0_0 .net *"_ivl_30", 0 0, L_0x183bd40;  1 drivers
o0x7f713ab7cac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1837db0_0 name=_ivl_32
v0x1837e90_0 .net *"_ivl_4", 0 0, L_0x183b010;  1 drivers
v0x1837f70_0 .net *"_ivl_6", 0 0, L_0x183b190;  1 drivers
v0x1838050_0 .net *"_ivl_8", 0 0, L_0x183b2d0;  1 drivers
v0x1838130_0 .net "a", 0 0, v0x1836a90_0;  alias, 1 drivers
v0x18381d0_0 .net "b", 0 0, v0x1836b30_0;  alias, 1 drivers
v0x18382c0_0 .net "c", 0 0, v0x1836bd0_0;  alias, 1 drivers
v0x18384c0_0 .net "d", 0 0, v0x1836d10_0;  alias, 1 drivers
v0x18385b0_0 .net "out_pos", 0 0, L_0x183bee0;  alias, 1 drivers
v0x1838670_0 .net "out_sop", 0 0, L_0x183b390;  alias, 1 drivers
v0x1838730_0 .net "pos0", 0 0, L_0x183b9c0;  1 drivers
v0x18387f0_0 .net "pos1", 0 0, L_0x183bad0;  1 drivers
L_0x183bee0 .functor MUXZ 1, o0x7f713ab7cac8, L_0x183b9c0, L_0x183bd40, C4<>;
S_0x1838970 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17df320;
 .timescale -12 -12;
E_0x17db9f0 .event anyedge, v0x1839760_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1839760_0;
    %nor/r;
    %assign/vec4 v0x1839760_0, 0;
    %wait E_0x17db9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1835f60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1836e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1836ea0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1835f60;
T_4 ;
    %wait E_0x17f1d40;
    %load/vec4 v0x1836f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1836e00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1835f60;
T_5 ;
    %wait E_0x17f1be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %wait E_0x17f1be0;
    %load/vec4 v0x1836e00_0;
    %store/vec4 v0x1836ea0_0, 0, 1;
    %fork t_1, S_0x1836290;
    %jmp t_0;
    .scope S_0x1836290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18364d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18364d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17f1be0;
    %load/vec4 v0x18364d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18364d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18364d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1835f60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17f1d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1836d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1836b30_0, 0;
    %assign/vec4 v0x1836a90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1836e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1836ea0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17df320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1839300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1839760_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17df320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1839300_0;
    %inv;
    %store/vec4 v0x1839300_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17df320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1836c70_0, v0x18399e0_0, v0x1839120_0, v0x18391c0_0, v0x1839260_0, v0x18393a0_0, v0x1839620_0, v0x1839580_0, v0x18394e0_0, v0x1839440_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17df320;
T_9 ;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17df320;
T_10 ;
    %wait E_0x17f1d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18396c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
    %load/vec4 v0x1839910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18396c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1839620_0;
    %load/vec4 v0x1839620_0;
    %load/vec4 v0x1839580_0;
    %xor;
    %load/vec4 v0x1839620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18394e0_0;
    %load/vec4 v0x18394e0_0;
    %load/vec4 v0x1839440_0;
    %xor;
    %load/vec4 v0x18394e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18396c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18396c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/ece241_2013_q2/iter4/response2/top_module.sv";
