
utsutsu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dba8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800dd38  0800dd38  0001dd38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2a0  0800e2a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e2a0  0800e2a0  0001e2a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2a8  0800e2a8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2a8  0800e2a8  0001e2a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e2ac  0800e2ac  0001e2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800e2b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000106e0  200001e0  0800e48c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200108c0  0800e48c  000208c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002448c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004537  00000000  00000000  00044698  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014f8  00000000  00000000  00048bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012e0  00000000  00000000  0004a0c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000249a9  00000000  00000000  0004b3a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000155bf  00000000  00000000  0006fd51  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7223  00000000  00000000  00085310  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c533  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006318  00000000  00000000  0014c5b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dd20 	.word	0x0800dd20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800dd20 	.word	0x0800dd20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	d1ed      	bne.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_uldivmod>:
 8000e64:	b953      	cbnz	r3, 8000e7c <__aeabi_uldivmod+0x18>
 8000e66:	b94a      	cbnz	r2, 8000e7c <__aeabi_uldivmod+0x18>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bf08      	it	eq
 8000e6c:	2800      	cmpeq	r0, #0
 8000e6e:	bf1c      	itt	ne
 8000e70:	f04f 31ff 	movne.w	r1, #4294967295
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	f000 b972 	b.w	8001160 <__aeabi_idiv0>
 8000e7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e84:	f000 f806 	bl	8000e94 <__udivmoddi4>
 8000e88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e90:	b004      	add	sp, #16
 8000e92:	4770      	bx	lr

08000e94 <__udivmoddi4>:
 8000e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e98:	9e08      	ldr	r6, [sp, #32]
 8000e9a:	4604      	mov	r4, r0
 8000e9c:	4688      	mov	r8, r1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d14b      	bne.n	8000f3a <__udivmoddi4+0xa6>
 8000ea2:	428a      	cmp	r2, r1
 8000ea4:	4615      	mov	r5, r2
 8000ea6:	d967      	bls.n	8000f78 <__udivmoddi4+0xe4>
 8000ea8:	fab2 f282 	clz	r2, r2
 8000eac:	b14a      	cbz	r2, 8000ec2 <__udivmoddi4+0x2e>
 8000eae:	f1c2 0720 	rsb	r7, r2, #32
 8000eb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000eb6:	fa20 f707 	lsr.w	r7, r0, r7
 8000eba:	4095      	lsls	r5, r2
 8000ebc:	ea47 0803 	orr.w	r8, r7, r3
 8000ec0:	4094      	lsls	r4, r2
 8000ec2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ec6:	0c23      	lsrs	r3, r4, #16
 8000ec8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ecc:	fa1f fc85 	uxth.w	ip, r5
 8000ed0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ed4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed8:	fb07 f10c 	mul.w	r1, r7, ip
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x60>
 8000ee0:	18eb      	adds	r3, r5, r3
 8000ee2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ee6:	f080 811b 	bcs.w	8001120 <__udivmoddi4+0x28c>
 8000eea:	4299      	cmp	r1, r3
 8000eec:	f240 8118 	bls.w	8001120 <__udivmoddi4+0x28c>
 8000ef0:	3f02      	subs	r7, #2
 8000ef2:	442b      	add	r3, r5
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000efc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f08:	45a4      	cmp	ip, r4
 8000f0a:	d909      	bls.n	8000f20 <__udivmoddi4+0x8c>
 8000f0c:	192c      	adds	r4, r5, r4
 8000f0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f12:	f080 8107 	bcs.w	8001124 <__udivmoddi4+0x290>
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	f240 8104 	bls.w	8001124 <__udivmoddi4+0x290>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	442c      	add	r4, r5
 8000f20:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000f24:	eba4 040c 	sub.w	r4, r4, ip
 8000f28:	2700      	movs	r7, #0
 8000f2a:	b11e      	cbz	r6, 8000f34 <__udivmoddi4+0xa0>
 8000f2c:	40d4      	lsrs	r4, r2
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e9c6 4300 	strd	r4, r3, [r6]
 8000f34:	4639      	mov	r1, r7
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d909      	bls.n	8000f52 <__udivmoddi4+0xbe>
 8000f3e:	2e00      	cmp	r6, #0
 8000f40:	f000 80eb 	beq.w	800111a <__udivmoddi4+0x286>
 8000f44:	2700      	movs	r7, #0
 8000f46:	e9c6 0100 	strd	r0, r1, [r6]
 8000f4a:	4638      	mov	r0, r7
 8000f4c:	4639      	mov	r1, r7
 8000f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f52:	fab3 f783 	clz	r7, r3
 8000f56:	2f00      	cmp	r7, #0
 8000f58:	d147      	bne.n	8000fea <__udivmoddi4+0x156>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d302      	bcc.n	8000f64 <__udivmoddi4+0xd0>
 8000f5e:	4282      	cmp	r2, r0
 8000f60:	f200 80fa 	bhi.w	8001158 <__udivmoddi4+0x2c4>
 8000f64:	1a84      	subs	r4, r0, r2
 8000f66:	eb61 0303 	sbc.w	r3, r1, r3
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	4698      	mov	r8, r3
 8000f6e:	2e00      	cmp	r6, #0
 8000f70:	d0e0      	beq.n	8000f34 <__udivmoddi4+0xa0>
 8000f72:	e9c6 4800 	strd	r4, r8, [r6]
 8000f76:	e7dd      	b.n	8000f34 <__udivmoddi4+0xa0>
 8000f78:	b902      	cbnz	r2, 8000f7c <__udivmoddi4+0xe8>
 8000f7a:	deff      	udf	#255	; 0xff
 8000f7c:	fab2 f282 	clz	r2, r2
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	f040 808f 	bne.w	80010a4 <__udivmoddi4+0x210>
 8000f86:	1b49      	subs	r1, r1, r5
 8000f88:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f8c:	fa1f f885 	uxth.w	r8, r5
 8000f90:	2701      	movs	r7, #1
 8000f92:	fbb1 fcfe 	udiv	ip, r1, lr
 8000f96:	0c23      	lsrs	r3, r4, #16
 8000f98:	fb0e 111c 	mls	r1, lr, ip, r1
 8000f9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa0:	fb08 f10c 	mul.w	r1, r8, ip
 8000fa4:	4299      	cmp	r1, r3
 8000fa6:	d907      	bls.n	8000fb8 <__udivmoddi4+0x124>
 8000fa8:	18eb      	adds	r3, r5, r3
 8000faa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000fae:	d202      	bcs.n	8000fb6 <__udivmoddi4+0x122>
 8000fb0:	4299      	cmp	r1, r3
 8000fb2:	f200 80cd 	bhi.w	8001150 <__udivmoddi4+0x2bc>
 8000fb6:	4684      	mov	ip, r0
 8000fb8:	1a59      	subs	r1, r3, r1
 8000fba:	b2a3      	uxth	r3, r4
 8000fbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fc0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000fc4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000fc8:	fb08 f800 	mul.w	r8, r8, r0
 8000fcc:	45a0      	cmp	r8, r4
 8000fce:	d907      	bls.n	8000fe0 <__udivmoddi4+0x14c>
 8000fd0:	192c      	adds	r4, r5, r4
 8000fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fd6:	d202      	bcs.n	8000fde <__udivmoddi4+0x14a>
 8000fd8:	45a0      	cmp	r8, r4
 8000fda:	f200 80b6 	bhi.w	800114a <__udivmoddi4+0x2b6>
 8000fde:	4618      	mov	r0, r3
 8000fe0:	eba4 0408 	sub.w	r4, r4, r8
 8000fe4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000fe8:	e79f      	b.n	8000f2a <__udivmoddi4+0x96>
 8000fea:	f1c7 0c20 	rsb	ip, r7, #32
 8000fee:	40bb      	lsls	r3, r7
 8000ff0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ff4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ff8:	fa01 f407 	lsl.w	r4, r1, r7
 8000ffc:	fa20 f50c 	lsr.w	r5, r0, ip
 8001000:	fa21 f30c 	lsr.w	r3, r1, ip
 8001004:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001008:	4325      	orrs	r5, r4
 800100a:	fbb3 f9f8 	udiv	r9, r3, r8
 800100e:	0c2c      	lsrs	r4, r5, #16
 8001010:	fb08 3319 	mls	r3, r8, r9, r3
 8001014:	fa1f fa8e 	uxth.w	sl, lr
 8001018:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800101c:	fb09 f40a 	mul.w	r4, r9, sl
 8001020:	429c      	cmp	r4, r3
 8001022:	fa02 f207 	lsl.w	r2, r2, r7
 8001026:	fa00 f107 	lsl.w	r1, r0, r7
 800102a:	d90b      	bls.n	8001044 <__udivmoddi4+0x1b0>
 800102c:	eb1e 0303 	adds.w	r3, lr, r3
 8001030:	f109 30ff 	add.w	r0, r9, #4294967295
 8001034:	f080 8087 	bcs.w	8001146 <__udivmoddi4+0x2b2>
 8001038:	429c      	cmp	r4, r3
 800103a:	f240 8084 	bls.w	8001146 <__udivmoddi4+0x2b2>
 800103e:	f1a9 0902 	sub.w	r9, r9, #2
 8001042:	4473      	add	r3, lr
 8001044:	1b1b      	subs	r3, r3, r4
 8001046:	b2ad      	uxth	r5, r5
 8001048:	fbb3 f0f8 	udiv	r0, r3, r8
 800104c:	fb08 3310 	mls	r3, r8, r0, r3
 8001050:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001054:	fb00 fa0a 	mul.w	sl, r0, sl
 8001058:	45a2      	cmp	sl, r4
 800105a:	d908      	bls.n	800106e <__udivmoddi4+0x1da>
 800105c:	eb1e 0404 	adds.w	r4, lr, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	d26b      	bcs.n	800113e <__udivmoddi4+0x2aa>
 8001066:	45a2      	cmp	sl, r4
 8001068:	d969      	bls.n	800113e <__udivmoddi4+0x2aa>
 800106a:	3802      	subs	r0, #2
 800106c:	4474      	add	r4, lr
 800106e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001072:	fba0 8902 	umull	r8, r9, r0, r2
 8001076:	eba4 040a 	sub.w	r4, r4, sl
 800107a:	454c      	cmp	r4, r9
 800107c:	46c2      	mov	sl, r8
 800107e:	464b      	mov	r3, r9
 8001080:	d354      	bcc.n	800112c <__udivmoddi4+0x298>
 8001082:	d051      	beq.n	8001128 <__udivmoddi4+0x294>
 8001084:	2e00      	cmp	r6, #0
 8001086:	d069      	beq.n	800115c <__udivmoddi4+0x2c8>
 8001088:	ebb1 050a 	subs.w	r5, r1, sl
 800108c:	eb64 0403 	sbc.w	r4, r4, r3
 8001090:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001094:	40fd      	lsrs	r5, r7
 8001096:	40fc      	lsrs	r4, r7
 8001098:	ea4c 0505 	orr.w	r5, ip, r5
 800109c:	e9c6 5400 	strd	r5, r4, [r6]
 80010a0:	2700      	movs	r7, #0
 80010a2:	e747      	b.n	8000f34 <__udivmoddi4+0xa0>
 80010a4:	f1c2 0320 	rsb	r3, r2, #32
 80010a8:	fa20 f703 	lsr.w	r7, r0, r3
 80010ac:	4095      	lsls	r5, r2
 80010ae:	fa01 f002 	lsl.w	r0, r1, r2
 80010b2:	fa21 f303 	lsr.w	r3, r1, r3
 80010b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80010ba:	4338      	orrs	r0, r7
 80010bc:	0c01      	lsrs	r1, r0, #16
 80010be:	fbb3 f7fe 	udiv	r7, r3, lr
 80010c2:	fa1f f885 	uxth.w	r8, r5
 80010c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80010ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010ce:	fb07 f308 	mul.w	r3, r7, r8
 80010d2:	428b      	cmp	r3, r1
 80010d4:	fa04 f402 	lsl.w	r4, r4, r2
 80010d8:	d907      	bls.n	80010ea <__udivmoddi4+0x256>
 80010da:	1869      	adds	r1, r5, r1
 80010dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80010e0:	d22f      	bcs.n	8001142 <__udivmoddi4+0x2ae>
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d92d      	bls.n	8001142 <__udivmoddi4+0x2ae>
 80010e6:	3f02      	subs	r7, #2
 80010e8:	4429      	add	r1, r5
 80010ea:	1acb      	subs	r3, r1, r3
 80010ec:	b281      	uxth	r1, r0
 80010ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80010f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80010f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010fa:	fb00 f308 	mul.w	r3, r0, r8
 80010fe:	428b      	cmp	r3, r1
 8001100:	d907      	bls.n	8001112 <__udivmoddi4+0x27e>
 8001102:	1869      	adds	r1, r5, r1
 8001104:	f100 3cff 	add.w	ip, r0, #4294967295
 8001108:	d217      	bcs.n	800113a <__udivmoddi4+0x2a6>
 800110a:	428b      	cmp	r3, r1
 800110c:	d915      	bls.n	800113a <__udivmoddi4+0x2a6>
 800110e:	3802      	subs	r0, #2
 8001110:	4429      	add	r1, r5
 8001112:	1ac9      	subs	r1, r1, r3
 8001114:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001118:	e73b      	b.n	8000f92 <__udivmoddi4+0xfe>
 800111a:	4637      	mov	r7, r6
 800111c:	4630      	mov	r0, r6
 800111e:	e709      	b.n	8000f34 <__udivmoddi4+0xa0>
 8001120:	4607      	mov	r7, r0
 8001122:	e6e7      	b.n	8000ef4 <__udivmoddi4+0x60>
 8001124:	4618      	mov	r0, r3
 8001126:	e6fb      	b.n	8000f20 <__udivmoddi4+0x8c>
 8001128:	4541      	cmp	r1, r8
 800112a:	d2ab      	bcs.n	8001084 <__udivmoddi4+0x1f0>
 800112c:	ebb8 0a02 	subs.w	sl, r8, r2
 8001130:	eb69 020e 	sbc.w	r2, r9, lr
 8001134:	3801      	subs	r0, #1
 8001136:	4613      	mov	r3, r2
 8001138:	e7a4      	b.n	8001084 <__udivmoddi4+0x1f0>
 800113a:	4660      	mov	r0, ip
 800113c:	e7e9      	b.n	8001112 <__udivmoddi4+0x27e>
 800113e:	4618      	mov	r0, r3
 8001140:	e795      	b.n	800106e <__udivmoddi4+0x1da>
 8001142:	4667      	mov	r7, ip
 8001144:	e7d1      	b.n	80010ea <__udivmoddi4+0x256>
 8001146:	4681      	mov	r9, r0
 8001148:	e77c      	b.n	8001044 <__udivmoddi4+0x1b0>
 800114a:	3802      	subs	r0, #2
 800114c:	442c      	add	r4, r5
 800114e:	e747      	b.n	8000fe0 <__udivmoddi4+0x14c>
 8001150:	f1ac 0c02 	sub.w	ip, ip, #2
 8001154:	442b      	add	r3, r5
 8001156:	e72f      	b.n	8000fb8 <__udivmoddi4+0x124>
 8001158:	4638      	mov	r0, r7
 800115a:	e708      	b.n	8000f6e <__udivmoddi4+0xda>
 800115c:	4637      	mov	r7, r6
 800115e:	e6e9      	b.n	8000f34 <__udivmoddi4+0xa0>

08001160 <__aeabi_idiv0>:
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001168:	4b0e      	ldr	r3, [pc, #56]	; (80011a4 <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <HAL_Init+0x40>)
 800116e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001172:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_Init+0x40>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_Init+0x40>)
 800117a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800117e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <HAL_Init+0x40>)
 8001186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800118a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118c:	2003      	movs	r0, #3
 800118e:	f000 fd07 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001192:	2000      	movs	r0, #0
 8001194:	f000 f808 	bl	80011a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001198:	f009 fa98 	bl	800a6cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023c00 	.word	0x40023c00

080011a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b0:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_InitTick+0x54>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_InitTick+0x58>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011be:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fd1f 	bl	8001c0a <HAL_SYSTICK_Config>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e00e      	b.n	80011f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b0f      	cmp	r3, #15
 80011da:	d80a      	bhi.n	80011f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011dc:	2200      	movs	r2, #0
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295
 80011e4:	f000 fce7 	bl	8001bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e8:	4a06      	ldr	r2, [pc, #24]	; (8001204 <HAL_InitTick+0x5c>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e000      	b.n	80011f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000008 	.word	0x20000008
 8001200:	20000004 	.word	0x20000004
 8001204:	20000000 	.word	0x20000000

08001208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_IncTick+0x20>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <HAL_IncTick+0x24>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4413      	add	r3, r2
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <HAL_IncTick+0x24>)
 800121a:	6013      	str	r3, [r2, #0]
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000004 	.word	0x20000004
 800122c:	20000208 	.word	0x20000208

08001230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return uwTick;
 8001234:	4b03      	ldr	r3, [pc, #12]	; (8001244 <HAL_GetTick+0x14>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000208 	.word	0x20000208

08001248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001250:	f7ff ffee 	bl	8001230 <HAL_GetTick>
 8001254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001260:	d005      	beq.n	800126e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_Delay+0x40>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	4413      	add	r3, r2
 800126c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800126e:	bf00      	nop
 8001270:	f7ff ffde 	bl	8001230 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	429a      	cmp	r2, r3
 800127e:	d8f7      	bhi.n	8001270 <HAL_Delay+0x28>
  {
  }
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000004 	.word	0x20000004

0800128c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e033      	b.n	800130a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d109      	bne.n	80012be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f008 ff8a 	bl	800a1c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2200      	movs	r2, #0
 80012b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2200      	movs	r2, #0
 80012ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	f003 0310 	and.w	r3, r3, #16
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d118      	bne.n	80012fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012d2:	f023 0302 	bic.w	r3, r3, #2
 80012d6:	f043 0202 	orr.w	r2, r3, #2
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 fa92 	bl	8001808 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f023 0303 	bic.w	r3, r3, #3
 80012f2:	f043 0201 	orr.w	r2, r3, #1
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
 80012fa:	e001      	b.n	8001300 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001308:	7bfb      	ldrb	r3, [r7, #15]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800131c:	2300      	movs	r3, #0
 800131e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001326:	2b01      	cmp	r3, #1
 8001328:	d101      	bne.n	800132e <HAL_ADC_Start+0x1a>
 800132a:	2302      	movs	r3, #2
 800132c:	e0a5      	b.n	800147a <HAL_ADC_Start+0x166>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	2b01      	cmp	r3, #1
 8001342:	d018      	beq.n	8001376 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f042 0201 	orr.w	r2, r2, #1
 8001352:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001354:	4b4c      	ldr	r3, [pc, #304]	; (8001488 <HAL_ADC_Start+0x174>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a4c      	ldr	r2, [pc, #304]	; (800148c <HAL_ADC_Start+0x178>)
 800135a:	fba2 2303 	umull	r2, r3, r2, r3
 800135e:	0c9a      	lsrs	r2, r3, #18
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001368:	e002      	b.n	8001370 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3b01      	subs	r3, #1
 800136e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f9      	bne.n	800136a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	2b01      	cmp	r3, #1
 8001382:	d179      	bne.n	8001478 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001388:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800138c:	f023 0301 	bic.w	r3, r3, #1
 8001390:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013c2:	d106      	bne.n	80013d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c8:	f023 0206 	bic.w	r2, r3, #6
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	645a      	str	r2, [r3, #68]	; 0x44
 80013d0:	e002      	b.n	80013d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e0:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <HAL_ADC_Start+0x17c>)
 80013e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 031f 	and.w	r3, r3, #31
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d12a      	bne.n	8001450 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a25      	ldr	r2, [pc, #148]	; (8001494 <HAL_ADC_Start+0x180>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d015      	beq.n	8001430 <HAL_ADC_Start+0x11c>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a23      	ldr	r2, [pc, #140]	; (8001498 <HAL_ADC_Start+0x184>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d105      	bne.n	800141a <HAL_ADC_Start+0x106>
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <HAL_ADC_Start+0x17c>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f003 031f 	and.w	r3, r3, #31
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00a      	beq.n	8001430 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a1f      	ldr	r2, [pc, #124]	; (800149c <HAL_ADC_Start+0x188>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d129      	bne.n	8001478 <HAL_ADC_Start+0x164>
 8001424:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <HAL_ADC_Start+0x17c>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 031f 	and.w	r3, r3, #31
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d823      	bhi.n	8001478 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d11c      	bne.n	8001478 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	e013      	b.n	8001478 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0f      	ldr	r2, [pc, #60]	; (8001494 <HAL_ADC_Start+0x180>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10e      	bne.n	8001478 <HAL_ADC_Start+0x164>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d107      	bne.n	8001478 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	689a      	ldr	r2, [r3, #8]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001476:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008
 800148c:	431bde83 	.word	0x431bde83
 8001490:	40012300 	.word	0x40012300
 8001494:	40012000 	.word	0x40012000
 8001498:	40012100 	.word	0x40012100
 800149c:	40012200 	.word	0x40012200

080014a0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014bc:	d113      	bne.n	80014e6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014cc:	d10b      	bne.n	80014e6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	f043 0220 	orr.w	r2, r3, #32
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e05c      	b.n	80015a0 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80014e6:	f7ff fea3 	bl	8001230 <HAL_GetTick>
 80014ea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80014ec:	e01a      	b.n	8001524 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f4:	d016      	beq.n	8001524 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d007      	beq.n	800150c <HAL_ADC_PollForConversion+0x6c>
 80014fc:	f7ff fe98 	bl	8001230 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d20b      	bcs.n	8001524 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f043 0204 	orr.w	r2, r3, #4
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e03d      	b.n	80015a0 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b02      	cmp	r3, #2
 8001530:	d1dd      	bne.n	80014ee <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f06f 0212 	mvn.w	r2, #18
 800153a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001540:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d123      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800155a:	2b00      	cmp	r3, #0
 800155c:	d11f      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001564:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001576:	2b00      	cmp	r3, #0
 8001578:	d111      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d105      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f043 0201 	orr.w	r2, r3, #1
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_ConfigChannel+0x1c>
 80015dc:	2302      	movs	r3, #2
 80015de:	e105      	b.n	80017ec <HAL_ADC_ConfigChannel+0x228>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b09      	cmp	r3, #9
 80015ee:	d925      	bls.n	800163c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68d9      	ldr	r1, [r3, #12]
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	3b1e      	subs	r3, #30
 8001606:	2207      	movs	r2, #7
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43da      	mvns	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	400a      	ands	r2, r1
 8001614:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68d9      	ldr	r1, [r3, #12]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	4618      	mov	r0, r3
 8001628:	4603      	mov	r3, r0
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4403      	add	r3, r0
 800162e:	3b1e      	subs	r3, #30
 8001630:	409a      	lsls	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	e022      	b.n	8001682 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6919      	ldr	r1, [r3, #16]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	b29b      	uxth	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	2207      	movs	r2, #7
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43da      	mvns	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	400a      	ands	r2, r1
 800165e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6919      	ldr	r1, [r3, #16]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	b29b      	uxth	r3, r3
 8001670:	4618      	mov	r0, r3
 8001672:	4603      	mov	r3, r0
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4403      	add	r3, r0
 8001678:	409a      	lsls	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	430a      	orrs	r2, r1
 8001680:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b06      	cmp	r3, #6
 8001688:	d824      	bhi.n	80016d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	3b05      	subs	r3, #5
 800169c:	221f      	movs	r2, #31
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	400a      	ands	r2, r1
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3b05      	subs	r3, #5
 80016c6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	635a      	str	r2, [r3, #52]	; 0x34
 80016d2:	e04c      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b0c      	cmp	r3, #12
 80016da:	d824      	bhi.n	8001726 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	3b23      	subs	r3, #35	; 0x23
 80016ee:	221f      	movs	r2, #31
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43da      	mvns	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	400a      	ands	r2, r1
 80016fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	3b23      	subs	r3, #35	; 0x23
 8001718:	fa00 f203 	lsl.w	r2, r0, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	631a      	str	r2, [r3, #48]	; 0x30
 8001724:	e023      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	3b41      	subs	r3, #65	; 0x41
 8001738:	221f      	movs	r2, #31
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	400a      	ands	r2, r1
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	b29b      	uxth	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	3b41      	subs	r3, #65	; 0x41
 8001762:	fa00 f203 	lsl.w	r2, r0, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800176e:	4b22      	ldr	r3, [pc, #136]	; (80017f8 <HAL_ADC_ConfigChannel+0x234>)
 8001770:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a21      	ldr	r2, [pc, #132]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d109      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b12      	cmp	r3, #18
 8001782:	d105      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a19      	ldr	r2, [pc, #100]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d123      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b10      	cmp	r3, #16
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_ConfigChannel+0x1e6>
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b11      	cmp	r3, #17
 80017a8:	d11b      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b10      	cmp	r3, #16
 80017bc:	d111      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_ADC_ConfigChannel+0x23c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a10      	ldr	r2, [pc, #64]	; (8001804 <HAL_ADC_ConfigChannel+0x240>)
 80017c4:	fba2 2303 	umull	r2, r3, r2, r3
 80017c8:	0c9a      	lsrs	r2, r3, #18
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017d4:	e002      	b.n	80017dc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	3b01      	subs	r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f9      	bne.n	80017d6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40012300 	.word	0x40012300
 80017fc:	40012000 	.word	0x40012000
 8001800:	20000008 	.word	0x20000008
 8001804:	431bde83 	.word	0x431bde83

08001808 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001810:	4b79      	ldr	r3, [pc, #484]	; (80019f8 <ADC_Init+0x1f0>)
 8001812:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	431a      	orrs	r2, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800183c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6859      	ldr	r1, [r3, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	021a      	lsls	r2, r3, #8
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001860:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6859      	ldr	r1, [r3, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6899      	ldr	r1, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189a:	4a58      	ldr	r2, [pc, #352]	; (80019fc <ADC_Init+0x1f4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d022      	beq.n	80018e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6899      	ldr	r1, [r3, #8]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6899      	ldr	r1, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	e00f      	b.n	8001906 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001904:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f022 0202 	bic.w	r2, r2, #2
 8001914:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6899      	ldr	r1, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7e1b      	ldrb	r3, [r3, #24]
 8001920:	005a      	lsls	r2, r3, #1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	430a      	orrs	r2, r1
 8001928:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01b      	beq.n	800196c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001942:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001952:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6859      	ldr	r1, [r3, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	3b01      	subs	r3, #1
 8001960:	035a      	lsls	r2, r3, #13
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	e007      	b.n	800197c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800197a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800198a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	3b01      	subs	r3, #1
 8001998:	051a      	lsls	r2, r3, #20
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6899      	ldr	r1, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019be:	025a      	lsls	r2, r3, #9
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6899      	ldr	r1, [r3, #8]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	029a      	lsls	r2, r3, #10
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	609a      	str	r2, [r3, #8]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40012300 	.word	0x40012300
 80019fc:	0f000001 	.word	0x0f000001

08001a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a32:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	60d3      	str	r3, [r2, #12]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a4c:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <__NVIC_GetPriorityGrouping+0x18>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	f003 0307 	and.w	r3, r3, #7
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	db0b      	blt.n	8001a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 021f 	and.w	r2, r3, #31
 8001a7c:	4907      	ldr	r1, [pc, #28]	; (8001a9c <__NVIC_EnableIRQ+0x38>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	095b      	lsrs	r3, r3, #5
 8001a84:	2001      	movs	r0, #1
 8001a86:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000e100 	.word	0xe000e100

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	; (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	; (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	; 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00f      	b.n	8001b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <SysTick_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7a:	210f      	movs	r1, #15
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f7ff ff8e 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SysTick_Config+0x40>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <SysTick_Config+0x40>)
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff29 	bl	8001a00 <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff3e 	bl	8001a48 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ff8e 	bl	8001af4 <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff5d 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff31 	bl	8001a64 <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffa2 	bl	8001b5c <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c36:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <HAL_FLASH_Program+0xa0>)
 8001c38:	7e1b      	ldrb	r3, [r3, #24]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d101      	bne.n	8001c42 <HAL_FLASH_Program+0x1e>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e03b      	b.n	8001cba <HAL_FLASH_Program+0x96>
 8001c42:	4b20      	ldr	r3, [pc, #128]	; (8001cc4 <HAL_FLASH_Program+0xa0>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c4c:	f000 f870 	bl	8001d30 <FLASH_WaitForLastOperation>
 8001c50:	4603      	mov	r3, r0
 8001c52:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001c54:	7dfb      	ldrb	r3, [r7, #23]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d12b      	bne.n	8001cb2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d105      	bne.n	8001c6c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001c60:	783b      	ldrb	r3, [r7, #0]
 8001c62:	4619      	mov	r1, r3
 8001c64:	68b8      	ldr	r0, [r7, #8]
 8001c66:	f000 f917 	bl	8001e98 <FLASH_Program_Byte>
 8001c6a:	e016      	b.n	8001c9a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d105      	bne.n	8001c7e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001c72:	883b      	ldrh	r3, [r7, #0]
 8001c74:	4619      	mov	r1, r3
 8001c76:	68b8      	ldr	r0, [r7, #8]
 8001c78:	f000 f8ea 	bl	8001e50 <FLASH_Program_HalfWord>
 8001c7c:	e00d      	b.n	8001c9a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d105      	bne.n	8001c90 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	4619      	mov	r1, r3
 8001c88:	68b8      	ldr	r0, [r7, #8]
 8001c8a:	f000 f8bf 	bl	8001e0c <FLASH_Program_Word>
 8001c8e:	e004      	b.n	8001c9a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c94:	68b8      	ldr	r0, [r7, #8]
 8001c96:	f000 f88b 	bl	8001db0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c9a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c9e:	f000 f847 	bl	8001d30 <FLASH_WaitForLastOperation>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001ca6:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <HAL_FLASH_Program+0xa4>)
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	4a07      	ldr	r2, [pc, #28]	; (8001cc8 <HAL_FLASH_Program+0xa4>)
 8001cac:	f023 0301 	bic.w	r3, r3, #1
 8001cb0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <HAL_FLASH_Program+0xa0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000020c 	.word	0x2000020c
 8001cc8:	40023c00 	.word	0x40023c00

08001ccc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_FLASH_Unlock+0x38>)
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	da0b      	bge.n	8001cf6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_FLASH_Unlock+0x38>)
 8001ce0:	4a09      	ldr	r2, [pc, #36]	; (8001d08 <HAL_FLASH_Unlock+0x3c>)
 8001ce2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <HAL_FLASH_Unlock+0x38>)
 8001ce6:	4a09      	ldr	r2, [pc, #36]	; (8001d0c <HAL_FLASH_Unlock+0x40>)
 8001ce8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_FLASH_Unlock+0x38>)
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	da01      	bge.n	8001cf6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	40023c00 	.word	0x40023c00
 8001d08:	45670123 	.word	0x45670123
 8001d0c:	cdef89ab 	.word	0xcdef89ab

08001d10 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <HAL_FLASH_Lock+0x1c>)
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_FLASH_Lock+0x1c>)
 8001d1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001d1e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	40023c00 	.word	0x40023c00

08001d30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <FLASH_WaitForLastOperation+0x78>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001d42:	f7ff fa75 	bl	8001230 <HAL_GetTick>
 8001d46:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001d48:	e010      	b.n	8001d6c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d00c      	beq.n	8001d6c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d007      	beq.n	8001d68 <FLASH_WaitForLastOperation+0x38>
 8001d58:	f7ff fa6a 	bl	8001230 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d201      	bcs.n	8001d6c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e019      	b.n	8001da0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <FLASH_WaitForLastOperation+0x7c>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1e8      	bne.n	8001d4a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001d78:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <FLASH_WaitForLastOperation+0x7c>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <FLASH_WaitForLastOperation+0x7c>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <FLASH_WaitForLastOperation+0x7c>)
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001d96:	f000 f8a1 	bl	8001edc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e000      	b.n	8001da0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
  
}  
 8001da0:	4618      	mov	r0, r3
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	2000020c 	.word	0x2000020c
 8001dac:	40023c00 	.word	0x40023c00

08001db0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001db0:	b490      	push	{r4, r7}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	4a11      	ldr	r2, [pc, #68]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	4a0e      	ldr	r2, [pc, #56]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dce:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001dd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	4a0b      	ldr	r2, [pc, #44]	; (8001e08 <FLASH_Program_DoubleWord+0x58>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001de6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	f04f 0400 	mov.w	r4, #0
 8001df2:	0013      	movs	r3, r2
 8001df4:	2400      	movs	r4, #0
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	3204      	adds	r2, #4
 8001dfa:	6013      	str	r3, [r2, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc90      	pop	{r4, r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00

08001e0c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	4a0c      	ldr	r2, [pc, #48]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e2c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	4a06      	ldr	r2, [pc, #24]	; (8001e4c <FLASH_Program_Word+0x40>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	601a      	str	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	40023c00 	.word	0x40023c00

08001e50 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	4a0c      	ldr	r2, [pc, #48]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001e68:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	4a09      	ldr	r2, [pc, #36]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	4a06      	ldr	r2, [pc, #24]	; (8001e94 <FLASH_Program_HalfWord+0x44>)
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	887a      	ldrh	r2, [r7, #2]
 8001e84:	801a      	strh	r2, [r3, #0]
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023c00 	.word	0x40023c00

08001e98 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	4a0b      	ldr	r2, [pc, #44]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001eb0:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001eb2:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001eb8:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	4a06      	ldr	r2, [pc, #24]	; (8001ed8 <FLASH_Program_Byte+0x40>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	78fa      	ldrb	r2, [r7, #3]
 8001ec8:	701a      	strb	r2, [r3, #0]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40023c00 	.word	0x40023c00

08001edc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001ee0:	4b27      	ldr	r3, [pc, #156]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0310 	and.w	r3, r3, #16
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d008      	beq.n	8001efe <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001eec:	4b25      	ldr	r3, [pc, #148]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	f043 0310 	orr.w	r3, r3, #16
 8001ef4:	4a23      	ldr	r2, [pc, #140]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001ef6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001ef8:	4b21      	ldr	r3, [pc, #132]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001efa:	2210      	movs	r2, #16
 8001efc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001efe:	4b20      	ldr	r3, [pc, #128]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f003 0320 	and.w	r3, r3, #32
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d008      	beq.n	8001f1c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001f0a:	4b1e      	ldr	r3, [pc, #120]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	f043 0308 	orr.w	r3, r3, #8
 8001f12:	4a1c      	ldr	r2, [pc, #112]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f14:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001f16:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f18:	2220      	movs	r2, #32
 8001f1a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001f1c:	4b18      	ldr	r3, [pc, #96]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d008      	beq.n	8001f3a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001f28:	4b16      	ldr	r3, [pc, #88]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	f043 0304 	orr.w	r3, r3, #4
 8001f30:	4a14      	ldr	r2, [pc, #80]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f32:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f36:	2240      	movs	r2, #64	; 0x40
 8001f38:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001f3a:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d008      	beq.n	8001f58 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001f46:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f043 0302 	orr.w	r3, r3, #2
 8001f4e:	4a0d      	ldr	r2, [pc, #52]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f50:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001f52:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f54:	2280      	movs	r2, #128	; 0x80
 8001f56:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001f58:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d008      	beq.n	8001f76 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001f64:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	f043 0320 	orr.w	r3, r3, #32
 8001f6c:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <FLASH_SetErrorCode+0xa8>)
 8001f6e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <FLASH_SetErrorCode+0xa4>)
 8001f72:	2202      	movs	r2, #2
 8001f74:	60da      	str	r2, [r3, #12]
  }
}
 8001f76:	bf00      	nop
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40023c00 	.word	0x40023c00
 8001f84:	2000020c 	.word	0x2000020c

08001f88 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001f9a:	4b31      	ldr	r3, [pc, #196]	; (8002060 <HAL_FLASHEx_Erase+0xd8>)
 8001f9c:	7e1b      	ldrb	r3, [r3, #24]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d101      	bne.n	8001fa6 <HAL_FLASHEx_Erase+0x1e>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e058      	b.n	8002058 <HAL_FLASHEx_Erase+0xd0>
 8001fa6:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_FLASHEx_Erase+0xd8>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fac:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fb0:	f7ff febe 	bl	8001d30 <FLASH_WaitForLastOperation>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001fb8:	7bfb      	ldrb	r3, [r7, #15]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d148      	bne.n	8002050 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d115      	bne.n	8001ffa <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	b2da      	uxtb	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4610      	mov	r0, r2
 8001fdc:	f000 f844 	bl	8002068 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fe0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fe4:	f7ff fea4 	bl	8001d30 <FLASH_WaitForLastOperation>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001fec:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_FLASHEx_Erase+0xdc>)
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	4a1c      	ldr	r2, [pc, #112]	; (8002064 <HAL_FLASHEx_Erase+0xdc>)
 8001ff2:	f023 0304 	bic.w	r3, r3, #4
 8001ff6:	6113      	str	r3, [r2, #16]
 8001ff8:	e028      	b.n	800204c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	e01c      	b.n	800203c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	4619      	mov	r1, r3
 800200a:	68b8      	ldr	r0, [r7, #8]
 800200c:	f000 f850 	bl	80020b0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002010:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002014:	f7ff fe8c 	bl	8001d30 <FLASH_WaitForLastOperation>
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800201c:	4b11      	ldr	r3, [pc, #68]	; (8002064 <HAL_FLASHEx_Erase+0xdc>)
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	4a10      	ldr	r2, [pc, #64]	; (8002064 <HAL_FLASHEx_Erase+0xdc>)
 8002022:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002026:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68ba      	ldr	r2, [r7, #8]
 8002032:	601a      	str	r2, [r3, #0]
          break;
 8002034:	e00a      	b.n	800204c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	3301      	adds	r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68da      	ldr	r2, [r3, #12]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4413      	add	r3, r2
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	429a      	cmp	r2, r3
 800204a:	d3da      	bcc.n	8002002 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800204c:	f000 f878 	bl	8002140 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <HAL_FLASHEx_Erase+0xd8>)
 8002052:	2200      	movs	r2, #0
 8002054:	761a      	strb	r2, [r3, #24]

  return status;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	2000020c 	.word	0x2000020c
 8002064:	40023c00 	.word	0x40023c00

08002068 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <FLASH_MassErase+0x44>)
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	4a0c      	ldr	r2, [pc, #48]	; (80020ac <FLASH_MassErase+0x44>)
 800207a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800207e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002080:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <FLASH_MassErase+0x44>)
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	4a09      	ldr	r2, [pc, #36]	; (80020ac <FLASH_MassErase+0x44>)
 8002086:	f043 0304 	orr.w	r3, r3, #4
 800208a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800208c:	4b07      	ldr	r3, [pc, #28]	; (80020ac <FLASH_MassErase+0x44>)
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	021b      	lsls	r3, r3, #8
 8002094:	4313      	orrs	r3, r2
 8002096:	4a05      	ldr	r2, [pc, #20]	; (80020ac <FLASH_MassErase+0x44>)
 8002098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209c:	6113      	str	r3, [r2, #16]
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40023c00 	.word	0x40023c00

080020b0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d102      	bne.n	80020cc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	e010      	b.n	80020ee <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d103      	bne.n	80020da <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80020d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	e009      	b.n	80020ee <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d103      	bne.n	80020e8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80020e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	e002      	b.n	80020ee <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80020e8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020ec:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020ee:	4b13      	ldr	r3, [pc, #76]	; (800213c <FLASH_Erase_Sector+0x8c>)
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <FLASH_Erase_Sector+0x8c>)
 80020f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80020fa:	4b10      	ldr	r3, [pc, #64]	; (800213c <FLASH_Erase_Sector+0x8c>)
 80020fc:	691a      	ldr	r2, [r3, #16]
 80020fe:	490f      	ldr	r1, [pc, #60]	; (800213c <FLASH_Erase_Sector+0x8c>)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4313      	orrs	r3, r2
 8002104:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002106:	4b0d      	ldr	r3, [pc, #52]	; (800213c <FLASH_Erase_Sector+0x8c>)
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	4a0c      	ldr	r2, [pc, #48]	; (800213c <FLASH_Erase_Sector+0x8c>)
 800210c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002110:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002112:	4b0a      	ldr	r3, [pc, #40]	; (800213c <FLASH_Erase_Sector+0x8c>)
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4313      	orrs	r3, r2
 800211c:	4a07      	ldr	r2, [pc, #28]	; (800213c <FLASH_Erase_Sector+0x8c>)
 800211e:	f043 0302 	orr.w	r3, r3, #2
 8002122:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002124:	4b05      	ldr	r3, [pc, #20]	; (800213c <FLASH_Erase_Sector+0x8c>)
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	4a04      	ldr	r2, [pc, #16]	; (800213c <FLASH_Erase_Sector+0x8c>)
 800212a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800212e:	6113      	str	r3, [r2, #16]
}
 8002130:	bf00      	nop
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	40023c00 	.word	0x40023c00

08002140 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8002144:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800214c:	2b00      	cmp	r3, #0
 800214e:	d017      	beq.n	8002180 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002150:	4b1d      	ldr	r3, [pc, #116]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a1c      	ldr	r2, [pc, #112]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002156:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800215a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800215c:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a19      	ldr	r2, [pc, #100]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002166:	6013      	str	r3, [r2, #0]
 8002168:	4b17      	ldr	r3, [pc, #92]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a16      	ldr	r2, [pc, #88]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800216e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002172:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002174:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a13      	ldr	r2, [pc, #76]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800217a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800217e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d017      	beq.n	80021bc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800218c:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <FLASH_FlushCaches+0x88>)
 8002192:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002196:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002198:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a0a      	ldr	r2, [pc, #40]	; (80021c8 <FLASH_FlushCaches+0x88>)
 800219e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <FLASH_FlushCaches+0x88>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <FLASH_FlushCaches+0x88>)
 80021aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80021ae:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <FLASH_FlushCaches+0x88>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <FLASH_FlushCaches+0x88>)
 80021b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ba:	6013      	str	r3, [r2, #0]
  }
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40023c00 	.word	0x40023c00

080021cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b089      	sub	sp, #36	; 0x24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	e16b      	b.n	80024c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021e8:	2201      	movs	r2, #1
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	4013      	ands	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	429a      	cmp	r2, r3
 8002202:	f040 815a 	bne.w	80024ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_Init+0x4a>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b12      	cmp	r3, #18
 8002214:	d123      	bne.n	800225e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	08da      	lsrs	r2, r3, #3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3208      	adds	r2, #8
 800221e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4013      	ands	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	691a      	ldr	r2, [r3, #16]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	08da      	lsrs	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3208      	adds	r2, #8
 8002258:	69b9      	ldr	r1, [r7, #24]
 800225a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	2203      	movs	r2, #3
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4013      	ands	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0203 	and.w	r2, r3, #3
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d00b      	beq.n	80022b2 <HAL_GPIO_Init+0xe6>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d007      	beq.n	80022b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022a6:	2b11      	cmp	r3, #17
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b12      	cmp	r3, #18
 80022b0:	d130      	bne.n	8002314 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	2203      	movs	r2, #3
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022e8:	2201      	movs	r2, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	091b      	lsrs	r3, r3, #4
 80022fe:	f003 0201 	and.w	r2, r3, #1
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	2203      	movs	r2, #3
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	4313      	orrs	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 80b4 	beq.w	80024ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b5f      	ldr	r3, [pc, #380]	; (80024d4 <HAL_GPIO_Init+0x308>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235a:	4a5e      	ldr	r2, [pc, #376]	; (80024d4 <HAL_GPIO_Init+0x308>)
 800235c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002360:	6453      	str	r3, [r2, #68]	; 0x44
 8002362:	4b5c      	ldr	r3, [pc, #368]	; (80024d4 <HAL_GPIO_Init+0x308>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800236e:	4a5a      	ldr	r2, [pc, #360]	; (80024d8 <HAL_GPIO_Init+0x30c>)
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	3302      	adds	r3, #2
 8002376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	220f      	movs	r2, #15
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4013      	ands	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a51      	ldr	r2, [pc, #324]	; (80024dc <HAL_GPIO_Init+0x310>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d02b      	beq.n	80023f2 <HAL_GPIO_Init+0x226>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a50      	ldr	r2, [pc, #320]	; (80024e0 <HAL_GPIO_Init+0x314>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d025      	beq.n	80023ee <HAL_GPIO_Init+0x222>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a4f      	ldr	r2, [pc, #316]	; (80024e4 <HAL_GPIO_Init+0x318>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d01f      	beq.n	80023ea <HAL_GPIO_Init+0x21e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4e      	ldr	r2, [pc, #312]	; (80024e8 <HAL_GPIO_Init+0x31c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d019      	beq.n	80023e6 <HAL_GPIO_Init+0x21a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a4d      	ldr	r2, [pc, #308]	; (80024ec <HAL_GPIO_Init+0x320>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d013      	beq.n	80023e2 <HAL_GPIO_Init+0x216>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4c      	ldr	r2, [pc, #304]	; (80024f0 <HAL_GPIO_Init+0x324>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00d      	beq.n	80023de <HAL_GPIO_Init+0x212>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4b      	ldr	r2, [pc, #300]	; (80024f4 <HAL_GPIO_Init+0x328>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d007      	beq.n	80023da <HAL_GPIO_Init+0x20e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4a      	ldr	r2, [pc, #296]	; (80024f8 <HAL_GPIO_Init+0x32c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d101      	bne.n	80023d6 <HAL_GPIO_Init+0x20a>
 80023d2:	2307      	movs	r3, #7
 80023d4:	e00e      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023d6:	2308      	movs	r3, #8
 80023d8:	e00c      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023da:	2306      	movs	r3, #6
 80023dc:	e00a      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023de:	2305      	movs	r3, #5
 80023e0:	e008      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023e2:	2304      	movs	r3, #4
 80023e4:	e006      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023e6:	2303      	movs	r3, #3
 80023e8:	e004      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e002      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_GPIO_Init+0x228>
 80023f2:	2300      	movs	r3, #0
 80023f4:	69fa      	ldr	r2, [r7, #28]
 80023f6:	f002 0203 	and.w	r2, r2, #3
 80023fa:	0092      	lsls	r2, r2, #2
 80023fc:	4093      	lsls	r3, r2
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002404:	4934      	ldr	r1, [pc, #208]	; (80024d8 <HAL_GPIO_Init+0x30c>)
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	089b      	lsrs	r3, r3, #2
 800240a:	3302      	adds	r3, #2
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002412:	4b3a      	ldr	r3, [pc, #232]	; (80024fc <HAL_GPIO_Init+0x330>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	43db      	mvns	r3, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4013      	ands	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002436:	4a31      	ldr	r2, [pc, #196]	; (80024fc <HAL_GPIO_Init+0x330>)
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800243c:	4b2f      	ldr	r3, [pc, #188]	; (80024fc <HAL_GPIO_Init+0x330>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	43db      	mvns	r3, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002460:	4a26      	ldr	r2, [pc, #152]	; (80024fc <HAL_GPIO_Init+0x330>)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002466:	4b25      	ldr	r3, [pc, #148]	; (80024fc <HAL_GPIO_Init+0x330>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	4013      	ands	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800248a:	4a1c      	ldr	r2, [pc, #112]	; (80024fc <HAL_GPIO_Init+0x330>)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002490:	4b1a      	ldr	r3, [pc, #104]	; (80024fc <HAL_GPIO_Init+0x330>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	43db      	mvns	r3, r3
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4013      	ands	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024b4:	4a11      	ldr	r2, [pc, #68]	; (80024fc <HAL_GPIO_Init+0x330>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3301      	adds	r3, #1
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	2b0f      	cmp	r3, #15
 80024c4:	f67f ae90 	bls.w	80021e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024c8:	bf00      	nop
 80024ca:	3724      	adds	r7, #36	; 0x24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40013800 	.word	0x40013800
 80024dc:	40020000 	.word	0x40020000
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40020800 	.word	0x40020800
 80024e8:	40020c00 	.word	0x40020c00
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40021400 	.word	0x40021400
 80024f4:	40021800 	.word	0x40021800
 80024f8:	40021c00 	.word	0x40021c00
 80024fc:	40013c00 	.word	0x40013c00

08002500 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	887b      	ldrh	r3, [r7, #2]
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d002      	beq.n	800251e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002518:	2301      	movs	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
 800251c:	e001      	b.n	8002522 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800251e:	2300      	movs	r3, #0
 8002520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002522:	7bfb      	ldrb	r3, [r7, #15]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]
 800253c:	4613      	mov	r3, r2
 800253e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002540:	787b      	ldrb	r3, [r7, #1]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800254c:	e003      	b.n	8002556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800254e:	887b      	ldrh	r3, [r7, #2]
 8002550:	041a      	lsls	r2, r3, #16
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	619a      	str	r2, [r3, #24]
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
	...

08002564 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e22d      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d075      	beq.n	800266e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002582:	4ba3      	ldr	r3, [pc, #652]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 030c 	and.w	r3, r3, #12
 800258a:	2b04      	cmp	r3, #4
 800258c:	d00c      	beq.n	80025a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800258e:	4ba0      	ldr	r3, [pc, #640]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002596:	2b08      	cmp	r3, #8
 8002598:	d112      	bne.n	80025c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800259a:	4b9d      	ldr	r3, [pc, #628]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025a6:	d10b      	bne.n	80025c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a8:	4b99      	ldr	r3, [pc, #612]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d05b      	beq.n	800266c <HAL_RCC_OscConfig+0x108>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d157      	bne.n	800266c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e208      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025c8:	d106      	bne.n	80025d8 <HAL_RCC_OscConfig+0x74>
 80025ca:	4b91      	ldr	r3, [pc, #580]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a90      	ldr	r2, [pc, #576]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	e01d      	b.n	8002614 <HAL_RCC_OscConfig+0xb0>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025e0:	d10c      	bne.n	80025fc <HAL_RCC_OscConfig+0x98>
 80025e2:	4b8b      	ldr	r3, [pc, #556]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a8a      	ldr	r2, [pc, #552]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	4b88      	ldr	r3, [pc, #544]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a87      	ldr	r2, [pc, #540]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	e00b      	b.n	8002614 <HAL_RCC_OscConfig+0xb0>
 80025fc:	4b84      	ldr	r3, [pc, #528]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a83      	ldr	r2, [pc, #524]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b81      	ldr	r3, [pc, #516]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a80      	ldr	r2, [pc, #512]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 800260e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261c:	f7fe fe08 	bl	8001230 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002624:	f7fe fe04 	bl	8001230 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	; 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e1cd      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002636:	4b76      	ldr	r3, [pc, #472]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0xc0>
 8002642:	e014      	b.n	800266e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe fdf4 	bl	8001230 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe fdf0 	bl	8001230 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	; 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e1b9      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800265e:	4b6c      	ldr	r3, [pc, #432]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0xe8>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d063      	beq.n	8002742 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800267a:	4b65      	ldr	r3, [pc, #404]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 030c 	and.w	r3, r3, #12
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00b      	beq.n	800269e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002686:	4b62      	ldr	r3, [pc, #392]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800268e:	2b08      	cmp	r3, #8
 8002690:	d11c      	bne.n	80026cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002692:	4b5f      	ldr	r3, [pc, #380]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d116      	bne.n	80026cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269e:	4b5c      	ldr	r3, [pc, #368]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d005      	beq.n	80026b6 <HAL_RCC_OscConfig+0x152>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d001      	beq.n	80026b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e18d      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b6:	4b56      	ldr	r3, [pc, #344]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4952      	ldr	r1, [pc, #328]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	e03a      	b.n	8002742 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d020      	beq.n	8002716 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d4:	4b4f      	ldr	r3, [pc, #316]	; (8002814 <HAL_RCC_OscConfig+0x2b0>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026da:	f7fe fda9 	bl	8001230 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026e2:	f7fe fda5 	bl	8001230 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e16e      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f4:	4b46      	ldr	r3, [pc, #280]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002700:	4b43      	ldr	r3, [pc, #268]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4940      	ldr	r1, [pc, #256]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002710:	4313      	orrs	r3, r2
 8002712:	600b      	str	r3, [r1, #0]
 8002714:	e015      	b.n	8002742 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002716:	4b3f      	ldr	r3, [pc, #252]	; (8002814 <HAL_RCC_OscConfig+0x2b0>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271c:	f7fe fd88 	bl	8001230 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002724:	f7fe fd84 	bl	8001230 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e14d      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002736:	4b36      	ldr	r3, [pc, #216]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d030      	beq.n	80027b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d016      	beq.n	8002784 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002756:	4b30      	ldr	r3, [pc, #192]	; (8002818 <HAL_RCC_OscConfig+0x2b4>)
 8002758:	2201      	movs	r2, #1
 800275a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800275c:	f7fe fd68 	bl	8001230 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002764:	f7fe fd64 	bl	8001230 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e12d      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002776:	4b26      	ldr	r3, [pc, #152]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 8002778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0x200>
 8002782:	e015      	b.n	80027b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002784:	4b24      	ldr	r3, [pc, #144]	; (8002818 <HAL_RCC_OscConfig+0x2b4>)
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278a:	f7fe fd51 	bl	8001230 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002792:	f7fe fd4d 	bl	8001230 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e116      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a4:	4b1a      	ldr	r3, [pc, #104]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80027a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f0      	bne.n	8002792 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 80a0 	beq.w	80028fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027be:	2300      	movs	r3, #0
 80027c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027c2:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10f      	bne.n	80027ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	4a0e      	ldr	r2, [pc, #56]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80027d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027dc:	6413      	str	r3, [r2, #64]	; 0x40
 80027de:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <HAL_RCC_OscConfig+0x2ac>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027ea:	2301      	movs	r3, #1
 80027ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_RCC_OscConfig+0x2b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d121      	bne.n	800283e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027fa:	4b08      	ldr	r3, [pc, #32]	; (800281c <HAL_RCC_OscConfig+0x2b8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a07      	ldr	r2, [pc, #28]	; (800281c <HAL_RCC_OscConfig+0x2b8>)
 8002800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002806:	f7fe fd13 	bl	8001230 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800280c:	e011      	b.n	8002832 <HAL_RCC_OscConfig+0x2ce>
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	42470000 	.word	0x42470000
 8002818:	42470e80 	.word	0x42470e80
 800281c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002820:	f7fe fd06 	bl	8001230 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e0cf      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002832:	4b6a      	ldr	r3, [pc, #424]	; (80029dc <HAL_RCC_OscConfig+0x478>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d106      	bne.n	8002854 <HAL_RCC_OscConfig+0x2f0>
 8002846:	4b66      	ldr	r3, [pc, #408]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284a:	4a65      	ldr	r2, [pc, #404]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6713      	str	r3, [r2, #112]	; 0x70
 8002852:	e01c      	b.n	800288e <HAL_RCC_OscConfig+0x32a>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b05      	cmp	r3, #5
 800285a:	d10c      	bne.n	8002876 <HAL_RCC_OscConfig+0x312>
 800285c:	4b60      	ldr	r3, [pc, #384]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800285e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002860:	4a5f      	ldr	r2, [pc, #380]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	6713      	str	r3, [r2, #112]	; 0x70
 8002868:	4b5d      	ldr	r3, [pc, #372]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800286a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286c:	4a5c      	ldr	r2, [pc, #368]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	6713      	str	r3, [r2, #112]	; 0x70
 8002874:	e00b      	b.n	800288e <HAL_RCC_OscConfig+0x32a>
 8002876:	4b5a      	ldr	r3, [pc, #360]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287a:	4a59      	ldr	r2, [pc, #356]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800287c:	f023 0301 	bic.w	r3, r3, #1
 8002880:	6713      	str	r3, [r2, #112]	; 0x70
 8002882:	4b57      	ldr	r3, [pc, #348]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002886:	4a56      	ldr	r2, [pc, #344]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002888:	f023 0304 	bic.w	r3, r3, #4
 800288c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d015      	beq.n	80028c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002896:	f7fe fccb 	bl	8001230 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289c:	e00a      	b.n	80028b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800289e:	f7fe fcc7 	bl	8001230 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e08e      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b4:	4b4a      	ldr	r3, [pc, #296]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 80028b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0ee      	beq.n	800289e <HAL_RCC_OscConfig+0x33a>
 80028c0:	e014      	b.n	80028ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c2:	f7fe fcb5 	bl	8001230 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c8:	e00a      	b.n	80028e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ca:	f7fe fcb1 	bl	8001230 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d8:	4293      	cmp	r3, r2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e078      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e0:	4b3f      	ldr	r3, [pc, #252]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1ee      	bne.n	80028ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d105      	bne.n	80028fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f2:	4b3b      	ldr	r3, [pc, #236]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	4a3a      	ldr	r2, [pc, #232]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 80028f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d064      	beq.n	80029d0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002906:	4b36      	ldr	r3, [pc, #216]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	2b08      	cmp	r3, #8
 8002910:	d05c      	beq.n	80029cc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d141      	bne.n	800299e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800291a:	4b32      	ldr	r3, [pc, #200]	; (80029e4 <HAL_RCC_OscConfig+0x480>)
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002920:	f7fe fc86 	bl	8001230 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002928:	f7fe fc82 	bl	8001230 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e04b      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800293a:	4b29      	ldr	r3, [pc, #164]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69da      	ldr	r2, [r3, #28]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	431a      	orrs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002954:	019b      	lsls	r3, r3, #6
 8002956:	431a      	orrs	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	085b      	lsrs	r3, r3, #1
 800295e:	3b01      	subs	r3, #1
 8002960:	041b      	lsls	r3, r3, #16
 8002962:	431a      	orrs	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002968:	061b      	lsls	r3, r3, #24
 800296a:	491d      	ldr	r1, [pc, #116]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 800296c:	4313      	orrs	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002970:	4b1c      	ldr	r3, [pc, #112]	; (80029e4 <HAL_RCC_OscConfig+0x480>)
 8002972:	2201      	movs	r2, #1
 8002974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002976:	f7fe fc5b 	bl	8001230 <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800297e:	f7fe fc57 	bl	8001230 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e020      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002990:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0f0      	beq.n	800297e <HAL_RCC_OscConfig+0x41a>
 800299c:	e018      	b.n	80029d0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <HAL_RCC_OscConfig+0x480>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a4:	f7fe fc44 	bl	8001230 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ac:	f7fe fc40 	bl	8001230 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e009      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029be:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <HAL_RCC_OscConfig+0x47c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x448>
 80029ca:	e001      	b.n	80029d0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40007000 	.word	0x40007000
 80029e0:	40023800 	.word	0x40023800
 80029e4:	42470060 	.word	0x42470060

080029e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0ca      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029fc:	4b67      	ldr	r3, [pc, #412]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 030f 	and.w	r3, r3, #15
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d90c      	bls.n	8002a24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0a:	4b64      	ldr	r3, [pc, #400]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	b2d2      	uxtb	r2, r2
 8002a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a12:	4b62      	ldr	r3, [pc, #392]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d001      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e0b6      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d020      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a3c:	4b58      	ldr	r3, [pc, #352]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4a57      	ldr	r2, [pc, #348]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a54:	4b52      	ldr	r3, [pc, #328]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	4a51      	ldr	r2, [pc, #324]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a60:	4b4f      	ldr	r3, [pc, #316]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	494c      	ldr	r1, [pc, #304]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d044      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d107      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a86:	4b46      	ldr	r3, [pc, #280]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d119      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e07d      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d003      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aa2:	2b03      	cmp	r3, #3
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa6:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d109      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e06d      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab6:	4b3a      	ldr	r3, [pc, #232]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e065      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ac6:	4b36      	ldr	r3, [pc, #216]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f023 0203 	bic.w	r2, r3, #3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4933      	ldr	r1, [pc, #204]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ad8:	f7fe fbaa 	bl	8001230 <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ade:	e00a      	b.n	8002af6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae0:	f7fe fba6 	bl	8001230 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e04d      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	4b2a      	ldr	r3, [pc, #168]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 020c 	and.w	r2, r3, #12
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d1eb      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b08:	4b24      	ldr	r3, [pc, #144]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d20c      	bcs.n	8002b30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	4b21      	ldr	r3, [pc, #132]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1e:	4b1f      	ldr	r3, [pc, #124]	; (8002b9c <HAL_RCC_ClockConfig+0x1b4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d001      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e030      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b3c:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	4915      	ldr	r1, [pc, #84]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b5a:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	490d      	ldr	r1, [pc, #52]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b6e:	f000 f81d 	bl	8002bac <HAL_RCC_GetSysClockFreq>
 8002b72:	4601      	mov	r1, r0
 8002b74:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	091b      	lsrs	r3, r3, #4
 8002b7a:	f003 030f 	and.w	r3, r3, #15
 8002b7e:	4a09      	ldr	r2, [pc, #36]	; (8002ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b80:	5cd3      	ldrb	r3, [r2, r3]
 8002b82:	fa21 f303 	lsr.w	r3, r1, r3
 8002b86:	4a08      	ldr	r2, [pc, #32]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	f7fe fb0c 	bl	80011a8 <HAL_InitTick>

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023c00 	.word	0x40023c00
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	0800dfc8 	.word	0x0800dfc8
 8002ba8:	20000008 	.word	0x20000008

08002bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	607b      	str	r3, [r7, #4]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bc2:	4b50      	ldr	r3, [pc, #320]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d007      	beq.n	8002bde <HAL_RCC_GetSysClockFreq+0x32>
 8002bce:	2b08      	cmp	r3, #8
 8002bd0:	d008      	beq.n	8002be4 <HAL_RCC_GetSysClockFreq+0x38>
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f040 808d 	bne.w	8002cf2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bd8:	4b4b      	ldr	r3, [pc, #300]	; (8002d08 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002bda:	60bb      	str	r3, [r7, #8]
       break;
 8002bdc:	e08c      	b.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bde:	4b4b      	ldr	r3, [pc, #300]	; (8002d0c <HAL_RCC_GetSysClockFreq+0x160>)
 8002be0:	60bb      	str	r3, [r7, #8]
      break;
 8002be2:	e089      	b.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002be4:	4b47      	ldr	r3, [pc, #284]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bee:	4b45      	ldr	r3, [pc, #276]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d023      	beq.n	8002c42 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfa:	4b42      	ldr	r3, [pc, #264]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	099b      	lsrs	r3, r3, #6
 8002c00:	f04f 0400 	mov.w	r4, #0
 8002c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	ea03 0501 	and.w	r5, r3, r1
 8002c10:	ea04 0602 	and.w	r6, r4, r2
 8002c14:	4a3d      	ldr	r2, [pc, #244]	; (8002d0c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c16:	fb02 f106 	mul.w	r1, r2, r6
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	fb02 f205 	mul.w	r2, r2, r5
 8002c20:	440a      	add	r2, r1
 8002c22:	493a      	ldr	r1, [pc, #232]	; (8002d0c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c24:	fba5 0101 	umull	r0, r1, r5, r1
 8002c28:	1853      	adds	r3, r2, r1
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f04f 0400 	mov.w	r4, #0
 8002c32:	461a      	mov	r2, r3
 8002c34:	4623      	mov	r3, r4
 8002c36:	f7fe f915 	bl	8000e64 <__aeabi_uldivmod>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	460c      	mov	r4, r1
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	e049      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c42:	4b30      	ldr	r3, [pc, #192]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	099b      	lsrs	r3, r3, #6
 8002c48:	f04f 0400 	mov.w	r4, #0
 8002c4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c50:	f04f 0200 	mov.w	r2, #0
 8002c54:	ea03 0501 	and.w	r5, r3, r1
 8002c58:	ea04 0602 	and.w	r6, r4, r2
 8002c5c:	4629      	mov	r1, r5
 8002c5e:	4632      	mov	r2, r6
 8002c60:	f04f 0300 	mov.w	r3, #0
 8002c64:	f04f 0400 	mov.w	r4, #0
 8002c68:	0154      	lsls	r4, r2, #5
 8002c6a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c6e:	014b      	lsls	r3, r1, #5
 8002c70:	4619      	mov	r1, r3
 8002c72:	4622      	mov	r2, r4
 8002c74:	1b49      	subs	r1, r1, r5
 8002c76:	eb62 0206 	sbc.w	r2, r2, r6
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	f04f 0400 	mov.w	r4, #0
 8002c82:	0194      	lsls	r4, r2, #6
 8002c84:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c88:	018b      	lsls	r3, r1, #6
 8002c8a:	1a5b      	subs	r3, r3, r1
 8002c8c:	eb64 0402 	sbc.w	r4, r4, r2
 8002c90:	f04f 0100 	mov.w	r1, #0
 8002c94:	f04f 0200 	mov.w	r2, #0
 8002c98:	00e2      	lsls	r2, r4, #3
 8002c9a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c9e:	00d9      	lsls	r1, r3, #3
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	4614      	mov	r4, r2
 8002ca4:	195b      	adds	r3, r3, r5
 8002ca6:	eb44 0406 	adc.w	r4, r4, r6
 8002caa:	f04f 0100 	mov.w	r1, #0
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	02a2      	lsls	r2, r4, #10
 8002cb4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002cb8:	0299      	lsls	r1, r3, #10
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4614      	mov	r4, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f04f 0400 	mov.w	r4, #0
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4623      	mov	r3, r4
 8002ccc:	f7fe f8ca 	bl	8000e64 <__aeabi_uldivmod>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x158>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	0c1b      	lsrs	r3, r3, #16
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cee:	60bb      	str	r3, [r7, #8]
      break;
 8002cf0:	e002      	b.n	8002cf8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cf2:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002cf4:	60bb      	str	r3, [r7, #8]
      break;
 8002cf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40023800 	.word	0x40023800
 8002d08:	00f42400 	.word	0x00f42400
 8002d0c:	017d7840 	.word	0x017d7840

08002d10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d14:	4b03      	ldr	r3, [pc, #12]	; (8002d24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d16:	681b      	ldr	r3, [r3, #0]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	20000008 	.word	0x20000008

08002d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d2c:	f7ff fff0 	bl	8002d10 <HAL_RCC_GetHCLKFreq>
 8002d30:	4601      	mov	r1, r0
 8002d32:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	0a9b      	lsrs	r3, r3, #10
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	4a03      	ldr	r2, [pc, #12]	; (8002d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d3e:	5cd3      	ldrb	r3, [r2, r3]
 8002d40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	0800dfd8 	.word	0x0800dfd8

08002d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d54:	f7ff ffdc 	bl	8002d10 <HAL_RCC_GetHCLKFreq>
 8002d58:	4601      	mov	r1, r0
 8002d5a:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	0b5b      	lsrs	r3, r3, #13
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	4a03      	ldr	r2, [pc, #12]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d66:	5cd3      	ldrb	r3, [r2, r3]
 8002d68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40023800 	.word	0x40023800
 8002d74:	0800dfd8 	.word	0x0800dfd8

08002d78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e056      	b.n	8002e38 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d106      	bne.n	8002daa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f007 fbf3 	bl	800a590 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2202      	movs	r2, #2
 8002dae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dc0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	ea42 0103 	orr.w	r1, r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	0c1b      	lsrs	r3, r3, #16
 8002e08:	f003 0104 	and.w	r1, r3, #4
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	69da      	ldr	r2, [r3, #28]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08c      	sub	sp, #48	; 0x30
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_SPI_TransmitReceive+0x26>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e18a      	b.n	800317c <HAL_SPI_TransmitReceive+0x33c>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e6e:	f7fe f9df 	bl	8001230 <HAL_GetTick>
 8002e72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002e84:	887b      	ldrh	r3, [r7, #2]
 8002e86:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d00f      	beq.n	8002eb0 <HAL_SPI_TransmitReceive+0x70>
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e96:	d107      	bne.n	8002ea8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d103      	bne.n	8002ea8 <HAL_SPI_TransmitReceive+0x68>
 8002ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d003      	beq.n	8002eb0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002eae:	e15b      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d005      	beq.n	8002ec2 <HAL_SPI_TransmitReceive+0x82>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d002      	beq.n	8002ec2 <HAL_SPI_TransmitReceive+0x82>
 8002ebc:	887b      	ldrh	r3, [r7, #2]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ec8:	e14e      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d003      	beq.n	8002ede <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2205      	movs	r2, #5
 8002eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	887a      	ldrh	r2, [r7, #2]
 8002eee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	887a      	ldrh	r2, [r7, #2]
 8002ef4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	887a      	ldrh	r2, [r7, #2]
 8002f00:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	887a      	ldrh	r2, [r7, #2]
 8002f06:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	d007      	beq.n	8002f32 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f3a:	d178      	bne.n	800302e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <HAL_SPI_TransmitReceive+0x10a>
 8002f44:	8b7b      	ldrh	r3, [r7, #26]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d166      	bne.n	8003018 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	881a      	ldrh	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5a:	1c9a      	adds	r2, r3, #2
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f6e:	e053      	b.n	8003018 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d11b      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x176>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d016      	beq.n	8002fb6 <HAL_SPI_TransmitReceive+0x176>
 8002f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d113      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	881a      	ldrh	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	1c9a      	adds	r2, r3, #2
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	3b01      	subs	r3, #1
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d119      	bne.n	8002ff8 <HAL_SPI_TransmitReceive+0x1b8>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d014      	beq.n	8002ff8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd8:	b292      	uxth	r2, r2
 8002fda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe0:	1c9a      	adds	r2, r3, #2
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ff8:	f7fe f91a 	bl	8001230 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003004:	429a      	cmp	r2, r3
 8003006:	d807      	bhi.n	8003018 <HAL_SPI_TransmitReceive+0x1d8>
 8003008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800300a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300e:	d003      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003016:	e0a7      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301c:	b29b      	uxth	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1a6      	bne.n	8002f70 <HAL_SPI_TransmitReceive+0x130>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003026:	b29b      	uxth	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1a1      	bne.n	8002f70 <HAL_SPI_TransmitReceive+0x130>
 800302c:	e07c      	b.n	8003128 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d002      	beq.n	800303c <HAL_SPI_TransmitReceive+0x1fc>
 8003036:	8b7b      	ldrh	r3, [r7, #26]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d16b      	bne.n	8003114 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	330c      	adds	r3, #12
 8003046:	7812      	ldrb	r2, [r2, #0]
 8003048:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003062:	e057      	b.n	8003114 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b02      	cmp	r3, #2
 8003070:	d11c      	bne.n	80030ac <HAL_SPI_TransmitReceive+0x26c>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003076:	b29b      	uxth	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	d017      	beq.n	80030ac <HAL_SPI_TransmitReceive+0x26c>
 800307c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307e:	2b01      	cmp	r3, #1
 8003080:	d114      	bne.n	80030ac <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	330c      	adds	r3, #12
 800308c:	7812      	ldrb	r2, [r2, #0]
 800308e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800309e:	b29b      	uxth	r3, r3
 80030a0:	3b01      	subs	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d119      	bne.n	80030ee <HAL_SPI_TransmitReceive+0x2ae>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030be:	b29b      	uxth	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d014      	beq.n	80030ee <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ce:	b2d2      	uxtb	r2, r2
 80030d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d6:	1c5a      	adds	r2, r3, #1
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030ea:	2301      	movs	r3, #1
 80030ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030ee:	f7fe f89f 	bl	8001230 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d803      	bhi.n	8003106 <HAL_SPI_TransmitReceive+0x2c6>
 80030fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d102      	bne.n	800310c <HAL_SPI_TransmitReceive+0x2cc>
 8003106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003112:	e029      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003118:	b29b      	uxth	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1a2      	bne.n	8003064 <HAL_SPI_TransmitReceive+0x224>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003122:	b29b      	uxth	r3, r3
 8003124:	2b00      	cmp	r3, #0
 8003126:	d19d      	bne.n	8003064 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800312a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f893 	bl	8003258 <SPI_EndRxTxTransaction>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d006      	beq.n	8003146 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2220      	movs	r2, #32
 8003142:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003144:	e010      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10b      	bne.n	8003166 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	e000      	b.n	8003168 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003166:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003178:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800317c:	4618      	mov	r0, r3
 800317e:	3730      	adds	r7, #48	; 0x30
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	603b      	str	r3, [r7, #0]
 8003190:	4613      	mov	r3, r2
 8003192:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003194:	e04c      	b.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319c:	d048      	beq.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800319e:	f7fe f847 	bl	8001230 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d902      	bls.n	80031b4 <SPI_WaitFlagStateUntilTimeout+0x30>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d13d      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80031c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031cc:	d111      	bne.n	80031f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d6:	d004      	beq.n	80031e2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e0:	d107      	bne.n	80031f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031fa:	d10f      	bne.n	800321c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800321a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e00f      	b.n	8003250 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	4013      	ands	r3, r2
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	429a      	cmp	r2, r3
 800323e:	bf0c      	ite	eq
 8003240:	2301      	moveq	r3, #1
 8003242:	2300      	movne	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	461a      	mov	r2, r3
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	429a      	cmp	r2, r3
 800324c:	d1a3      	bne.n	8003196 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af02      	add	r7, sp, #8
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003264:	4b1b      	ldr	r3, [pc, #108]	; (80032d4 <SPI_EndRxTxTransaction+0x7c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a1b      	ldr	r2, [pc, #108]	; (80032d8 <SPI_EndRxTxTransaction+0x80>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	0d5b      	lsrs	r3, r3, #21
 8003270:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003274:	fb02 f303 	mul.w	r3, r2, r3
 8003278:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003282:	d112      	bne.n	80032aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2200      	movs	r2, #0
 800328c:	2180      	movs	r1, #128	; 0x80
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f7ff ff78 	bl	8003184 <SPI_WaitFlagStateUntilTimeout>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d016      	beq.n	80032c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800329e:	f043 0220 	orr.w	r2, r3, #32
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e00f      	b.n	80032ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d0f2      	beq.n	80032aa <SPI_EndRxTxTransaction+0x52>
 80032c4:	e000      	b.n	80032c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80032c6:	bf00      	nop
  }

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000008 	.word	0x20000008
 80032d8:	165e9f81 	.word	0x165e9f81

080032dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e01d      	b.n	800332a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f007 fdea 	bl	800aedc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3304      	adds	r3, #4
 8003318:	4619      	mov	r1, r3
 800331a:	4610      	mov	r0, r2
 800331c:	f000 fd02 	bl	8003d24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003332:	b480      	push	{r7}
 8003334:	b085      	sub	sp, #20
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2202      	movs	r2, #2
 800333e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2b06      	cmp	r3, #6
 8003352:	d007      	beq.n	8003364 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0201 	orr.w	r2, r2, #1
 8003362:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3714      	adds	r7, #20
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr

0800337a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2202      	movs	r2, #2
 8003386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6a1a      	ldr	r2, [r3, #32]
 8003390:	f241 1311 	movw	r3, #4369	; 0x1111
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10f      	bne.n	80033ba <HAL_TIM_Base_Stop+0x40>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6a1a      	ldr	r2, [r3, #32]
 80033a0:	f240 4344 	movw	r3, #1092	; 0x444
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d107      	bne.n	80033ba <HAL_TIM_Base_Stop+0x40>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0201 	bic.w	r2, r2, #1
 80033b8:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0201 	bic.w	r2, r2, #1
 80033e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6a1a      	ldr	r2, [r3, #32]
 80033ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10f      	bne.n	8003418 <HAL_TIM_Base_Stop_IT+0x48>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6a1a      	ldr	r2, [r3, #32]
 80033fe:	f240 4344 	movw	r3, #1092	; 0x444
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d107      	bne.n	8003418 <HAL_TIM_Base_Stop_IT+0x48>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0201 	bic.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr

08003426 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e01d      	b.n	8003474 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d106      	bne.n	8003452 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f007 fe3b 	bl	800b0c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2202      	movs	r2, #2
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3304      	adds	r3, #4
 8003462:	4619      	mov	r1, r3
 8003464:	4610      	mov	r0, r2
 8003466:	f000 fc5d 	bl	8003d24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2201      	movs	r2, #1
 800348c:	6839      	ldr	r1, [r7, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f000 ff32 	bl	80042f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a15      	ldr	r2, [pc, #84]	; (80034f0 <HAL_TIM_PWM_Start+0x74>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d004      	beq.n	80034a8 <HAL_TIM_PWM_Start+0x2c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a14      	ldr	r2, [pc, #80]	; (80034f4 <HAL_TIM_PWM_Start+0x78>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d101      	bne.n	80034ac <HAL_TIM_PWM_Start+0x30>
 80034a8:	2301      	movs	r3, #1
 80034aa:	e000      	b.n	80034ae <HAL_TIM_PWM_Start+0x32>
 80034ac:	2300      	movs	r3, #0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d007      	beq.n	80034c2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b06      	cmp	r3, #6
 80034d2:	d007      	beq.n	80034e4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0201 	orr.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40010000 	.word	0x40010000
 80034f4:	40010400 	.word	0x40010400

080034f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2200      	movs	r2, #0
 8003508:	6839      	ldr	r1, [r7, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f000 fef4 	bl	80042f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a22      	ldr	r2, [pc, #136]	; (80035a0 <HAL_TIM_PWM_Stop+0xa8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d004      	beq.n	8003524 <HAL_TIM_PWM_Stop+0x2c>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a21      	ldr	r2, [pc, #132]	; (80035a4 <HAL_TIM_PWM_Stop+0xac>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d101      	bne.n	8003528 <HAL_TIM_PWM_Stop+0x30>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <HAL_TIM_PWM_Stop+0x32>
 8003528:	2300      	movs	r3, #0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d017      	beq.n	800355e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6a1a      	ldr	r2, [r3, #32]
 8003534:	f241 1311 	movw	r3, #4369	; 0x1111
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10f      	bne.n	800355e <HAL_TIM_PWM_Stop+0x66>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6a1a      	ldr	r2, [r3, #32]
 8003544:	f240 4344 	movw	r3, #1092	; 0x444
 8003548:	4013      	ands	r3, r2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d107      	bne.n	800355e <HAL_TIM_PWM_Stop+0x66>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800355c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6a1a      	ldr	r2, [r3, #32]
 8003564:	f241 1311 	movw	r3, #4369	; 0x1111
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10f      	bne.n	800358e <HAL_TIM_PWM_Stop+0x96>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6a1a      	ldr	r2, [r3, #32]
 8003574:	f240 4344 	movw	r3, #1092	; 0x444
 8003578:	4013      	ands	r3, r2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d107      	bne.n	800358e <HAL_TIM_PWM_Stop+0x96>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0201 	bic.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40010000 	.word	0x40010000
 80035a4:	40010400 	.word	0x40010400

080035a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e083      	b.n	80036c4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d106      	bne.n	80035d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f007 fcfb 	bl	800afcc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2202      	movs	r2, #2
 80035da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	6812      	ldr	r2, [r2, #0]
 80035e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035ec:	f023 0307 	bic.w	r3, r3, #7
 80035f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3304      	adds	r3, #4
 80035fa:	4619      	mov	r1, r3
 80035fc:	4610      	mov	r0, r2
 80035fe:	f000 fb91 	bl	8003d24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	4313      	orrs	r3, r2
 8003622:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800362a:	f023 0303 	bic.w	r3, r3, #3
 800362e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	021b      	lsls	r3, r3, #8
 800363a:	4313      	orrs	r3, r2
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003648:	f023 030c 	bic.w	r3, r3, #12
 800364c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003658:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	4313      	orrs	r3, r2
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	011a      	lsls	r2, r3, #4
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	031b      	lsls	r3, r3, #12
 8003678:	4313      	orrs	r3, r2
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003686:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800368e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	4313      	orrs	r3, r2
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d002      	beq.n	80036e2 <HAL_TIM_Encoder_Start+0x16>
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d008      	beq.n	80036f2 <HAL_TIM_Encoder_Start+0x26>
 80036e0:	e00f      	b.n	8003702 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2201      	movs	r2, #1
 80036e8:	2100      	movs	r1, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fe04 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 80036f0:	e016      	b.n	8003720 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2201      	movs	r2, #1
 80036f8:	2104      	movs	r1, #4
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 fdfc 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 8003700:	e00e      	b.n	8003720 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2201      	movs	r2, #1
 8003708:	2100      	movs	r1, #0
 800370a:	4618      	mov	r0, r3
 800370c:	f000 fdf4 	bl	80042f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2201      	movs	r2, #1
 8003716:	2104      	movs	r1, #4
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fded 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 800371e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0201 	orr.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
 8003742:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <HAL_TIM_Encoder_Stop+0x16>
 800374a:	2b04      	cmp	r3, #4
 800374c:	d008      	beq.n	8003760 <HAL_TIM_Encoder_Stop+0x26>
 800374e:	e00f      	b.n	8003770 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2200      	movs	r2, #0
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fdcd 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 800375e:	e016      	b.n	800378e <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2200      	movs	r2, #0
 8003766:	2104      	movs	r1, #4
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fdc5 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 800376e:	e00e      	b.n	800378e <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2200      	movs	r2, #0
 8003776:	2100      	movs	r1, #0
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fdbd 	bl	80042f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2200      	movs	r2, #0
 8003784:	2104      	movs	r1, #4
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fdb6 	bl	80042f8 <TIM_CCxChannelCmd>
      break;
 800378c:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6a1a      	ldr	r2, [r3, #32]
 8003794:	f241 1311 	movw	r3, #4369	; 0x1111
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10f      	bne.n	80037be <HAL_TIM_Encoder_Stop+0x84>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6a1a      	ldr	r2, [r3, #32]
 80037a4:	f240 4344 	movw	r3, #1092	; 0x444
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d107      	bne.n	80037be <HAL_TIM_Encoder_Stop+0x84>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d122      	bne.n	8003824 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d11b      	bne.n	8003824 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f06f 0202 	mvn.w	r2, #2
 80037f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 fa6b 	bl	8003ce6 <HAL_TIM_IC_CaptureCallback>
 8003810:	e005      	b.n	800381e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fa5d 	bl	8003cd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 fa6e 	bl	8003cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f003 0304 	and.w	r3, r3, #4
 800382e:	2b04      	cmp	r3, #4
 8003830:	d122      	bne.n	8003878 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b04      	cmp	r3, #4
 800383e:	d11b      	bne.n	8003878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0204 	mvn.w	r2, #4
 8003848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2202      	movs	r2, #2
 800384e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fa41 	bl	8003ce6 <HAL_TIM_IC_CaptureCallback>
 8003864:	e005      	b.n	8003872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 fa33 	bl	8003cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 fa44 	bl	8003cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b08      	cmp	r3, #8
 8003884:	d122      	bne.n	80038cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b08      	cmp	r3, #8
 8003892:	d11b      	bne.n	80038cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f06f 0208 	mvn.w	r2, #8
 800389c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2204      	movs	r2, #4
 80038a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 fa17 	bl	8003ce6 <HAL_TIM_IC_CaptureCallback>
 80038b8:	e005      	b.n	80038c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 fa09 	bl	8003cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 fa1a 	bl	8003cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f003 0310 	and.w	r3, r3, #16
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d122      	bne.n	8003920 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f003 0310 	and.w	r3, r3, #16
 80038e4:	2b10      	cmp	r3, #16
 80038e6:	d11b      	bne.n	8003920 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0210 	mvn.w	r2, #16
 80038f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2208      	movs	r2, #8
 80038f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f9ed 	bl	8003ce6 <HAL_TIM_IC_CaptureCallback>
 800390c:	e005      	b.n	800391a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f9df 	bl	8003cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f9f0 	bl	8003cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b01      	cmp	r3, #1
 800392c:	d10e      	bne.n	800394c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b01      	cmp	r3, #1
 800393a:	d107      	bne.n	800394c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f06f 0201 	mvn.w	r2, #1
 8003944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f003 fbbe 	bl	80070c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003956:	2b80      	cmp	r3, #128	; 0x80
 8003958:	d10e      	bne.n	8003978 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003964:	2b80      	cmp	r3, #128	; 0x80
 8003966:	d107      	bne.n	8003978 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 fd86 	bl	8004484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003982:	2b40      	cmp	r3, #64	; 0x40
 8003984:	d10e      	bne.n	80039a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003990:	2b40      	cmp	r3, #64	; 0x40
 8003992:	d107      	bne.n	80039a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800399c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f9b5 	bl	8003d0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	d10e      	bne.n	80039d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f003 0320 	and.w	r3, r3, #32
 80039bc:	2b20      	cmp	r3, #32
 80039be:	d107      	bne.n	80039d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f06f 0220 	mvn.w	r2, #32
 80039c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 fd50 	bl	8004470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039d0:	bf00      	nop
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d101      	bne.n	80039f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e0b4      	b.n	8003b5c <HAL_TIM_PWM_ConfigChannel+0x184>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2202      	movs	r2, #2
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b0c      	cmp	r3, #12
 8003a06:	f200 809f 	bhi.w	8003b48 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003a0a:	a201      	add	r2, pc, #4	; (adr r2, 8003a10 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a10:	08003a45 	.word	0x08003a45
 8003a14:	08003b49 	.word	0x08003b49
 8003a18:	08003b49 	.word	0x08003b49
 8003a1c:	08003b49 	.word	0x08003b49
 8003a20:	08003a85 	.word	0x08003a85
 8003a24:	08003b49 	.word	0x08003b49
 8003a28:	08003b49 	.word	0x08003b49
 8003a2c:	08003b49 	.word	0x08003b49
 8003a30:	08003ac7 	.word	0x08003ac7
 8003a34:	08003b49 	.word	0x08003b49
 8003a38:	08003b49 	.word	0x08003b49
 8003a3c:	08003b49 	.word	0x08003b49
 8003a40:	08003b07 	.word	0x08003b07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68b9      	ldr	r1, [r7, #8]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fa0a 	bl	8003e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699a      	ldr	r2, [r3, #24]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 0208 	orr.w	r2, r2, #8
 8003a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0204 	bic.w	r2, r2, #4
 8003a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6999      	ldr	r1, [r3, #24]
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	691a      	ldr	r2, [r3, #16]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	619a      	str	r2, [r3, #24]
      break;
 8003a82:	e062      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 fa5a 	bl	8003f44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699a      	ldr	r2, [r3, #24]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6999      	ldr	r1, [r3, #24]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	021a      	lsls	r2, r3, #8
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	619a      	str	r2, [r3, #24]
      break;
 8003ac4:	e041      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68b9      	ldr	r1, [r7, #8]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 faaf 	bl	8004030 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f042 0208 	orr.w	r2, r2, #8
 8003ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69da      	ldr	r2, [r3, #28]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0204 	bic.w	r2, r2, #4
 8003af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	69d9      	ldr	r1, [r3, #28]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	61da      	str	r2, [r3, #28]
      break;
 8003b04:	e021      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68b9      	ldr	r1, [r7, #8]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 fb03 	bl	8004118 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	69da      	ldr	r2, [r3, #28]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69da      	ldr	r2, [r3, #28]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69d9      	ldr	r1, [r3, #28]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	691b      	ldr	r3, [r3, #16]
 8003b3c:	021a      	lsls	r2, r3, #8
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	61da      	str	r2, [r3, #28]
      break;
 8003b46:	e000      	b.n	8003b4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003b48:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d101      	bne.n	8003b7c <HAL_TIM_ConfigClockSource+0x18>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	e0a6      	b.n	8003cca <HAL_TIM_ConfigClockSource+0x166>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b9a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ba2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b40      	cmp	r3, #64	; 0x40
 8003bb2:	d067      	beq.n	8003c84 <HAL_TIM_ConfigClockSource+0x120>
 8003bb4:	2b40      	cmp	r3, #64	; 0x40
 8003bb6:	d80b      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x6c>
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d073      	beq.n	8003ca4 <HAL_TIM_ConfigClockSource+0x140>
 8003bbc:	2b10      	cmp	r3, #16
 8003bbe:	d802      	bhi.n	8003bc6 <HAL_TIM_ConfigClockSource+0x62>
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d06f      	beq.n	8003ca4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003bc4:	e078      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003bc6:	2b20      	cmp	r3, #32
 8003bc8:	d06c      	beq.n	8003ca4 <HAL_TIM_ConfigClockSource+0x140>
 8003bca:	2b30      	cmp	r3, #48	; 0x30
 8003bcc:	d06a      	beq.n	8003ca4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003bce:	e073      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003bd0:	2b70      	cmp	r3, #112	; 0x70
 8003bd2:	d00d      	beq.n	8003bf0 <HAL_TIM_ConfigClockSource+0x8c>
 8003bd4:	2b70      	cmp	r3, #112	; 0x70
 8003bd6:	d804      	bhi.n	8003be2 <HAL_TIM_ConfigClockSource+0x7e>
 8003bd8:	2b50      	cmp	r3, #80	; 0x50
 8003bda:	d033      	beq.n	8003c44 <HAL_TIM_ConfigClockSource+0xe0>
 8003bdc:	2b60      	cmp	r3, #96	; 0x60
 8003bde:	d041      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003be0:	e06a      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003be2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003be6:	d066      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x152>
 8003be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bec:	d017      	beq.n	8003c1e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003bee:	e063      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6818      	ldr	r0, [r3, #0]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	6899      	ldr	r1, [r3, #8]
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f000 fb5a 	bl	80042b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c12:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	609a      	str	r2, [r3, #8]
      break;
 8003c1c:	e04c      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	6899      	ldr	r1, [r3, #8]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f000 fb43 	bl	80042b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c40:	609a      	str	r2, [r3, #8]
      break;
 8003c42:	e039      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6818      	ldr	r0, [r3, #0]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	461a      	mov	r2, r3
 8003c52:	f000 fab7 	bl	80041c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2150      	movs	r1, #80	; 0x50
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 fb10 	bl	8004282 <TIM_ITRx_SetConfig>
      break;
 8003c62:	e029      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	6859      	ldr	r1, [r3, #4]
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	461a      	mov	r2, r3
 8003c72:	f000 fad6 	bl	8004222 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2160      	movs	r1, #96	; 0x60
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fb00 	bl	8004282 <TIM_ITRx_SetConfig>
      break;
 8003c82:	e019      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	6859      	ldr	r1, [r3, #4]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	461a      	mov	r2, r3
 8003c92:	f000 fa97 	bl	80041c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2140      	movs	r1, #64	; 0x40
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 faf0 	bl	8004282 <TIM_ITRx_SetConfig>
      break;
 8003ca2:	e009      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4619      	mov	r1, r3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	f000 fae7 	bl	8004282 <TIM_ITRx_SetConfig>
      break;
 8003cb4:	e000      	b.n	8003cb8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003cb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	b083      	sub	sp, #12
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
	...

08003d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a40      	ldr	r2, [pc, #256]	; (8003e38 <TIM_Base_SetConfig+0x114>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d013      	beq.n	8003d64 <TIM_Base_SetConfig+0x40>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d42:	d00f      	beq.n	8003d64 <TIM_Base_SetConfig+0x40>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a3d      	ldr	r2, [pc, #244]	; (8003e3c <TIM_Base_SetConfig+0x118>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d00b      	beq.n	8003d64 <TIM_Base_SetConfig+0x40>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a3c      	ldr	r2, [pc, #240]	; (8003e40 <TIM_Base_SetConfig+0x11c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d007      	beq.n	8003d64 <TIM_Base_SetConfig+0x40>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a3b      	ldr	r2, [pc, #236]	; (8003e44 <TIM_Base_SetConfig+0x120>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d003      	beq.n	8003d64 <TIM_Base_SetConfig+0x40>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a3a      	ldr	r2, [pc, #232]	; (8003e48 <TIM_Base_SetConfig+0x124>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d108      	bne.n	8003d76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a2f      	ldr	r2, [pc, #188]	; (8003e38 <TIM_Base_SetConfig+0x114>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d02b      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d84:	d027      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a2c      	ldr	r2, [pc, #176]	; (8003e3c <TIM_Base_SetConfig+0x118>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d023      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a2b      	ldr	r2, [pc, #172]	; (8003e40 <TIM_Base_SetConfig+0x11c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d01f      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a2a      	ldr	r2, [pc, #168]	; (8003e44 <TIM_Base_SetConfig+0x120>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d01b      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a29      	ldr	r2, [pc, #164]	; (8003e48 <TIM_Base_SetConfig+0x124>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d017      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a28      	ldr	r2, [pc, #160]	; (8003e4c <TIM_Base_SetConfig+0x128>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d013      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a27      	ldr	r2, [pc, #156]	; (8003e50 <TIM_Base_SetConfig+0x12c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00f      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a26      	ldr	r2, [pc, #152]	; (8003e54 <TIM_Base_SetConfig+0x130>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00b      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a25      	ldr	r2, [pc, #148]	; (8003e58 <TIM_Base_SetConfig+0x134>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a24      	ldr	r2, [pc, #144]	; (8003e5c <TIM_Base_SetConfig+0x138>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d003      	beq.n	8003dd6 <TIM_Base_SetConfig+0xb2>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a23      	ldr	r2, [pc, #140]	; (8003e60 <TIM_Base_SetConfig+0x13c>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d108      	bne.n	8003de8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a0a      	ldr	r2, [pc, #40]	; (8003e38 <TIM_Base_SetConfig+0x114>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d003      	beq.n	8003e1c <TIM_Base_SetConfig+0xf8>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a0c      	ldr	r2, [pc, #48]	; (8003e48 <TIM_Base_SetConfig+0x124>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d103      	bne.n	8003e24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	615a      	str	r2, [r3, #20]
}
 8003e2a:	bf00      	nop
 8003e2c:	3714      	adds	r7, #20
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	40010000 	.word	0x40010000
 8003e3c:	40000400 	.word	0x40000400
 8003e40:	40000800 	.word	0x40000800
 8003e44:	40000c00 	.word	0x40000c00
 8003e48:	40010400 	.word	0x40010400
 8003e4c:	40014000 	.word	0x40014000
 8003e50:	40014400 	.word	0x40014400
 8003e54:	40014800 	.word	0x40014800
 8003e58:	40001800 	.word	0x40001800
 8003e5c:	40001c00 	.word	0x40001c00
 8003e60:	40002000 	.word	0x40002000

08003e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	f023 0201 	bic.w	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0303 	bic.w	r3, r3, #3
 8003e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f023 0302 	bic.w	r3, r3, #2
 8003eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a20      	ldr	r2, [pc, #128]	; (8003f3c <TIM_OC1_SetConfig+0xd8>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d003      	beq.n	8003ec8 <TIM_OC1_SetConfig+0x64>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a1f      	ldr	r2, [pc, #124]	; (8003f40 <TIM_OC1_SetConfig+0xdc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d10c      	bne.n	8003ee2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f023 0308 	bic.w	r3, r3, #8
 8003ece:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f023 0304 	bic.w	r3, r3, #4
 8003ee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a15      	ldr	r2, [pc, #84]	; (8003f3c <TIM_OC1_SetConfig+0xd8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d003      	beq.n	8003ef2 <TIM_OC1_SetConfig+0x8e>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a14      	ldr	r2, [pc, #80]	; (8003f40 <TIM_OC1_SetConfig+0xdc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d111      	bne.n	8003f16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	621a      	str	r2, [r3, #32]
}
 8003f30:	bf00      	nop
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	40010000 	.word	0x40010000
 8003f40:	40010400 	.word	0x40010400

08003f44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	f023 0210 	bic.w	r2, r3, #16
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	021b      	lsls	r3, r3, #8
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f023 0320 	bic.w	r3, r3, #32
 8003f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a22      	ldr	r2, [pc, #136]	; (8004028 <TIM_OC2_SetConfig+0xe4>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d003      	beq.n	8003fac <TIM_OC2_SetConfig+0x68>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a21      	ldr	r2, [pc, #132]	; (800402c <TIM_OC2_SetConfig+0xe8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d10d      	bne.n	8003fc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a17      	ldr	r2, [pc, #92]	; (8004028 <TIM_OC2_SetConfig+0xe4>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d003      	beq.n	8003fd8 <TIM_OC2_SetConfig+0x94>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a16      	ldr	r2, [pc, #88]	; (800402c <TIM_OC2_SetConfig+0xe8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d113      	bne.n	8004000 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	621a      	str	r2, [r3, #32]
}
 800401a:	bf00      	nop
 800401c:	371c      	adds	r7, #28
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	40010000 	.word	0x40010000
 800402c:	40010400 	.word	0x40010400

08004030 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004030:	b480      	push	{r7}
 8004032:	b087      	sub	sp, #28
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800405e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 0303 	bic.w	r3, r3, #3
 8004066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	4313      	orrs	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004078:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	021b      	lsls	r3, r3, #8
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a21      	ldr	r2, [pc, #132]	; (8004110 <TIM_OC3_SetConfig+0xe0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d003      	beq.n	8004096 <TIM_OC3_SetConfig+0x66>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a20      	ldr	r2, [pc, #128]	; (8004114 <TIM_OC3_SetConfig+0xe4>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10d      	bne.n	80040b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800409c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	021b      	lsls	r3, r3, #8
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a16      	ldr	r2, [pc, #88]	; (8004110 <TIM_OC3_SetConfig+0xe0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d003      	beq.n	80040c2 <TIM_OC3_SetConfig+0x92>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a15      	ldr	r2, [pc, #84]	; (8004114 <TIM_OC3_SetConfig+0xe4>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d113      	bne.n	80040ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	4313      	orrs	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	621a      	str	r2, [r3, #32]
}
 8004104:	bf00      	nop
 8004106:	371c      	adds	r7, #28
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr
 8004110:	40010000 	.word	0x40010000
 8004114:	40010400 	.word	0x40010400

08004118 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800414e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004162:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	031b      	lsls	r3, r3, #12
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a12      	ldr	r2, [pc, #72]	; (80041bc <TIM_OC4_SetConfig+0xa4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d003      	beq.n	8004180 <TIM_OC4_SetConfig+0x68>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a11      	ldr	r2, [pc, #68]	; (80041c0 <TIM_OC4_SetConfig+0xa8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d109      	bne.n	8004194 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004186:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	019b      	lsls	r3, r3, #6
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	621a      	str	r2, [r3, #32]
}
 80041ae:	bf00      	nop
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40010400 	.word	0x40010400

080041c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	f023 0201 	bic.w	r2, r3, #1
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f023 030a 	bic.w	r3, r3, #10
 8004200:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4313      	orrs	r3, r2
 8004208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	621a      	str	r2, [r3, #32]
}
 8004216:	bf00      	nop
 8004218:	371c      	adds	r7, #28
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004222:	b480      	push	{r7}
 8004224:	b087      	sub	sp, #28
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	f023 0210 	bic.w	r2, r3, #16
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800424c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	031b      	lsls	r3, r3, #12
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800425e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	621a      	str	r2, [r3, #32]
}
 8004276:	bf00      	nop
 8004278:	371c      	adds	r7, #28
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004282:	b480      	push	{r7}
 8004284:	b085      	sub	sp, #20
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
 800428a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004298:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4313      	orrs	r3, r2
 80042a0:	f043 0307 	orr.w	r3, r3, #7
 80042a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	609a      	str	r2, [r3, #8]
}
 80042ac:	bf00      	nop
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b087      	sub	sp, #28
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	021a      	lsls	r2, r3, #8
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	431a      	orrs	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4313      	orrs	r3, r2
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	609a      	str	r2, [r3, #8]
}
 80042ec:	bf00      	nop
 80042ee:	371c      	adds	r7, #28
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f003 031f 	and.w	r3, r3, #31
 800430a:	2201      	movs	r2, #1
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6a1a      	ldr	r2, [r3, #32]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	43db      	mvns	r3, r3
 800431a:	401a      	ands	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a1a      	ldr	r2, [r3, #32]
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f003 031f 	and.w	r3, r3, #31
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	fa01 f303 	lsl.w	r3, r1, r3
 8004330:	431a      	orrs	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	621a      	str	r2, [r3, #32]
}
 8004336:	bf00      	nop
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004342:	b480      	push	{r7}
 8004344:	b085      	sub	sp, #20
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
 800434a:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004356:	2302      	movs	r3, #2
 8004358:	e032      	b.n	80043c0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2202      	movs	r2, #2
 8004366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004380:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4313      	orrs	r3, r2
 800438a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004392:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	4313      	orrs	r3, r2
 800439c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e03d      	b.n	8004464 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	4313      	orrs	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4313      	orrs	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e03f      	b.n	800452a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d106      	bne.n	80044c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f006 fefe 	bl	800b2c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2224      	movs	r2, #36	; 0x24
 80044c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68da      	ldr	r2, [r3, #12]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f90b 	bl	80046f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	691a      	ldr	r2, [r3, #16]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695a      	ldr	r2, [r3, #20]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3708      	adds	r7, #8
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b088      	sub	sp, #32
 8004536:	af02      	add	r7, sp, #8
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	603b      	str	r3, [r7, #0]
 800453e:	4613      	mov	r3, r2
 8004540:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b20      	cmp	r3, #32
 8004550:	f040 8083 	bne.w	800465a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_UART_Transmit+0x2e>
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e07b      	b.n	800465c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_UART_Transmit+0x40>
 800456e:	2302      	movs	r3, #2
 8004570:	e074      	b.n	800465c <HAL_UART_Transmit+0x12a>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2221      	movs	r2, #33	; 0x21
 8004584:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004588:	f7fc fe52 	bl	8001230 <HAL_GetTick>
 800458c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	88fa      	ldrh	r2, [r7, #6]
 8004592:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	88fa      	ldrh	r2, [r7, #6]
 8004598:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800459a:	e042      	b.n	8004622 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b2:	d122      	bne.n	80045fa <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2200      	movs	r2, #0
 80045bc:	2180      	movs	r1, #128	; 0x80
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 f850 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e046      	b.n	800465c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045e0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d103      	bne.n	80045f2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	3302      	adds	r3, #2
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	e017      	b.n	8004622 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	3301      	adds	r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	e013      	b.n	8004622 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2200      	movs	r2, #0
 8004602:	2180      	movs	r1, #128	; 0x80
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 f82d 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e023      	b.n	800465c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	60ba      	str	r2, [r7, #8]
 800461a:	781a      	ldrb	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1b7      	bne.n	800459c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2200      	movs	r2, #0
 8004634:	2140      	movs	r1, #64	; 0x40
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f000 f814 	bl	8004664 <UART_WaitOnFlagUntilTimeout>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e00a      	b.n	800465c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004656:	2300      	movs	r3, #0
 8004658:	e000      	b.n	800465c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800465a:	2302      	movs	r3, #2
  }
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	60b9      	str	r1, [r7, #8]
 800466e:	603b      	str	r3, [r7, #0]
 8004670:	4613      	mov	r3, r2
 8004672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004674:	e02c      	b.n	80046d0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d028      	beq.n	80046d0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d007      	beq.n	8004694 <UART_WaitOnFlagUntilTimeout+0x30>
 8004684:	f7fc fdd4 	bl	8001230 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	429a      	cmp	r2, r3
 8004692:	d21d      	bcs.n	80046d0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046a2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695a      	ldr	r2, [r3, #20]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0201 	bic.w	r2, r2, #1
 80046b2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2220      	movs	r2, #32
 80046c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e00f      	b.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	4013      	ands	r3, r2
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	429a      	cmp	r2, r3
 80046de:	bf0c      	ite	eq
 80046e0:	2301      	moveq	r3, #1
 80046e2:	2300      	movne	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	461a      	mov	r2, r3
 80046e8:	79fb      	ldrb	r3, [r7, #7]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d0c3      	beq.n	8004676 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046f8:	b5b0      	push	{r4, r5, r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689a      	ldr	r2, [r3, #8]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004738:	f023 030c 	bic.w	r3, r3, #12
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6812      	ldr	r2, [r2, #0]
 8004740:	68f9      	ldr	r1, [r7, #12]
 8004742:	430b      	orrs	r3, r1
 8004744:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	699a      	ldr	r2, [r3, #24]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004764:	f040 80e4 	bne.w	8004930 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4aab      	ldr	r2, [pc, #684]	; (8004a1c <UART_SetConfig+0x324>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d004      	beq.n	800477c <UART_SetConfig+0x84>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4aaa      	ldr	r2, [pc, #680]	; (8004a20 <UART_SetConfig+0x328>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d16c      	bne.n	8004856 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800477c:	f7fe fae8 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8004780:	4602      	mov	r2, r0
 8004782:	4613      	mov	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4413      	add	r3, r2
 8004788:	009a      	lsls	r2, r3, #2
 800478a:	441a      	add	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	fbb2 f3f3 	udiv	r3, r2, r3
 8004796:	4aa3      	ldr	r2, [pc, #652]	; (8004a24 <UART_SetConfig+0x32c>)
 8004798:	fba2 2303 	umull	r2, r3, r2, r3
 800479c:	095b      	lsrs	r3, r3, #5
 800479e:	011c      	lsls	r4, r3, #4
 80047a0:	f7fe fad6 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 80047a4:	4602      	mov	r2, r0
 80047a6:	4613      	mov	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	4413      	add	r3, r2
 80047ac:	009a      	lsls	r2, r3, #2
 80047ae:	441a      	add	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80047ba:	f7fe fac9 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 80047be:	4602      	mov	r2, r0
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009a      	lsls	r2, r3, #2
 80047c8:	441a      	add	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d4:	4a93      	ldr	r2, [pc, #588]	; (8004a24 <UART_SetConfig+0x32c>)
 80047d6:	fba2 2303 	umull	r2, r3, r2, r3
 80047da:	095b      	lsrs	r3, r3, #5
 80047dc:	2264      	movs	r2, #100	; 0x64
 80047de:	fb02 f303 	mul.w	r3, r2, r3
 80047e2:	1aeb      	subs	r3, r5, r3
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	3332      	adds	r3, #50	; 0x32
 80047e8:	4a8e      	ldr	r2, [pc, #568]	; (8004a24 <UART_SetConfig+0x32c>)
 80047ea:	fba2 2303 	umull	r2, r3, r2, r3
 80047ee:	095b      	lsrs	r3, r3, #5
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047f6:	441c      	add	r4, r3
 80047f8:	f7fe faaa 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 80047fc:	4602      	mov	r2, r0
 80047fe:	4613      	mov	r3, r2
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4413      	add	r3, r2
 8004804:	009a      	lsls	r2, r3, #2
 8004806:	441a      	add	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004812:	f7fe fa9d 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8004816:	4602      	mov	r2, r0
 8004818:	4613      	mov	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	009a      	lsls	r2, r3, #2
 8004820:	441a      	add	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	fbb2 f3f3 	udiv	r3, r2, r3
 800482c:	4a7d      	ldr	r2, [pc, #500]	; (8004a24 <UART_SetConfig+0x32c>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	2264      	movs	r2, #100	; 0x64
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	1aeb      	subs	r3, r5, r3
 800483c:	00db      	lsls	r3, r3, #3
 800483e:	3332      	adds	r3, #50	; 0x32
 8004840:	4a78      	ldr	r2, [pc, #480]	; (8004a24 <UART_SetConfig+0x32c>)
 8004842:	fba2 2303 	umull	r2, r3, r2, r3
 8004846:	095b      	lsrs	r3, r3, #5
 8004848:	f003 0207 	and.w	r2, r3, #7
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4422      	add	r2, r4
 8004852:	609a      	str	r2, [r3, #8]
 8004854:	e154      	b.n	8004b00 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004856:	f7fe fa67 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 800485a:	4602      	mov	r2, r0
 800485c:	4613      	mov	r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4413      	add	r3, r2
 8004862:	009a      	lsls	r2, r3, #2
 8004864:	441a      	add	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004870:	4a6c      	ldr	r2, [pc, #432]	; (8004a24 <UART_SetConfig+0x32c>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	011c      	lsls	r4, r3, #4
 800487a:	f7fe fa55 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 800487e:	4602      	mov	r2, r0
 8004880:	4613      	mov	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	009a      	lsls	r2, r3, #2
 8004888:	441a      	add	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	fbb2 f5f3 	udiv	r5, r2, r3
 8004894:	f7fe fa48 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004898:	4602      	mov	r2, r0
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	009a      	lsls	r2, r3, #2
 80048a2:	441a      	add	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ae:	4a5d      	ldr	r2, [pc, #372]	; (8004a24 <UART_SetConfig+0x32c>)
 80048b0:	fba2 2303 	umull	r2, r3, r2, r3
 80048b4:	095b      	lsrs	r3, r3, #5
 80048b6:	2264      	movs	r2, #100	; 0x64
 80048b8:	fb02 f303 	mul.w	r3, r2, r3
 80048bc:	1aeb      	subs	r3, r5, r3
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	3332      	adds	r3, #50	; 0x32
 80048c2:	4a58      	ldr	r2, [pc, #352]	; (8004a24 <UART_SetConfig+0x32c>)
 80048c4:	fba2 2303 	umull	r2, r3, r2, r3
 80048c8:	095b      	lsrs	r3, r3, #5
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048d0:	441c      	add	r4, r3
 80048d2:	f7fe fa29 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 80048d6:	4602      	mov	r2, r0
 80048d8:	4613      	mov	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	4413      	add	r3, r2
 80048de:	009a      	lsls	r2, r3, #2
 80048e0:	441a      	add	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80048ec:	f7fe fa1c 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 80048f0:	4602      	mov	r2, r0
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	009a      	lsls	r2, r3, #2
 80048fa:	441a      	add	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	fbb2 f3f3 	udiv	r3, r2, r3
 8004906:	4a47      	ldr	r2, [pc, #284]	; (8004a24 <UART_SetConfig+0x32c>)
 8004908:	fba2 2303 	umull	r2, r3, r2, r3
 800490c:	095b      	lsrs	r3, r3, #5
 800490e:	2264      	movs	r2, #100	; 0x64
 8004910:	fb02 f303 	mul.w	r3, r2, r3
 8004914:	1aeb      	subs	r3, r5, r3
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	3332      	adds	r3, #50	; 0x32
 800491a:	4a42      	ldr	r2, [pc, #264]	; (8004a24 <UART_SetConfig+0x32c>)
 800491c:	fba2 2303 	umull	r2, r3, r2, r3
 8004920:	095b      	lsrs	r3, r3, #5
 8004922:	f003 0207 	and.w	r2, r3, #7
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4422      	add	r2, r4
 800492c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800492e:	e0e7      	b.n	8004b00 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a39      	ldr	r2, [pc, #228]	; (8004a1c <UART_SetConfig+0x324>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d004      	beq.n	8004944 <UART_SetConfig+0x24c>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a38      	ldr	r2, [pc, #224]	; (8004a20 <UART_SetConfig+0x328>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d171      	bne.n	8004a28 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004944:	f7fe fa04 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8004948:	4602      	mov	r2, r0
 800494a:	4613      	mov	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	009a      	lsls	r2, r3, #2
 8004952:	441a      	add	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	fbb2 f3f3 	udiv	r3, r2, r3
 800495e:	4a31      	ldr	r2, [pc, #196]	; (8004a24 <UART_SetConfig+0x32c>)
 8004960:	fba2 2303 	umull	r2, r3, r2, r3
 8004964:	095b      	lsrs	r3, r3, #5
 8004966:	011c      	lsls	r4, r3, #4
 8004968:	f7fe f9f2 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 800496c:	4602      	mov	r2, r0
 800496e:	4613      	mov	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	009a      	lsls	r2, r3, #2
 8004976:	441a      	add	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004982:	f7fe f9e5 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 8004986:	4602      	mov	r2, r0
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	009a      	lsls	r2, r3, #2
 8004990:	441a      	add	r2, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	fbb2 f3f3 	udiv	r3, r2, r3
 800499c:	4a21      	ldr	r2, [pc, #132]	; (8004a24 <UART_SetConfig+0x32c>)
 800499e:	fba2 2303 	umull	r2, r3, r2, r3
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	2264      	movs	r2, #100	; 0x64
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	1aeb      	subs	r3, r5, r3
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	3332      	adds	r3, #50	; 0x32
 80049b0:	4a1c      	ldr	r2, [pc, #112]	; (8004a24 <UART_SetConfig+0x32c>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049bc:	441c      	add	r4, r3
 80049be:	f7fe f9c7 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 80049c2:	4602      	mov	r2, r0
 80049c4:	4613      	mov	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	009a      	lsls	r2, r3, #2
 80049cc:	441a      	add	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	fbb2 f5f3 	udiv	r5, r2, r3
 80049d8:	f7fe f9ba 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 80049dc:	4602      	mov	r2, r0
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	009a      	lsls	r2, r3, #2
 80049e6:	441a      	add	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	4a0c      	ldr	r2, [pc, #48]	; (8004a24 <UART_SetConfig+0x32c>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	095b      	lsrs	r3, r3, #5
 80049fa:	2264      	movs	r2, #100	; 0x64
 80049fc:	fb02 f303 	mul.w	r3, r2, r3
 8004a00:	1aeb      	subs	r3, r5, r3
 8004a02:	011b      	lsls	r3, r3, #4
 8004a04:	3332      	adds	r3, #50	; 0x32
 8004a06:	4a07      	ldr	r2, [pc, #28]	; (8004a24 <UART_SetConfig+0x32c>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	f003 020f 	and.w	r2, r3, #15
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4422      	add	r2, r4
 8004a18:	609a      	str	r2, [r3, #8]
 8004a1a:	e071      	b.n	8004b00 <UART_SetConfig+0x408>
 8004a1c:	40011000 	.word	0x40011000
 8004a20:	40011400 	.word	0x40011400
 8004a24:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004a28:	f7fe f97e 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4613      	mov	r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4413      	add	r3, r2
 8004a34:	009a      	lsls	r2, r3, #2
 8004a36:	441a      	add	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a42:	4a31      	ldr	r2, [pc, #196]	; (8004b08 <UART_SetConfig+0x410>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	095b      	lsrs	r3, r3, #5
 8004a4a:	011c      	lsls	r4, r3, #4
 8004a4c:	f7fe f96c 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004a50:	4602      	mov	r2, r0
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	009a      	lsls	r2, r3, #2
 8004a5a:	441a      	add	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a66:	f7fe f95f 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	009a      	lsls	r2, r3, #2
 8004a74:	441a      	add	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a80:	4a21      	ldr	r2, [pc, #132]	; (8004b08 <UART_SetConfig+0x410>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	2264      	movs	r2, #100	; 0x64
 8004a8a:	fb02 f303 	mul.w	r3, r2, r3
 8004a8e:	1aeb      	subs	r3, r5, r3
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	3332      	adds	r3, #50	; 0x32
 8004a94:	4a1c      	ldr	r2, [pc, #112]	; (8004b08 <UART_SetConfig+0x410>)
 8004a96:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9a:	095b      	lsrs	r3, r3, #5
 8004a9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004aa0:	441c      	add	r4, r3
 8004aa2:	f7fe f941 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	009a      	lsls	r2, r3, #2
 8004ab0:	441a      	add	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	fbb2 f5f3 	udiv	r5, r2, r3
 8004abc:	f7fe f934 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	4413      	add	r3, r2
 8004ac8:	009a      	lsls	r2, r3, #2
 8004aca:	441a      	add	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad6:	4a0c      	ldr	r2, [pc, #48]	; (8004b08 <UART_SetConfig+0x410>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	095b      	lsrs	r3, r3, #5
 8004ade:	2264      	movs	r2, #100	; 0x64
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	1aeb      	subs	r3, r5, r3
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	3332      	adds	r3, #50	; 0x32
 8004aea:	4a07      	ldr	r2, [pc, #28]	; (8004b08 <UART_SetConfig+0x410>)
 8004aec:	fba2 2303 	umull	r2, r3, r2, r3
 8004af0:	095b      	lsrs	r3, r3, #5
 8004af2:	f003 020f 	and.w	r2, r3, #15
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4422      	add	r2, r4
 8004afc:	609a      	str	r2, [r3, #8]
}
 8004afe:	e7ff      	b.n	8004b00 <UART_SetConfig+0x408>
 8004b00:	bf00      	nop
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bdb0      	pop	{r4, r5, r7, pc}
 8004b08:	51eb851f 	.word	0x51eb851f

08004b0c <WaitMs>:
#include "Mouse/global.h"
#include "tim.h"

void WaitMs(unsigned int ms)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7fc fb97 	bl	8001248 <HAL_Delay>
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <ModeSelect>:

void ModeSelect(uint8_t *mode)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
	uint16_t encR,encL;
	uint16_t nowR = 0;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	82fb      	strh	r3, [r7, #22]
	uint16_t nowL = 0;
 8004b30:	2300      	movs	r3, #0
 8004b32:	82bb      	strh	r3, [r7, #20]
	uint16_t preR;

	*mode = 0x00;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 8004b3a:	4b36      	ldr	r3, [pc, #216]	; (8004c14 <ModeSelect+0xf0>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 8004b40:	4b35      	ldr	r3, [pc, #212]	; (8004c18 <ModeSelect+0xf4>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	625a      	str	r2, [r3, #36]	; 0x24

	//====Show Mode====
	printf(" mode: 0\r");
 8004b46:	4835      	ldr	r0, [pc, #212]	; (8004c1c <ModeSelect+0xf8>)
 8004b48:	f007 f8ba 	bl	800bcc0 <iprintf>

	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8004b4c:	213c      	movs	r1, #60	; 0x3c
 8004b4e:	4834      	ldr	r0, [pc, #208]	; (8004c20 <ModeSelect+0xfc>)
 8004b50:	f7fe fdbc 	bl	80036cc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8004b54:	213c      	movs	r1, #60	; 0x3c
 8004b56:	4833      	ldr	r0, [pc, #204]	; (8004c24 <ModeSelect+0x100>)
 8004b58:	f7fe fdb8 	bl	80036cc <HAL_TIM_Encoder_Start>

	//====Mode Select do====
	do{
		preR = nowR;
 8004b5c:	8afb      	ldrh	r3, [r7, #22]
 8004b5e:	827b      	strh	r3, [r7, #18]

		encL = TIM3->CNT;
 8004b60:	4b2c      	ldr	r3, [pc, #176]	; (8004c14 <ModeSelect+0xf0>)
 8004b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b64:	823b      	strh	r3, [r7, #16]
		encR = TIM4->CNT;
 8004b66:	4b2c      	ldr	r3, [pc, #176]	; (8004c18 <ModeSelect+0xf4>)
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	81fb      	strh	r3, [r7, #14]

		nowR = (uint16_t)(encR / 4300);
 8004b6c:	89fb      	ldrh	r3, [r7, #14]
 8004b6e:	4a2e      	ldr	r2, [pc, #184]	; (8004c28 <ModeSelect+0x104>)
 8004b70:	fba2 2303 	umull	r2, r3, r2, r3
 8004b74:	0b1b      	lsrs	r3, r3, #12
 8004b76:	82fb      	strh	r3, [r7, #22]
		nowL = (uint16_t)(encL / 30000);
 8004b78:	8a3b      	ldrh	r3, [r7, #16]
 8004b7a:	4a2c      	ldr	r2, [pc, #176]	; (8004c2c <ModeSelect+0x108>)
 8004b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b80:	0b5b      	lsrs	r3, r3, #13
 8004b82:	82bb      	strh	r3, [r7, #20]

		//WaitMs(50);
		 *mode = nowR;
 8004b84:	8afb      	ldrh	r3, [r7, #22]
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	701a      	strb	r2, [r3, #0]
		//LED
		LedDisplay(mode);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f97f 	bl	8004e90 <LedDisplay>
		if(nowR - preR != 0){
 8004b92:	8afa      	ldrh	r2, [r7, #22]
 8004b94:	8a7b      	ldrh	r3, [r7, #18]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d012      	beq.n	8004bc0 <ModeSelect+0x9c>
			printf(" mode:%2d\n", *mode);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4823      	ldr	r0, [pc, #140]	; (8004c30 <ModeSelect+0x10c>)
 8004ba2:	f007 f88d 	bl	800bcc0 <iprintf>
			Melody(c6 + (60 * *mode),100);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	461a      	mov	r2, r3
 8004bac:	4613      	mov	r3, r2
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	f203 4316 	addw	r3, r3, #1046	; 0x416
 8004bb8:	2164      	movs	r1, #100	; 0x64
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f003 ff0c 	bl	80089d8 <Melody>
		}
	}while(nowL != 1);
 8004bc0:	8abb      	ldrh	r3, [r7, #20]
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d1ca      	bne.n	8004b5c <ModeSelect+0x38>

	printf("Finish :  This is mode %2d\n", *mode);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4819      	ldr	r0, [pc, #100]	; (8004c34 <ModeSelect+0x110>)
 8004bce:	f007 f877 	bl	800bcc0 <iprintf>
	Melody(c6 + + (60 * *mode),500);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	4613      	mov	r3, r2
 8004bda:	011b      	lsls	r3, r3, #4
 8004bdc:	1a9b      	subs	r3, r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	f203 4316 	addw	r3, r3, #1046	; 0x416
 8004be4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004be8:	4618      	mov	r0, r3
 8004bea:	f003 fef5 	bl	80089d8 <Melody>

	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 8004bee:	213c      	movs	r1, #60	; 0x3c
 8004bf0:	480b      	ldr	r0, [pc, #44]	; (8004c20 <ModeSelect+0xfc>)
 8004bf2:	f7fe fda2 	bl	800373a <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 8004bf6:	213c      	movs	r1, #60	; 0x3c
 8004bf8:	480a      	ldr	r0, [pc, #40]	; (8004c24 <ModeSelect+0x100>)
 8004bfa:	f7fe fd9e 	bl	800373a <HAL_TIM_Encoder_Stop>

	TIM3->CNT = 0;
 8004bfe:	4b05      	ldr	r3, [pc, #20]	; (8004c14 <ModeSelect+0xf0>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 8004c04:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <ModeSelect+0xf4>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004c0a:	bf00      	nop
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40000400 	.word	0x40000400
 8004c18:	40000800 	.word	0x40000800
 8004c1c:	0800dd38 	.word	0x0800dd38
 8004c20:	2001073c 	.word	0x2001073c
 8004c24:	200106fc 	.word	0x200106fc
 8004c28:	f3dad9a9 	.word	0xf3dad9a9
 8004c2c:	45e7b273 	.word	0x45e7b273
 8004c30:	0800dd44 	.word	0x0800dd44
 8004c34:	0800dd50 	.word	0x0800dd50

08004c38 <StartWaiting>:

void StartWaiting(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
	MF.FLAG.VCTRL = 0;
 8004c3c:	4a21      	ldr	r2, [pc, #132]	; (8004cc4 <StartWaiting+0x8c>)
 8004c3e:	7853      	ldrb	r3, [r2, #1]
 8004c40:	f36f 0300 	bfc	r3, #0, #1
 8004c44:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 0;
 8004c46:	4a1f      	ldr	r2, [pc, #124]	; (8004cc4 <StartWaiting+0x8c>)
 8004c48:	7853      	ldrb	r3, [r2, #1]
 8004c4a:	f36f 0341 	bfc	r3, #1, #1
 8004c4e:	7053      	strb	r3, [r2, #1]

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8004c50:	4b1d      	ldr	r3, [pc, #116]	; (8004cc8 <StartWaiting+0x90>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f06f 0201 	mvn.w	r2, #1
 8004c58:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 8004c5a:	4b1b      	ldr	r3, [pc, #108]	; (8004cc8 <StartWaiting+0x90>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68da      	ldr	r2, [r3, #12]
 8004c60:	4b19      	ldr	r3, [pc, #100]	; (8004cc8 <StartWaiting+0x90>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0201 	orr.w	r2, r2, #1
 8004c68:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 8004c6a:	4817      	ldr	r0, [pc, #92]	; (8004cc8 <StartWaiting+0x90>)
 8004c6c:	f7fe fb61 	bl	8003332 <HAL_TIM_Base_Start>

	printf("Ready???\r\n");
 8004c70:	4816      	ldr	r0, [pc, #88]	; (8004ccc <StartWaiting+0x94>)
 8004c72:	f007 f8ad 	bl	800bdd0 <puts>

	while(1){
		if(wall_ff.val > WALL_START){
 8004c76:	4b16      	ldr	r3, [pc, #88]	; (8004cd0 <StartWaiting+0x98>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004c7e:	d9fa      	bls.n	8004c76 <StartWaiting+0x3e>
			Melody(e6,300);
 8004c80:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8004c84:	f240 5026 	movw	r0, #1318	; 0x526
 8004c88:	f003 fea6 	bl	80089d8 <Melody>
			Melody(f6,300);
 8004c8c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8004c90:	f240 5075 	movw	r0, #1397	; 0x575
 8004c94:	f003 fea0 	bl	80089d8 <Melody>
			Melody(g6,300);
 8004c98:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8004c9c:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8004ca0:	f003 fe9a 	bl	80089d8 <Melody>
			WaitMs(1000);
 8004ca4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ca8:	f7ff ff30 	bl	8004b0c <WaitMs>
			break;
 8004cac:	bf00      	nop
		}
	}

	center.angle = 0.0f;
 8004cae:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <StartWaiting+0x9c>)
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	639a      	str	r2, [r3, #56]	; 0x38
	center.angle_target = 0.0f;
 8004cb6:	4b07      	ldr	r3, [pc, #28]	; (8004cd4 <StartWaiting+0x9c>)
 8004cb8:	f04f 0200 	mov.w	r2, #0
 8004cbc:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004cbe:	bf00      	nop
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20010650 	.word	0x20010650
 8004cc8:	200107bc 	.word	0x200107bc
 8004ccc:	0800dd6c 	.word	0x0800dd6c
 8004cd0:	2000c7a4 	.word	0x2000c7a4
 8004cd4:	200086c4 	.word	0x200086c4

08004cd8 <FirstAction>:

void FirstAction(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
	DisableMotor();
 8004cdc:	f001 fe52 	bl	8006984 <DisableMotor>
	StartTimer();
 8004ce0:	f004 fd48 	bl	8009774 <StartTimer>

	MF.FLAG.CTRL = 0;
 8004ce4:	4a09      	ldr	r2, [pc, #36]	; (8004d0c <FirstAction+0x34>)
 8004ce6:	7813      	ldrb	r3, [r2, #0]
 8004ce8:	f36f 03c3 	bfc	r3, #3, #1
 8004cec:	7013      	strb	r3, [r2, #0]
	GetControlBaseValue();
 8004cee:	f004 ff83 	bl	8009bf8 <GetControlBaseValue>
	AutoCalibration(0.50,0.50);
 8004cf2:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8004cf6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8004cfa:	f000 f8ad 	bl	8004e58 <AutoCalibration>

	SetMotionDirection(FORWARD);
 8004cfe:	2000      	movs	r0, #0
 8004d00:	f001 fddc 	bl	80068bc <SetMotionDirection>
	DisableMotor();
 8004d04:	f001 fe3e 	bl	8006984 <DisableMotor>

}
 8004d08:	bf00      	nop
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20010650 	.word	0x20010650

08004d10 <SetParams>:

void SetParams(params *instance)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	//====Params Structure====
	params_now.vel_max = instance->vel_max;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a35      	ldr	r2, [pc, #212]	; (8004df4 <SetParams+0xe4>)
 8004d1e:	6013      	str	r3, [r2, #0]
	params_now.big_vel_max = instance->big_vel_max;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	4a33      	ldr	r2, [pc, #204]	; (8004df4 <SetParams+0xe4>)
 8004d26:	6053      	str	r3, [r2, #4]
	params_now.accel = instance->accel;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	4a31      	ldr	r2, [pc, #196]	; (8004df4 <SetParams+0xe4>)
 8004d2e:	6093      	str	r3, [r2, #8]
	params_now.omega_max = instance->omega_max;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	4a2f      	ldr	r2, [pc, #188]	; (8004df4 <SetParams+0xe4>)
 8004d36:	60d3      	str	r3, [r2, #12]
	params_now.omega_accel = instance->omega_accel;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	4a2d      	ldr	r2, [pc, #180]	; (8004df4 <SetParams+0xe4>)
 8004d3e:	6113      	str	r3, [r2, #16]
	params_now.big90_omega_max = instance->big90_omega_max;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	4a2b      	ldr	r2, [pc, #172]	; (8004df4 <SetParams+0xe4>)
 8004d46:	6153      	str	r3, [r2, #20]
	params_now.big90_omega_accel = instance->big90_omega_accel;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	4a29      	ldr	r2, [pc, #164]	; (8004df4 <SetParams+0xe4>)
 8004d4e:	6193      	str	r3, [r2, #24]
	params_now.big180_omega_max = instance->big180_omega_max;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	4a27      	ldr	r2, [pc, #156]	; (8004df4 <SetParams+0xe4>)
 8004d56:	61d3      	str	r3, [r2, #28]
	params_now.big180_omega_accel = instance->big180_omega_accel;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	4a25      	ldr	r2, [pc, #148]	; (8004df4 <SetParams+0xe4>)
 8004d5e:	6213      	str	r3, [r2, #32]

	params_now.TURN90_before = instance->TURN90_before;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8004d66:	4b23      	ldr	r3, [pc, #140]	; (8004df4 <SetParams+0xe4>)
 8004d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	params_now.TURN90_after = instance->TURN90_after;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8004d72:	4b20      	ldr	r3, [pc, #128]	; (8004df4 <SetParams+0xe4>)
 8004d74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	params_now.big90_before = instance->big90_before;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004d7e:	4b1d      	ldr	r3, [pc, #116]	; (8004df4 <SetParams+0xe4>)
 8004d80:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	params_now.big90_after = instance->big90_after;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004d8a:	4b1a      	ldr	r3, [pc, #104]	; (8004df4 <SetParams+0xe4>)
 8004d8c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	params_now.big180_before = instance->big180_before;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8004d96:	4b17      	ldr	r3, [pc, #92]	; (8004df4 <SetParams+0xe4>)
 8004d98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	params_now.big180_after = instance->big180_after;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8004da2:	4b14      	ldr	r3, [pc, #80]	; (8004df4 <SetParams+0xe4>)
 8004da4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	params_now.R90_offset = instance->R90_offset;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dac:	4a11      	ldr	r2, [pc, #68]	; (8004df4 <SetParams+0xe4>)
 8004dae:	62d3      	str	r3, [r2, #44]	; 0x2c
	params_now.L90_offset = instance->L90_offset;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	4a0f      	ldr	r2, [pc, #60]	; (8004df4 <SetParams+0xe4>)
 8004db6:	6313      	str	r3, [r2, #48]	; 0x30

	center.velocity_max = instance->vel_max;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a0e      	ldr	r2, [pc, #56]	; (8004df8 <SetParams+0xe8>)
 8004dbe:	60d3      	str	r3, [r2, #12]
	center.omega_max = instance->omega_max;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a0c      	ldr	r2, [pc, #48]	; (8004df8 <SetParams+0xe8>)
 8004dc6:	6293      	str	r3, [r2, #40]	; 0x28
	center.velocity_min = 0.0f;
 8004dc8:	4b0b      	ldr	r3, [pc, #44]	; (8004df8 <SetParams+0xe8>)
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	611a      	str	r2, [r3, #16]

	accel_time = params_now.vel_max / params_now.accel;		//Time for Straight Accel
 8004dd0:	4b08      	ldr	r3, [pc, #32]	; (8004df4 <SetParams+0xe4>)
 8004dd2:	edd3 6a00 	vldr	s13, [r3]
 8004dd6:	4b07      	ldr	r3, [pc, #28]	; (8004df4 <SetParams+0xe4>)
 8004dd8:	ed93 7a02 	vldr	s14, [r3, #8]
 8004ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <SetParams+0xec>)
 8004de2:	edc3 7a00 	vstr	s15, [r3]
//	omega_accel_time = accel_time / 3;
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	20008798 	.word	0x20008798
 8004df8:	200086c4 	.word	0x200086c4
 8004dfc:	20010654 	.word	0x20010654

08004e00 <SetGain>:

void SetGain(gain *instance)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
	gain_now.vel_kp = instance->vel_kp;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a11      	ldr	r2, [pc, #68]	; (8004e54 <SetGain+0x54>)
 8004e0e:	6013      	str	r3, [r2, #0]
	gain_now.vel_ki = instance->vel_ki;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	4a0f      	ldr	r2, [pc, #60]	; (8004e54 <SetGain+0x54>)
 8004e16:	6053      	str	r3, [r2, #4]
	gain_now.omega_kp = instance->omega_kp;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	4a0d      	ldr	r2, [pc, #52]	; (8004e54 <SetGain+0x54>)
 8004e1e:	6093      	str	r3, [r2, #8]
	gain_now.omega_ki = instance->omega_ki;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	4a0b      	ldr	r2, [pc, #44]	; (8004e54 <SetGain+0x54>)
 8004e26:	60d3      	str	r3, [r2, #12]
	gain_now.wall_kp = instance->wall_kp;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	4a09      	ldr	r2, [pc, #36]	; (8004e54 <SetGain+0x54>)
 8004e2e:	6113      	str	r3, [r2, #16]
	gain_now.wall_kd = instance->wall_kd;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	4a07      	ldr	r2, [pc, #28]	; (8004e54 <SetGain+0x54>)
 8004e36:	6153      	str	r3, [r2, #20]
	gain_now.angle_kp = instance->angle_kp;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	4a05      	ldr	r2, [pc, #20]	; (8004e54 <SetGain+0x54>)
 8004e3e:	6193      	str	r3, [r2, #24]
	gain_now.angle_kd = instance->angle_kd;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	4a03      	ldr	r2, [pc, #12]	; (8004e54 <SetGain+0x54>)
 8004e46:	61d3      	str	r3, [r2, #28]
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	200008c4 	.word	0x200008c4

08004e58 <AutoCalibration>:

void AutoCalibration(float constant_l, float constant_r)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004e62:	edc7 0a00 	vstr	s1, [r7]
//	wall_l.threshold = (uint16_t)(wall_l.dif * constant_l);
//	wall_r.threshold = (uint16_t)(wall_r.dif * constant_r);
//	printf("threshold %d, %d :: dif %d, %d\r\n",wall_l.threshold, wall_r.threshold, wall_l.dif, wall_r.dif);

	wall_l.threshold = WALL_BASE_L;
 8004e66:	4b07      	ldr	r3, [pc, #28]	; (8004e84 <AutoCalibration+0x2c>)
 8004e68:	2278      	movs	r2, #120	; 0x78
 8004e6a:	821a      	strh	r2, [r3, #16]
	wall_ff.threshold = WALL_BASE_F;
 8004e6c:	4b06      	ldr	r3, [pc, #24]	; (8004e88 <AutoCalibration+0x30>)
 8004e6e:	2296      	movs	r2, #150	; 0x96
 8004e70:	821a      	strh	r2, [r3, #16]
	wall_r.threshold = WALL_BASE_R;
 8004e72:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <AutoCalibration+0x34>)
 8004e74:	2246      	movs	r2, #70	; 0x46
 8004e76:	821a      	strh	r2, [r3, #16]

}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	2000875c 	.word	0x2000875c
 8004e88:	2000c7a4 	.word	0x2000c7a4
 8004e8c:	2000869c 	.word	0x2000869c

08004e90 <LedDisplay>:
void LedDisplay(uint8_t *led)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, *led&0x01);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ea8:	4818      	ldr	r0, [pc, #96]	; (8004f0c <LedDisplay+0x7c>)
 8004eaa:	f7fd fb41 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, *led&0x02);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	461a      	mov	r2, r3
 8004eba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ebe:	4813      	ldr	r0, [pc, #76]	; (8004f0c <LedDisplay+0x7c>)
 8004ec0:	f7fd fb36 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, *led&0x04);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	f003 0304 	and.w	r3, r3, #4
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ed4:	480e      	ldr	r0, [pc, #56]	; (8004f10 <LedDisplay+0x80>)
 8004ed6:	f7fd fb2b 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, *led&0x08);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	2110      	movs	r1, #16
 8004ee8:	4808      	ldr	r0, [pc, #32]	; (8004f0c <LedDisplay+0x7c>)
 8004eea:	f7fd fb21 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, *led&0x10);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	f003 0310 	and.w	r3, r3, #16
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	461a      	mov	r2, r3
 8004efa:	2120      	movs	r1, #32
 8004efc:	4803      	ldr	r0, [pc, #12]	; (8004f0c <LedDisplay+0x7c>)
 8004efe:	f7fd fb17 	bl	8002530 <HAL_GPIO_WritePin>

}
 8004f02:	bf00      	nop
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40020400 	.word	0x40020400
 8004f10:	40020800 	.word	0x40020800

08004f14 <ResetDistance>:

void ResetDistance()
{
 8004f14:	b490      	push	{r4, r7}
 8004f16:	af00      	add	r7, sp, #0
	/* Initialize Distance */
	encoder_r.distance = 0.0f;
 8004f18:	4b0e      	ldr	r3, [pc, #56]	; (8004f54 <ResetDistance+0x40>)
 8004f1a:	f04f 0200 	mov.w	r2, #0
 8004f1e:	611a      	str	r2, [r3, #16]
	encoder_l.distance = 0.0f;
 8004f20:	4b0d      	ldr	r3, [pc, #52]	; (8004f58 <ResetDistance+0x44>)
 8004f22:	f04f 0200 	mov.w	r2, #0
 8004f26:	611a      	str	r2, [r3, #16]
	center.distance = 0.0f;
 8004f28:	4b0c      	ldr	r3, [pc, #48]	; (8004f5c <ResetDistance+0x48>)
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	635a      	str	r2, [r3, #52]	; 0x34

	/* Initialize Integral Variable  */
	encoder_r.sum = 0;
 8004f30:	4a08      	ldr	r2, [pc, #32]	; (8004f54 <ResetDistance+0x40>)
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	f04f 0400 	mov.w	r4, #0
 8004f3a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_l.sum = 0;
 8004f3e:	4a06      	ldr	r2, [pc, #24]	; (8004f58 <ResetDistance+0x44>)
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	f04f 0400 	mov.w	r4, #0
 8004f48:	e9c2 3402 	strd	r3, r4, [r2, #8]
}
 8004f4c:	bf00      	nop
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc90      	pop	{r4, r7}
 8004f52:	4770      	bx	lr
 8004f54:	20010638 	.word	0x20010638
 8004f58:	20008740 	.word	0x20008740
 8004f5c:	200086c4 	.word	0x200086c4

08004f60 <CheckBattery>:

void CheckBattery(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BATTERY_GPIO_Port,BATTERY_Pin) == 0)
 8004f64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f68:	4810      	ldr	r0, [pc, #64]	; (8004fac <CheckBattery+0x4c>)
 8004f6a:	f7fd fac9 	bl	8002500 <HAL_GPIO_ReadPin>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d116      	bne.n	8004fa2 <CheckBattery+0x42>
	{
		HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8004f74:	2100      	movs	r1, #0
 8004f76:	480e      	ldr	r0, [pc, #56]	; (8004fb0 <CheckBattery+0x50>)
 8004f78:	f7fe fabe 	bl	80034f8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 8004f7c:	2104      	movs	r1, #4
 8004f7e:	480d      	ldr	r0, [pc, #52]	; (8004fb4 <CheckBattery+0x54>)
 8004f80:	f7fe faba 	bl	80034f8 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim11,TIM_CHANNEL_1);
 8004f84:	2100      	movs	r1, #0
 8004f86:	480c      	ldr	r0, [pc, #48]	; (8004fb8 <CheckBattery+0x58>)
 8004f88:	f7fe fab6 	bl	80034f8 <HAL_TIM_PWM_Stop>

		HAL_TIM_Base_Stop(&htim6);
 8004f8c:	480b      	ldr	r0, [pc, #44]	; (8004fbc <CheckBattery+0x5c>)
 8004f8e:	f7fe f9f4 	bl	800337a <HAL_TIM_Base_Stop>
		DisableMotor();
 8004f92:	f001 fcf7 	bl	8006984 <DisableMotor>

		printf("Voltage Out!\n");
 8004f96:	480a      	ldr	r0, [pc, #40]	; (8004fc0 <CheckBattery+0x60>)
 8004f98:	f006 ff1a 	bl	800bdd0 <puts>
		MelodyMrLawrence();
 8004f9c:	f003 fc2a 	bl	80087f4 <MelodyMrLawrence>
		while(1);
 8004fa0:	e7fe      	b.n	8004fa0 <CheckBattery+0x40>

	}
	printf("Voltage ALL GREEN\n");
 8004fa2:	4808      	ldr	r0, [pc, #32]	; (8004fc4 <CheckBattery+0x64>)
 8004fa4:	f006 ff14 	bl	800bdd0 <puts>
}
 8004fa8:	bf00      	nop
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40020400 	.word	0x40020400
 8004fb0:	200107fc 	.word	0x200107fc
 8004fb4:	2001083c 	.word	0x2001083c
 8004fb8:	2001077c 	.word	0x2001077c
 8004fbc:	200107bc 	.word	0x200107bc
 8004fc0:	0800dd78 	.word	0x0800dd78
 8004fc4:	0800dd88 	.word	0x0800dd88

08004fc8 <CalculateNormalParams>:

void CalculateNormalParams(params *instance,float velocity_max, float velocity,float accel)
{
 8004fc8:	b590      	push	{r4, r7, lr}
 8004fca:	b087      	sub	sp, #28
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004fd4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004fd8:	ed87 1a00 	vstr	s2, [r7]
	float time_90mm = HALF_MM / velocity * 0.001;
 8004fdc:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005070 <CalculateNormalParams+0xa8>
 8004fe0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fe4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004fe8:	ee16 0a90 	vmov	r0, s13
 8004fec:	f7fb faac 	bl	8000548 <__aeabi_f2d>
 8004ff0:	a31d      	add	r3, pc, #116	; (adr r3, 8005068 <CalculateNormalParams+0xa0>)
 8004ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff6:	f7fb faff 	bl	80005f8 <__aeabi_dmul>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	460c      	mov	r4, r1
 8004ffe:	4618      	mov	r0, r3
 8005000:	4621      	mov	r1, r4
 8005002:	f7fb fdd1 	bl	8000ba8 <__aeabi_d2f>
 8005006:	4603      	mov	r3, r0
 8005008:	617b      	str	r3, [r7, #20]
	omega_accel_time = time_90mm / 3.0f;
 800500a:	ed97 7a05 	vldr	s14, [r7, #20]
 800500e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8005012:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005016:	4b17      	ldr	r3, [pc, #92]	; (8005074 <CalculateNormalParams+0xac>)
 8005018:	edc3 7a00 	vstr	s15, [r3]

	instance->vel_max = velocity;									//Unit is [m/s] = [mm/ms]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	601a      	str	r2, [r3, #0]
	instance->big_vel_max = velocity_max;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	605a      	str	r2, [r3, #4]
	instance->accel = accel;										//Unit is [m/s/s]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	609a      	str	r2, [r3, #8]
	instance->omega_max = 3.0f / (1.0f+3.0f) * 2.0f * (Pi * 0.5f) / time_90mm;	//Max Angular-Velocity [rad/s]
 800502e:	eddf 6a12 	vldr	s13, [pc, #72]	; 8005078 <CalculateNormalParams+0xb0>
 8005032:	ed97 7a05 	vldr	s14, [r7, #20]
 8005036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	edc3 7a03 	vstr	s15, [r3, #12]
	instance->omega_accel = 3.0f * instance->omega_max / time_90mm; 	//Angular Acceleration [rad/s/s]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	edd3 7a03 	vldr	s15, [r3, #12]
 8005046:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800504a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800504e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	edc3 7a04 	vstr	s15, [r3, #16]

}
 800505c:	bf00      	nop
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	bd90      	pop	{r4, r7, pc}
 8005064:	f3af 8000 	nop.w
 8005068:	d2f1a9fc 	.word	0xd2f1a9fc
 800506c:	3f50624d 	.word	0x3f50624d
 8005070:	42b40000 	.word	0x42b40000
 8005074:	200002a0 	.word	0x200002a0
 8005078:	4016cbe4 	.word	0x4016cbe4
 800507c:	00000000 	.word	0x00000000

08005080 <CalculateBigParams>:

void CalculateBigParams(params *instance,float velocity,float accel)
{
 8005080:	b590      	push	{r4, r7, lr}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	ed87 0a02 	vstr	s0, [r7, #8]
 800508c:	edc7 0a01 	vstr	s1, [r7, #4]
	float time_180mm = ONE_MM / velocity * 0.001;
 8005090:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005178 <CalculateBigParams+0xf8>
 8005094:	edd7 7a02 	vldr	s15, [r7, #8]
 8005098:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800509c:	ee16 0a90 	vmov	r0, s13
 80050a0:	f7fb fa52 	bl	8000548 <__aeabi_f2d>
 80050a4:	a332      	add	r3, pc, #200	; (adr r3, 8005170 <CalculateBigParams+0xf0>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	f7fb faa5 	bl	80005f8 <__aeabi_dmul>
 80050ae:	4603      	mov	r3, r0
 80050b0:	460c      	mov	r4, r1
 80050b2:	4618      	mov	r0, r3
 80050b4:	4621      	mov	r1, r4
 80050b6:	f7fb fd77 	bl	8000ba8 <__aeabi_d2f>
 80050ba:	4603      	mov	r3, r0
 80050bc:	617b      	str	r3, [r7, #20]
	float time_360mm = 2 * ONE_MM / velocity * 0.001;				//Unit is [ms]
 80050be:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800517c <CalculateBigParams+0xfc>
 80050c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80050c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050ca:	ee16 0a90 	vmov	r0, s13
 80050ce:	f7fb fa3b 	bl	8000548 <__aeabi_f2d>
 80050d2:	a327      	add	r3, pc, #156	; (adr r3, 8005170 <CalculateBigParams+0xf0>)
 80050d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d8:	f7fb fa8e 	bl	80005f8 <__aeabi_dmul>
 80050dc:	4603      	mov	r3, r0
 80050de:	460c      	mov	r4, r1
 80050e0:	4618      	mov	r0, r3
 80050e2:	4621      	mov	r1, r4
 80050e4:	f7fb fd60 	bl	8000ba8 <__aeabi_d2f>
 80050e8:	4603      	mov	r3, r0
 80050ea:	613b      	str	r3, [r7, #16]

	big90_omega_accel_time = time_180mm / 2.0f;						//Unit is [ms]
 80050ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80050f0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80050f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050f8:	4b21      	ldr	r3, [pc, #132]	; (8005180 <CalculateBigParams+0x100>)
 80050fa:	edc3 7a00 	vstr	s15, [r3]
	big180_omega_accel_time = time_360mm / 2.5f;
 80050fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8005102:	eef0 6a04 	vmov.f32	s13, #4	; 0x40200000  2.5
 8005106:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800510a:	4b1e      	ldr	r3, [pc, #120]	; (8005184 <CalculateBigParams+0x104>)
 800510c:	edc3 7a00 	vstr	s15, [r3]

	instance->big90_omega_max = 2.0f /(1.0f + 2.0f) * 2.0f * Pi * 0.5f /time_180mm;
 8005110:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8005188 <CalculateBigParams+0x108>
 8005114:	ed97 7a05 	vldr	s14, [r7, #20]
 8005118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	edc3 7a05 	vstr	s15, [r3, #20]
	instance->big90_omega_accel = 2.0f * instance->big90_omega_max / time_180mm;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	edd3 7a05 	vldr	s15, [r3, #20]
 8005128:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800512c:	ed97 7a05 	vldr	s14, [r7, #20]
 8005130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	edc3 7a06 	vstr	s15, [r3, #24]
	instance->big180_omega_max = 2.5f / (1.0f + 2.5f) * 2.0f * Pi / time_360mm;
 800513a:	eddf 6a14 	vldr	s13, [pc, #80]	; 800518c <CalculateBigParams+0x10c>
 800513e:	ed97 7a04 	vldr	s14, [r7, #16]
 8005142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	edc3 7a07 	vstr	s15, [r3, #28]
	instance->big180_omega_accel =2.0f * instance->big180_omega_max / time_360mm;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	edd3 7a07 	vldr	s15, [r3, #28]
 8005152:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005156:	ed97 7a04 	vldr	s14, [r7, #16]
 800515a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8005164:	bf00      	nop
 8005166:	371c      	adds	r7, #28
 8005168:	46bd      	mov	sp, r7
 800516a:	bd90      	pop	{r4, r7, pc}
 800516c:	f3af 8000 	nop.w
 8005170:	d2f1a9fc 	.word	0xd2f1a9fc
 8005174:	3f50624d 	.word	0x3f50624d
 8005178:	43340000 	.word	0x43340000
 800517c:	43b40000 	.word	0x43b40000
 8005180:	200003bc 	.word	0x200003bc
 8005184:	200047dc 	.word	0x200047dc
 8005188:	40060a92 	.word	0x40060a92
 800518c:	408f9d9c 	.word	0x408f9d9c

08005190 <ApplyOffsetParams>:

void ApplyOffsetParams(params *instance, uint8_t turn90_before,uint8_t turn90_after,uint8_t big90_before,uint8_t big90_after,uint8_t big180_before,uint8_t big180_after,float R90_offset, float L90_offset)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	4608      	mov	r0, r1
 800519a:	4611      	mov	r1, r2
 800519c:	461a      	mov	r2, r3
 800519e:	ed87 0a01 	vstr	s0, [r7, #4]
 80051a2:	edc7 0a00 	vstr	s1, [r7]
 80051a6:	4603      	mov	r3, r0
 80051a8:	72fb      	strb	r3, [r7, #11]
 80051aa:	460b      	mov	r3, r1
 80051ac:	72bb      	strb	r3, [r7, #10]
 80051ae:	4613      	mov	r3, r2
 80051b0:	727b      	strb	r3, [r7, #9]
	instance->TURN90_before = turn90_before;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	7afa      	ldrb	r2, [r7, #11]
 80051b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	instance->TURN90_after = turn90_after;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	7aba      	ldrb	r2, [r7, #10]
 80051be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	instance->big90_before = big90_before;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	7a7a      	ldrb	r2, [r7, #9]
 80051c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	instance->big90_after = big90_after;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	7e3a      	ldrb	r2, [r7, #24]
 80051ce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	instance->big180_before = big180_before;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	7f3a      	ldrb	r2, [r7, #28]
 80051d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	instance->big180_after = big180_after;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80051e0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	instance->R90_offset = R90_offset;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	62da      	str	r2, [r3, #44]	; 0x2c
	instance->L90_offset = L90_offset;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 80051f0:	bf00      	nop
 80051f2:	3714      	adds	r7, #20
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <ApplyGain>:

void ApplyGain(gain *instance, float vel_kp,float vel_ki, float omega_kp,float omega_ki,float wall_kp,float wall_kd, float angle_kp, float angle_kd){
 80051fc:	b480      	push	{r7}
 80051fe:	b08b      	sub	sp, #44	; 0x2c
 8005200:	af00      	add	r7, sp, #0
 8005202:	6278      	str	r0, [r7, #36]	; 0x24
 8005204:	ed87 0a08 	vstr	s0, [r7, #32]
 8005208:	edc7 0a07 	vstr	s1, [r7, #28]
 800520c:	ed87 1a06 	vstr	s2, [r7, #24]
 8005210:	edc7 1a05 	vstr	s3, [r7, #20]
 8005214:	ed87 2a04 	vstr	s4, [r7, #16]
 8005218:	edc7 2a03 	vstr	s5, [r7, #12]
 800521c:	ed87 3a02 	vstr	s6, [r7, #8]
 8005220:	edc7 3a01 	vstr	s7, [r7, #4]

	instance->vel_kp = vel_kp;
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005226:	6a3a      	ldr	r2, [r7, #32]
 8005228:	601a      	str	r2, [r3, #0]
	instance->vel_ki = vel_ki;
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	69fa      	ldr	r2, [r7, #28]
 800522e:	605a      	str	r2, [r3, #4]
	instance->omega_kp = omega_kp;
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	609a      	str	r2, [r3, #8]
	instance->omega_ki = omega_ki;
 8005236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005238:	697a      	ldr	r2, [r7, #20]
 800523a:	60da      	str	r2, [r3, #12]
	instance->wall_kp = wall_kp;
 800523c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	611a      	str	r2, [r3, #16]
	instance->wall_kd = wall_kd;
 8005242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	615a      	str	r2, [r3, #20]
	instance->angle_kp = 0.005f;
 8005248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524a:	4a06      	ldr	r2, [pc, #24]	; (8005264 <ApplyGain+0x68>)
 800524c:	619a      	str	r2, [r3, #24]
	instance->angle_kd = 0.0f;
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	61da      	str	r2, [r3, #28]

}
 8005256:	bf00      	nop
 8005258:	372c      	adds	r7, #44	; 0x2c
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	3ba3d70a 	.word	0x3ba3d70a

08005268 <FailSafe>:

void FailSafe(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
	DisableMotor();
 800526c:	f001 fb8a 	bl	8006984 <DisableMotor>
	StopTimer();
 8005270:	f004 faa2 	bl	80097b8 <StopTimer>
	WaitMs(500);
 8005274:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005278:	f7ff fc48 	bl	8004b0c <WaitMs>
	MelodyMrLawrence();
 800527c:	f003 faba 	bl	80087f4 <MelodyMrLawrence>
	while(1){
//		printf("angle: %lf, target: %lf\n",center.angle,center.angle_target);
		WaitMs(100);
 8005280:	2064      	movs	r0, #100	; 0x64
 8005282:	f7ff fc43 	bl	8004b0c <WaitMs>
 8005286:	e7fb      	b.n	8005280 <FailSafe+0x18>

08005288 <FailCheck>:
	}

}

void FailCheck(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
	float dif_angle;
	dif_angle = center.angle - center.angle_target;
 800528e:	4b1b      	ldr	r3, [pc, #108]	; (80052fc <FailCheck+0x74>)
 8005290:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8005294:	4b19      	ldr	r3, [pc, #100]	; (80052fc <FailCheck+0x74>)
 8005296:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800529a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800529e:	edc7 7a01 	vstr	s15, [r7, #4]

	if((dif_angle > FAIL_ANGLE) || (dif_angle < -FAIL_ANGLE)){
 80052a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80052a6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80052aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052b2:	dc08      	bgt.n	80052c6 <FailCheck+0x3e>
 80052b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80052b8:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80052bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c4:	d502      	bpl.n	80052cc <FailCheck+0x44>
		FailSafe();
 80052c6:	f7ff ffcf 	bl	8005268 <FailSafe>
	}else if((center.accel > 14.0f) && (MF.FLAG.SCND == 1)){
		FailSafe();
	}


}
 80052ca:	e013      	b.n	80052f4 <FailCheck+0x6c>
	}else if((center.accel > 14.0f) && (MF.FLAG.SCND == 1)){
 80052cc:	4b0b      	ldr	r3, [pc, #44]	; (80052fc <FailCheck+0x74>)
 80052ce:	edd3 7a02 	vldr	s15, [r3, #8]
 80052d2:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 80052d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052de:	dc00      	bgt.n	80052e2 <FailCheck+0x5a>
}
 80052e0:	e008      	b.n	80052f4 <FailCheck+0x6c>
	}else if((center.accel > 14.0f) && (MF.FLAG.SCND == 1)){
 80052e2:	4b07      	ldr	r3, [pc, #28]	; (8005300 <FailCheck+0x78>)
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d101      	bne.n	80052f4 <FailCheck+0x6c>
		FailSafe();
 80052f0:	f7ff ffba 	bl	8005268 <FailSafe>
}
 80052f4:	bf00      	nop
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	200086c4 	.word	0x200086c4
 8005300:	20010650 	.word	0x20010650

08005304 <GyroInit>:
#include <Mouse/global.h>

void GyroInit(void)
{
 8005304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005306:	b085      	sub	sp, #20
 8005308:	af02      	add	r7, sp, #8
	uint8_t who_am_i = ReadByte(WHO_AM_I);
 800530a:	2075      	movs	r0, #117	; 0x75
 800530c:	f005 f988 	bl	800a620 <ReadByte>
 8005310:	4603      	mov	r3, r0
 8005312:	71fb      	strb	r3, [r7, #7]
	printf("Who am I ? -> 0x%x\n", who_am_i);
 8005314:	79fb      	ldrb	r3, [r7, #7]
 8005316:	4619      	mov	r1, r3
 8005318:	4832      	ldr	r0, [pc, #200]	; (80053e4 <GyroInit+0xe0>)
 800531a:	f006 fcd1 	bl	800bcc0 <iprintf>

	if(who_am_i != GYRO_CORREST_REACTION){
 800531e:	79fb      	ldrb	r3, [r7, #7]
 8005320:	2b98      	cmp	r3, #152	; 0x98
 8005322:	d013      	beq.n	800534c <GyroInit+0x48>
		who_am_i = ReadByte(WHO_AM_I);
 8005324:	2075      	movs	r0, #117	; 0x75
 8005326:	f005 f97b 	bl	800a620 <ReadByte>
 800532a:	4603      	mov	r3, r0
 800532c:	71fb      	strb	r3, [r7, #7]
		while(who_am_i != GYRO_CORREST_REACTION){
 800532e:	e00a      	b.n	8005346 <GyroInit+0x42>
			printf("Gyro Error\n");
 8005330:	482d      	ldr	r0, [pc, #180]	; (80053e8 <GyroInit+0xe4>)
 8005332:	f006 fd4d 	bl	800bdd0 <puts>
			who_am_i = ReadByte(WHO_AM_I);
 8005336:	2075      	movs	r0, #117	; 0x75
 8005338:	f005 f972 	bl	800a620 <ReadByte>
 800533c:	4603      	mov	r3, r0
 800533e:	71fb      	strb	r3, [r7, #7]
			HAL_Delay(100);
 8005340:	2064      	movs	r0, #100	; 0x64
 8005342:	f7fb ff81 	bl	8001248 <HAL_Delay>
		while(who_am_i != GYRO_CORREST_REACTION){
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	2b98      	cmp	r3, #152	; 0x98
 800534a:	d1f1      	bne.n	8005330 <GyroInit+0x2c>
		}
	}
	printf("Who am I ? -> 0x%x\n", who_am_i);
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	4619      	mov	r1, r3
 8005350:	4824      	ldr	r0, [pc, #144]	; (80053e4 <GyroInit+0xe0>)
 8005352:	f006 fcb5 	bl	800bcc0 <iprintf>

	printf("Gyro OK\n");
 8005356:	4825      	ldr	r0, [pc, #148]	; (80053ec <GyroInit+0xe8>)
 8005358:	f006 fd3a 	bl	800bdd0 <puts>

	WriteByte(PWR_MGMT_1,0x00);
 800535c:	2100      	movs	r1, #0
 800535e:	206b      	movs	r0, #107	; 0x6b
 8005360:	f005 f988 	bl	800a674 <WriteByte>
	HAL_Delay(10);
 8005364:	200a      	movs	r0, #10
 8005366:	f7fb ff6f 	bl	8001248 <HAL_Delay>
	WriteByte(CONFIG,0x00);
 800536a:	2100      	movs	r1, #0
 800536c:	201a      	movs	r0, #26
 800536e:	f005 f981 	bl	800a674 <WriteByte>
	HAL_Delay(10);
 8005372:	200a      	movs	r0, #10
 8005374:	f7fb ff68 	bl	8001248 <HAL_Delay>
	WriteByte(GYRO_CONFIG,0x18);
 8005378:	2118      	movs	r1, #24
 800537a:	201b      	movs	r0, #27
 800537c:	f005 f97a 	bl	800a674 <WriteByte>
	HAL_Delay(10);
 8005380:	200a      	movs	r0, #10
 8005382:	f7fb ff61 	bl	8001248 <HAL_Delay>
	WriteByte(ACCEL_CONFIG,0x18);
 8005386:	2118      	movs	r1, #24
 8005388:	201c      	movs	r0, #28
 800538a:	f005 f973 	bl	800a674 <WriteByte>
	HAL_Delay(10);
 800538e:	200a      	movs	r0, #10
 8005390:	f7fb ff5a 	bl	8001248 <HAL_Delay>

	GetOmegaOffset(100);
 8005394:	2064      	movs	r0, #100	; 0x64
 8005396:	f000 f87f 	bl	8005498 <GetOmegaOffset>
	GetAccelOffset(100);
 800539a:	2064      	movs	r0, #100	; 0x64
 800539c:	f000 f8ae 	bl	80054fc <GetAccelOffset>

	printf("omega_base: %4lf,accel_base: %4lf\n",gyro_omega_base,gyro_accel_base);
 80053a0:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <GyroInit+0xec>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fb f8cf 	bl	8000548 <__aeabi_f2d>
 80053aa:	4605      	mov	r5, r0
 80053ac:	460e      	mov	r6, r1
 80053ae:	4b11      	ldr	r3, [pc, #68]	; (80053f4 <GyroInit+0xf0>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7fb f8c8 	bl	8000548 <__aeabi_f2d>
 80053b8:	4603      	mov	r3, r0
 80053ba:	460c      	mov	r4, r1
 80053bc:	e9cd 3400 	strd	r3, r4, [sp]
 80053c0:	462a      	mov	r2, r5
 80053c2:	4633      	mov	r3, r6
 80053c4:	480c      	ldr	r0, [pc, #48]	; (80053f8 <GyroInit+0xf4>)
 80053c6:	f006 fc7b 	bl	800bcc0 <iprintf>

	center.angle = 0.0f;
 80053ca:	4b0c      	ldr	r3, [pc, #48]	; (80053fc <GyroInit+0xf8>)
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	639a      	str	r2, [r3, #56]	; 0x38
	center.angle_target = 0.0f;
 80053d2:	4b0a      	ldr	r3, [pc, #40]	; (80053fc <GyroInit+0xf8>)
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	641a      	str	r2, [r3, #64]	; 0x40

}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053e2:	bf00      	nop
 80053e4:	0800dd9c 	.word	0x0800dd9c
 80053e8:	0800ddb0 	.word	0x0800ddb0
 80053ec:	0800ddbc 	.word	0x0800ddbc
 80053f0:	2000c660 	.word	0x2000c660
 80053f4:	20008774 	.word	0x20008774
 80053f8:	0800ddc4 	.word	0x0800ddc4
 80053fc:	200086c4 	.word	0x200086c4

08005400 <ReadGyroOmegaZ>:

float ReadGyroOmegaZ(void){
 8005400:	b590      	push	{r4, r7, lr}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
	int16_t omega_raw_z;
	float real_omega;
	omega_raw_z = (int16_t)(ReadByte(GYRO_ZOUT_H) << 8 | ReadByte(GYRO_ZOUT_L));	//0x470x4816bit
 8005406:	2047      	movs	r0, #71	; 0x47
 8005408:	f005 f90a 	bl	800a620 <ReadByte>
 800540c:	4603      	mov	r3, r0
 800540e:	021b      	lsls	r3, r3, #8
 8005410:	b21c      	sxth	r4, r3
 8005412:	2048      	movs	r0, #72	; 0x48
 8005414:	f005 f904 	bl	800a620 <ReadByte>
 8005418:	4603      	mov	r3, r0
 800541a:	b21b      	sxth	r3, r3
 800541c:	4323      	orrs	r3, r4
 800541e:	80fb      	strh	r3, [r7, #6]
	real_omega = (float)(omega_raw_z / GYRO_FIX);
 8005420:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005424:	ee07 3a90 	vmov	s15, r3
 8005428:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800542c:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005448 <ReadGyroOmegaZ+0x48>
 8005430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005434:	edc7 7a00 	vstr	s15, [r7]
	return real_omega;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	ee07 3a90 	vmov	s15, r3
}
 800543e:	eeb0 0a67 	vmov.f32	s0, s15
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	bd90      	pop	{r4, r7, pc}
 8005448:	41833333 	.word	0x41833333

0800544c <ReadGyroAccelX>:

float ReadGyroAccelX(void){
 800544c:	b590      	push	{r4, r7, lr}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
	int16_t accel_raw_x;
	float real_accel;
	accel_raw_x = (int16_t)(ReadByte(ACCEL_XOUT_H) << 8 | ReadByte(ACCEL_XOUT_L));	//0x470x4816bit
 8005452:	203b      	movs	r0, #59	; 0x3b
 8005454:	f005 f8e4 	bl	800a620 <ReadByte>
 8005458:	4603      	mov	r3, r0
 800545a:	021b      	lsls	r3, r3, #8
 800545c:	b21c      	sxth	r4, r3
 800545e:	203c      	movs	r0, #60	; 0x3c
 8005460:	f005 f8de 	bl	800a620 <ReadByte>
 8005464:	4603      	mov	r3, r0
 8005466:	b21b      	sxth	r3, r3
 8005468:	4323      	orrs	r3, r4
 800546a:	80fb      	strh	r3, [r7, #6]
	real_accel = (float)(accel_raw_x / ACCEL_FIX);
 800546c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005470:	ee07 3a90 	vmov	s15, r3
 8005474:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005478:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005494 <ReadGyroAccelX+0x48>
 800547c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005480:	edc7 7a00 	vstr	s15, [r7]
	return real_accel;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	ee07 3a90 	vmov	s15, r3
}
 800548a:	eeb0 0a67 	vmov.f32	s0, s15
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	bd90      	pop	{r4, r7, pc}
 8005494:	45000000 	.word	0x45000000

08005498 <GetOmegaOffset>:

void GetOmegaOffset(uint16_t num){
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	80fb      	strh	r3, [r7, #6]
	float gyro_offset = 0;
 80054a2:	f04f 0300 	mov.w	r3, #0
 80054a6:	60fb      	str	r3, [r7, #12]
	int i;

	for(i=0;i<num;i++){
 80054a8:	2300      	movs	r3, #0
 80054aa:	60bb      	str	r3, [r7, #8]
 80054ac:	e00f      	b.n	80054ce <GetOmegaOffset+0x36>
		gyro_offset += ReadGyroOmegaZ();
 80054ae:	f7ff ffa7 	bl	8005400 <ReadGyroOmegaZ>
 80054b2:	eeb0 7a40 	vmov.f32	s14, s0
 80054b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80054ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80054be:	edc7 7a03 	vstr	s15, [r7, #12]
		WaitMs(1);
 80054c2:	2001      	movs	r0, #1
 80054c4:	f7ff fb22 	bl	8004b0c <WaitMs>
	for(i=0;i<num;i++){
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	3301      	adds	r3, #1
 80054cc:	60bb      	str	r3, [r7, #8]
 80054ce:	88fb      	ldrh	r3, [r7, #6]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	dbeb      	blt.n	80054ae <GetOmegaOffset+0x16>
	}
	gyro_omega_base = gyro_offset / (float)num;
 80054d6:	88fb      	ldrh	r3, [r7, #6]
 80054d8:	ee07 3a90 	vmov	s15, r3
 80054dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80054e0:	edd7 6a03 	vldr	s13, [r7, #12]
 80054e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054e8:	4b03      	ldr	r3, [pc, #12]	; (80054f8 <GetOmegaOffset+0x60>)
 80054ea:	edc3 7a00 	vstr	s15, [r3]
}
 80054ee:	bf00      	nop
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	2000c660 	.word	0x2000c660

080054fc <GetAccelOffset>:

void GetAccelOffset(uint16_t num){
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	4603      	mov	r3, r0
 8005504:	80fb      	strh	r3, [r7, #6]
	float gyro_offset = 0;
 8005506:	f04f 0300 	mov.w	r3, #0
 800550a:	60fb      	str	r3, [r7, #12]
	int i;

	for(i=0;i<num;i++){
 800550c:	2300      	movs	r3, #0
 800550e:	60bb      	str	r3, [r7, #8]
 8005510:	e00f      	b.n	8005532 <GetAccelOffset+0x36>
		gyro_offset += ReadGyroAccelX();
 8005512:	f7ff ff9b 	bl	800544c <ReadGyroAccelX>
 8005516:	eeb0 7a40 	vmov.f32	s14, s0
 800551a:	edd7 7a03 	vldr	s15, [r7, #12]
 800551e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005522:	edc7 7a03 	vstr	s15, [r7, #12]
		WaitMs(1);
 8005526:	2001      	movs	r0, #1
 8005528:	f7ff faf0 	bl	8004b0c <WaitMs>
	for(i=0;i<num;i++){
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	3301      	adds	r3, #1
 8005530:	60bb      	str	r3, [r7, #8]
 8005532:	88fb      	ldrh	r3, [r7, #6]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	429a      	cmp	r2, r3
 8005538:	dbeb      	blt.n	8005512 <GetAccelOffset+0x16>
	}
	gyro_accel_base = gyro_offset / (float)num;
 800553a:	88fb      	ldrh	r3, [r7, #6]
 800553c:	ee07 3a90 	vmov	s15, r3
 8005540:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005544:	edd7 6a03 	vldr	s13, [r7, #12]
 8005548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800554c:	4b03      	ldr	r3, [pc, #12]	; (800555c <GetAccelOffset+0x60>)
 800554e:	edc3 7a00 	vstr	s15, [r3]
}
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20008774 	.word	0x20008774

08005560 <HalfSectionAccel>:
			Fix				

*/

void HalfSectionAccel(uint8_t wall_read)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
 8005566:	4603      	mov	r3, r0
 8005568:	71fb      	strb	r3, [r7, #7]
	MF.FLAG.CTRL = 1;
 800556a:	4a0c      	ldr	r2, [pc, #48]	; (800559c <HalfSectionAccel+0x3c>)
 800556c:	7813      	ldrb	r3, [r2, #0]
 800556e:	f043 0308 	orr.w	r3, r3, #8
 8005572:	7013      	strb	r3, [r2, #0]
	DriveAccel(HALF_MM, MF.FLAG.SCND);
 8005574:	4b09      	ldr	r3, [pc, #36]	; (800559c <HalfSectionAccel+0x3c>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800557c:	b2db      	uxtb	r3, r3
 800557e:	4618      	mov	r0, r3
 8005580:	ed9f 0a07 	vldr	s0, [pc, #28]	; 80055a0 <HalfSectionAccel+0x40>
 8005584:	f000 faac 	bl	8005ae0 <DriveAccel>
	if(wall_read) 	GetWallData();
 8005588:	79fb      	ldrb	r3, [r7, #7]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <HalfSectionAccel+0x32>
 800558e:	f004 f863 	bl	8009658 <GetWallData>
}
 8005592:	bf00      	nop
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20010650 	.word	0x20010650
 80055a0:	42b40000 	.word	0x42b40000

080055a4 <HalfSectionDecel>:

void HalfSectionDecel()
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 80055a8:	4a05      	ldr	r2, [pc, #20]	; (80055c0 <HalfSectionDecel+0x1c>)
 80055aa:	7813      	ldrb	r3, [r2, #0]
 80055ac:	f043 0308 	orr.w	r3, r3, #8
 80055b0:	7013      	strb	r3, [r2, #0]
	DriveDecel(HALF_MM,1);
 80055b2:	2001      	movs	r0, #1
 80055b4:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80055c4 <HalfSectionDecel+0x20>
 80055b8:	f000 fb38 	bl	8005c2c <DriveDecel>
}
 80055bc:	bf00      	nop
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	20010650 	.word	0x20010650
 80055c4:	42b40000 	.word	0x42b40000

080055c8 <GoOneSectionStop>:

void GoOneSectionStop()
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	af00      	add	r7, sp, #0
 	HalfSectionAccel(GET_WALL_ON);
 80055cc:	2001      	movs	r0, #1
 80055ce:	f7ff ffc7 	bl	8005560 <HalfSectionAccel>
	HalfSectionDecel();
 80055d2:	f7ff ffe7 	bl	80055a4 <HalfSectionDecel>
	ResetDistance();
 80055d6:	f7ff fc9d 	bl	8004f14 <ResetDistance>
	DisableMotor();
 80055da:	f001 f9d3 	bl	8006984 <DisableMotor>
}
 80055de:	bf00      	nop
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <GoOneSectionContinuous>:

void GoOneSectionContinuous()
{
 80055e2:	b580      	push	{r7, lr}
 80055e4:	af00      	add	r7, sp, #0
	HalfSectionAccel(GET_WALL_OFF);
 80055e6:	2000      	movs	r0, #0
 80055e8:	f7ff ffba 	bl	8005560 <HalfSectionAccel>
	HalfSectionAccel(GET_WALL_ON);
 80055ec:	2001      	movs	r0, #1
 80055ee:	f7ff ffb7 	bl	8005560 <HalfSectionAccel>
}
 80055f2:	bf00      	nop
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <SpinR90>:

void SpinR90()
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 80055fc:	4a09      	ldr	r2, [pc, #36]	; (8005624 <SpinR90+0x2c>)
 80055fe:	7813      	ldrb	r3, [r2, #0]
 8005600:	f36f 03c3 	bfc	r3, #3, #1
 8005604:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(TURN_R);
 8005606:	2010      	movs	r0, #16
 8005608:	f001 f958 	bl	80068bc <SetMotionDirection>
	DriveSpin(ROT_ANGLE_R90);
 800560c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8005628 <SpinR90+0x30>
 8005610:	f000 fbfe 	bl	8005e10 <DriveSpin>
	DisableMotor();
 8005614:	f001 f9b6 	bl	8006984 <DisableMotor>

	SetMotionDirection(FORWARD);
 8005618:	2000      	movs	r0, #0
 800561a:	f001 f94f 	bl	80068bc <SetMotionDirection>
}
 800561e:	bf00      	nop
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	20010650 	.word	0x20010650
 8005628:	c2b40000 	.word	0xc2b40000

0800562c <SlalomR90>:

void SlalomR90()
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
	float fix_gain = 0.0f;
 8005632:	f04f 0300 	mov.w	r3, #0
 8005636:	607b      	str	r3, [r7, #4]

	if(wall_ff.val > SLALOM_OFFSET_BEFORE)	fix_gain = FIX_GAIN;
 8005638:	4b25      	ldr	r3, [pc, #148]	; (80056d0 <SlalomR90+0xa4>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8005640:	d903      	bls.n	800564a <SlalomR90+0x1e>
 8005642:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005646:	607b      	str	r3, [r7, #4]
 8005648:	e002      	b.n	8005650 <SlalomR90+0x24>
	else									fix_gain = 1.0f;
 800564a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800564e:	607b      	str	r3, [r7, #4]

	MF.FLAG.CTRL = 1;
 8005650:	4a20      	ldr	r2, [pc, #128]	; (80056d4 <SlalomR90+0xa8>)
 8005652:	7813      	ldrb	r3, [r2, #0]
 8005654:	f043 0308 	orr.w	r3, r3, #8
 8005658:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 800565a:	2000      	movs	r0, #0
 800565c:	f001 f92e 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.TURN90_before,0);
 8005660:	4b1d      	ldr	r3, [pc, #116]	; (80056d8 <SlalomR90+0xac>)
 8005662:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005666:	ee07 3a90 	vmov	s15, r3
 800566a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800566e:	2000      	movs	r0, #0
 8005670:	eeb0 0a67 	vmov.f32	s0, s15
 8005674:	f000 fa34 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 8005678:	4a16      	ldr	r2, [pc, #88]	; (80056d4 <SlalomR90+0xa8>)
 800567a:	7813      	ldrb	r3, [r2, #0]
 800567c:	f36f 03c3 	bfc	r3, #3, #1
 8005680:	7013      	strb	r3, [r2, #0]

	DriveSlalom(-90);
 8005682:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8005686:	f000 fce7 	bl	8006058 <DriveSlalom>

	if(wall_ff.val > SLALOM_OFFSET_AFTER)	fix_gain = FIX_GAIN;
 800568a:	4b11      	ldr	r3, [pc, #68]	; (80056d0 <SlalomR90+0xa4>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2be6      	cmp	r3, #230	; 0xe6
 8005690:	d903      	bls.n	800569a <SlalomR90+0x6e>
 8005692:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005696:	607b      	str	r3, [r7, #4]
 8005698:	e002      	b.n	80056a0 <SlalomR90+0x74>
	else									fix_gain = 1.0f;
 800569a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800569e:	607b      	str	r3, [r7, #4]

	MF.FLAG.CTRL = 1;
 80056a0:	4a0c      	ldr	r2, [pc, #48]	; (80056d4 <SlalomR90+0xa8>)
 80056a2:	7813      	ldrb	r3, [r2, #0]
 80056a4:	f043 0308 	orr.w	r3, r3, #8
 80056a8:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.TURN90_after,FRONT_CONTROL_FLAG);
 80056aa:	4b0b      	ldr	r3, [pc, #44]	; (80056d8 <SlalomR90+0xac>)
 80056ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80056b0:	ee07 3a90 	vmov	s15, r3
 80056b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056b8:	2000      	movs	r0, #0
 80056ba:	eeb0 0a67 	vmov.f32	s0, s15
 80056be:	f000 fa0f 	bl	8005ae0 <DriveAccel>
	GetWallData();
 80056c2:	f003 ffc9 	bl	8009658 <GetWallData>

}
 80056c6:	bf00      	nop
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	2000c7a4 	.word	0x2000c7a4
 80056d4:	20010650 	.word	0x20010650
 80056d8:	20008798 	.word	0x20008798

080056dc <SpinL90>:


void SpinL90(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 80056e0:	4a09      	ldr	r2, [pc, #36]	; (8005708 <SpinL90+0x2c>)
 80056e2:	7813      	ldrb	r3, [r2, #0]
 80056e4:	f36f 03c3 	bfc	r3, #3, #1
 80056e8:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(TURN_L);
 80056ea:	2001      	movs	r0, #1
 80056ec:	f001 f8e6 	bl	80068bc <SetMotionDirection>
	DriveSpin(ROT_ANGLE_L90);
 80056f0:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800570c <SpinL90+0x30>
 80056f4:	f000 fb8c 	bl	8005e10 <DriveSpin>
	DisableMotor();
 80056f8:	f001 f944 	bl	8006984 <DisableMotor>
	SetMotionDirection(FORWARD);
 80056fc:	2000      	movs	r0, #0
 80056fe:	f001 f8dd 	bl	80068bc <SetMotionDirection>
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20010650 	.word	0x20010650
 800570c:	42b40000 	.word	0x42b40000

08005710 <SlalomL90>:

void SlalomL90(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
	float fix_gain = 0.0f;
 8005716:	f04f 0300 	mov.w	r3, #0
 800571a:	607b      	str	r3, [r7, #4]

	if(wall_ff.val > SLALOM_OFFSET_BEFORE)	fix_gain = FIX_GAIN;
 800571c:	4b24      	ldr	r3, [pc, #144]	; (80057b0 <SlalomL90+0xa0>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8005724:	d903      	bls.n	800572e <SlalomL90+0x1e>
 8005726:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800572a:	607b      	str	r3, [r7, #4]
 800572c:	e002      	b.n	8005734 <SlalomL90+0x24>
	else									fix_gain = 1.0f;
 800572e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005732:	607b      	str	r3, [r7, #4]

	MF.FLAG.CTRL = 1;
 8005734:	4a1f      	ldr	r2, [pc, #124]	; (80057b4 <SlalomL90+0xa4>)
 8005736:	7813      	ldrb	r3, [r2, #0]
 8005738:	f043 0308 	orr.w	r3, r3, #8
 800573c:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 800573e:	2000      	movs	r0, #0
 8005740:	f001 f8bc 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.TURN90_before,0);
 8005744:	4b1c      	ldr	r3, [pc, #112]	; (80057b8 <SlalomL90+0xa8>)
 8005746:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800574a:	ee07 3a90 	vmov	s15, r3
 800574e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005752:	2000      	movs	r0, #0
 8005754:	eeb0 0a67 	vmov.f32	s0, s15
 8005758:	f000 f9c2 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 800575c:	4a15      	ldr	r2, [pc, #84]	; (80057b4 <SlalomL90+0xa4>)
 800575e:	7813      	ldrb	r3, [r2, #0]
 8005760:	f36f 03c3 	bfc	r3, #3, #1
 8005764:	7013      	strb	r3, [r2, #0]
	DriveSlalom(90);
 8005766:	205a      	movs	r0, #90	; 0x5a
 8005768:	f000 fc76 	bl	8006058 <DriveSlalom>

	if(wall_ff.val > SLALOM_OFFSET_AFTER)	fix_gain = 0.75f;
 800576c:	4b10      	ldr	r3, [pc, #64]	; (80057b0 <SlalomL90+0xa0>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2be6      	cmp	r3, #230	; 0xe6
 8005772:	d903      	bls.n	800577c <SlalomL90+0x6c>
 8005774:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8005778:	607b      	str	r3, [r7, #4]
 800577a:	e002      	b.n	8005782 <SlalomL90+0x72>
	else									fix_gain = 1.0f;
 800577c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005780:	607b      	str	r3, [r7, #4]

	MF.FLAG.CTRL = 1;
 8005782:	4a0c      	ldr	r2, [pc, #48]	; (80057b4 <SlalomL90+0xa4>)
 8005784:	7813      	ldrb	r3, [r2, #0]
 8005786:	f043 0308 	orr.w	r3, r3, #8
 800578a:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.TURN90_after,FRONT_CONTROL_FLAG);
 800578c:	4b0a      	ldr	r3, [pc, #40]	; (80057b8 <SlalomL90+0xa8>)
 800578e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800579a:	2000      	movs	r0, #0
 800579c:	eeb0 0a67 	vmov.f32	s0, s15
 80057a0:	f000 f99e 	bl	8005ae0 <DriveAccel>
	GetWallData();
 80057a4:	f003 ff58 	bl	8009658 <GetWallData>

}
 80057a8:	bf00      	nop
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	2000c7a4 	.word	0x2000c7a4
 80057b4:	20010650 	.word	0x20010650
 80057b8:	20008798 	.word	0x20008798

080057bc <BigSlalomR90>:

void BigSlalomR90()
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 80057c0:	4a20      	ldr	r2, [pc, #128]	; (8005844 <BigSlalomR90+0x88>)
 80057c2:	7813      	ldrb	r3, [r2, #0]
 80057c4:	f043 0308 	orr.w	r3, r3, #8
 80057c8:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 80057ca:	2000      	movs	r0, #0
 80057cc:	f001 f876 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.big90_before,FRONT_CONTROL_FLAG);
 80057d0:	4b1d      	ldr	r3, [pc, #116]	; (8005848 <BigSlalomR90+0x8c>)
 80057d2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057de:	2000      	movs	r0, #0
 80057e0:	eeb0 0a67 	vmov.f32	s0, s15
 80057e4:	f000 f97c 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 80057e8:	4a16      	ldr	r2, [pc, #88]	; (8005844 <BigSlalomR90+0x88>)
 80057ea:	7813      	ldrb	r3, [r2, #0]
 80057ec:	f36f 03c3 	bfc	r3, #3, #1
 80057f0:	7013      	strb	r3, [r2, #0]
	DriveSlalomFree(-90,params_now.big90_omega_max, params_now.big90_omega_accel, big90_omega_accel_time);
 80057f2:	4b15      	ldr	r3, [pc, #84]	; (8005848 <BigSlalomR90+0x8c>)
 80057f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80057f8:	4b13      	ldr	r3, [pc, #76]	; (8005848 <BigSlalomR90+0x8c>)
 80057fa:	ed93 7a06 	vldr	s14, [r3, #24]
 80057fe:	4b13      	ldr	r3, [pc, #76]	; (800584c <BigSlalomR90+0x90>)
 8005800:	edd3 6a00 	vldr	s13, [r3]
 8005804:	eeb0 1a66 	vmov.f32	s2, s13
 8005808:	eef0 0a47 	vmov.f32	s1, s14
 800580c:	eeb0 0a67 	vmov.f32	s0, s15
 8005810:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8005814:	f000 fd70 	bl	80062f8 <DriveSlalomFree>
	MF.FLAG.CTRL = 1;
 8005818:	4a0a      	ldr	r2, [pc, #40]	; (8005844 <BigSlalomR90+0x88>)
 800581a:	7813      	ldrb	r3, [r2, #0]
 800581c:	f043 0308 	orr.w	r3, r3, #8
 8005820:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.big90_after,0);
 8005822:	4b09      	ldr	r3, [pc, #36]	; (8005848 <BigSlalomR90+0x8c>)
 8005824:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005828:	ee07 3a90 	vmov	s15, r3
 800582c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005830:	2000      	movs	r0, #0
 8005832:	eeb0 0a67 	vmov.f32	s0, s15
 8005836:	f000 f953 	bl	8005ae0 <DriveAccel>
	GetWallData();
 800583a:	f003 ff0d 	bl	8009658 <GetWallData>
}
 800583e:	bf00      	nop
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	20010650 	.word	0x20010650
 8005848:	20008798 	.word	0x20008798
 800584c:	200003bc 	.word	0x200003bc

08005850 <BigSlalomL90>:

void BigSlalomL90()
{
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 8005854:	4a1f      	ldr	r2, [pc, #124]	; (80058d4 <BigSlalomL90+0x84>)
 8005856:	7813      	ldrb	r3, [r2, #0]
 8005858:	f043 0308 	orr.w	r3, r3, #8
 800585c:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 800585e:	2000      	movs	r0, #0
 8005860:	f001 f82c 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.big90_before,FRONT_CONTROL_FLAG);
 8005864:	4b1c      	ldr	r3, [pc, #112]	; (80058d8 <BigSlalomL90+0x88>)
 8005866:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800586a:	ee07 3a90 	vmov	s15, r3
 800586e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005872:	2000      	movs	r0, #0
 8005874:	eeb0 0a67 	vmov.f32	s0, s15
 8005878:	f000 f932 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 800587c:	4a15      	ldr	r2, [pc, #84]	; (80058d4 <BigSlalomL90+0x84>)
 800587e:	7813      	ldrb	r3, [r2, #0]
 8005880:	f36f 03c3 	bfc	r3, #3, #1
 8005884:	7013      	strb	r3, [r2, #0]
	DriveSlalomFree(90,params_now.big90_omega_max, params_now.big90_omega_accel, big90_omega_accel_time);
 8005886:	4b14      	ldr	r3, [pc, #80]	; (80058d8 <BigSlalomL90+0x88>)
 8005888:	edd3 7a05 	vldr	s15, [r3, #20]
 800588c:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <BigSlalomL90+0x88>)
 800588e:	ed93 7a06 	vldr	s14, [r3, #24]
 8005892:	4b12      	ldr	r3, [pc, #72]	; (80058dc <BigSlalomL90+0x8c>)
 8005894:	edd3 6a00 	vldr	s13, [r3]
 8005898:	eeb0 1a66 	vmov.f32	s2, s13
 800589c:	eef0 0a47 	vmov.f32	s1, s14
 80058a0:	eeb0 0a67 	vmov.f32	s0, s15
 80058a4:	205a      	movs	r0, #90	; 0x5a
 80058a6:	f000 fd27 	bl	80062f8 <DriveSlalomFree>
	MF.FLAG.CTRL = 1;
 80058aa:	4a0a      	ldr	r2, [pc, #40]	; (80058d4 <BigSlalomL90+0x84>)
 80058ac:	7813      	ldrb	r3, [r2, #0]
 80058ae:	f043 0308 	orr.w	r3, r3, #8
 80058b2:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.big90_after,0);
 80058b4:	4b08      	ldr	r3, [pc, #32]	; (80058d8 <BigSlalomL90+0x88>)
 80058b6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80058ba:	ee07 3a90 	vmov	s15, r3
 80058be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058c2:	2000      	movs	r0, #0
 80058c4:	eeb0 0a67 	vmov.f32	s0, s15
 80058c8:	f000 f90a 	bl	8005ae0 <DriveAccel>
	GetWallData();
 80058cc:	f003 fec4 	bl	8009658 <GetWallData>
}
 80058d0:	bf00      	nop
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	20010650 	.word	0x20010650
 80058d8:	20008798 	.word	0x20008798
 80058dc:	200003bc 	.word	0x200003bc

080058e0 <BigSlalomR180>:

void BigSlalomR180()
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 80058e4:	4a20      	ldr	r2, [pc, #128]	; (8005968 <BigSlalomR180+0x88>)
 80058e6:	7813      	ldrb	r3, [r2, #0]
 80058e8:	f043 0308 	orr.w	r3, r3, #8
 80058ec:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 80058ee:	2000      	movs	r0, #0
 80058f0:	f000 ffe4 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.big180_before,FRONT_CONTROL_FLAG);
 80058f4:	4b1d      	ldr	r3, [pc, #116]	; (800596c <BigSlalomR180+0x8c>)
 80058f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058fa:	ee07 3a90 	vmov	s15, r3
 80058fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005902:	2000      	movs	r0, #0
 8005904:	eeb0 0a67 	vmov.f32	s0, s15
 8005908:	f000 f8ea 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 800590c:	4a16      	ldr	r2, [pc, #88]	; (8005968 <BigSlalomR180+0x88>)
 800590e:	7813      	ldrb	r3, [r2, #0]
 8005910:	f36f 03c3 	bfc	r3, #3, #1
 8005914:	7013      	strb	r3, [r2, #0]
	DriveSlalomFree(-180,params_now.big180_omega_max, params_now.big180_omega_accel, big180_omega_accel_time);
 8005916:	4b15      	ldr	r3, [pc, #84]	; (800596c <BigSlalomR180+0x8c>)
 8005918:	edd3 7a07 	vldr	s15, [r3, #28]
 800591c:	4b13      	ldr	r3, [pc, #76]	; (800596c <BigSlalomR180+0x8c>)
 800591e:	ed93 7a08 	vldr	s14, [r3, #32]
 8005922:	4b13      	ldr	r3, [pc, #76]	; (8005970 <BigSlalomR180+0x90>)
 8005924:	edd3 6a00 	vldr	s13, [r3]
 8005928:	eeb0 1a66 	vmov.f32	s2, s13
 800592c:	eef0 0a47 	vmov.f32	s1, s14
 8005930:	eeb0 0a67 	vmov.f32	s0, s15
 8005934:	f06f 00b3 	mvn.w	r0, #179	; 0xb3
 8005938:	f000 fcde 	bl	80062f8 <DriveSlalomFree>
	MF.FLAG.CTRL = 1;
 800593c:	4a0a      	ldr	r2, [pc, #40]	; (8005968 <BigSlalomR180+0x88>)
 800593e:	7813      	ldrb	r3, [r2, #0]
 8005940:	f043 0308 	orr.w	r3, r3, #8
 8005944:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.big180_after,0);
 8005946:	4b09      	ldr	r3, [pc, #36]	; (800596c <BigSlalomR180+0x8c>)
 8005948:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800594c:	ee07 3a90 	vmov	s15, r3
 8005950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005954:	2000      	movs	r0, #0
 8005956:	eeb0 0a67 	vmov.f32	s0, s15
 800595a:	f000 f8c1 	bl	8005ae0 <DriveAccel>
	GetWallData();
 800595e:	f003 fe7b 	bl	8009658 <GetWallData>
}
 8005962:	bf00      	nop
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	20010650 	.word	0x20010650
 800596c:	20008798 	.word	0x20008798
 8005970:	200047dc 	.word	0x200047dc

08005974 <BigSlalomL180>:

void BigSlalomL180()
{
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 8005978:	4a1f      	ldr	r2, [pc, #124]	; (80059f8 <BigSlalomL180+0x84>)
 800597a:	7813      	ldrb	r3, [r2, #0]
 800597c:	f043 0308 	orr.w	r3, r3, #8
 8005980:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 8005982:	2000      	movs	r0, #0
 8005984:	f000 ff9a 	bl	80068bc <SetMotionDirection>
	DriveAccel(params_now.big180_before,FRONT_CONTROL_FLAG);
 8005988:	4b1c      	ldr	r3, [pc, #112]	; (80059fc <BigSlalomL180+0x88>)
 800598a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005996:	2000      	movs	r0, #0
 8005998:	eeb0 0a67 	vmov.f32	s0, s15
 800599c:	f000 f8a0 	bl	8005ae0 <DriveAccel>
	MF.FLAG.CTRL = 0;
 80059a0:	4a15      	ldr	r2, [pc, #84]	; (80059f8 <BigSlalomL180+0x84>)
 80059a2:	7813      	ldrb	r3, [r2, #0]
 80059a4:	f36f 03c3 	bfc	r3, #3, #1
 80059a8:	7013      	strb	r3, [r2, #0]
	DriveSlalomFree(180,params_now.big180_omega_max, params_now.big180_omega_accel, big180_omega_accel_time);
 80059aa:	4b14      	ldr	r3, [pc, #80]	; (80059fc <BigSlalomL180+0x88>)
 80059ac:	edd3 7a07 	vldr	s15, [r3, #28]
 80059b0:	4b12      	ldr	r3, [pc, #72]	; (80059fc <BigSlalomL180+0x88>)
 80059b2:	ed93 7a08 	vldr	s14, [r3, #32]
 80059b6:	4b12      	ldr	r3, [pc, #72]	; (8005a00 <BigSlalomL180+0x8c>)
 80059b8:	edd3 6a00 	vldr	s13, [r3]
 80059bc:	eeb0 1a66 	vmov.f32	s2, s13
 80059c0:	eef0 0a47 	vmov.f32	s1, s14
 80059c4:	eeb0 0a67 	vmov.f32	s0, s15
 80059c8:	20b4      	movs	r0, #180	; 0xb4
 80059ca:	f000 fc95 	bl	80062f8 <DriveSlalomFree>
	MF.FLAG.CTRL = 1;
 80059ce:	4a0a      	ldr	r2, [pc, #40]	; (80059f8 <BigSlalomL180+0x84>)
 80059d0:	7813      	ldrb	r3, [r2, #0]
 80059d2:	f043 0308 	orr.w	r3, r3, #8
 80059d6:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_now.big180_after,0);
 80059d8:	4b08      	ldr	r3, [pc, #32]	; (80059fc <BigSlalomL180+0x88>)
 80059da:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80059de:	ee07 3a90 	vmov	s15, r3
 80059e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e6:	2000      	movs	r0, #0
 80059e8:	eeb0 0a67 	vmov.f32	s0, s15
 80059ec:	f000 f878 	bl	8005ae0 <DriveAccel>
	GetWallData();
 80059f0:	f003 fe32 	bl	8009658 <GetWallData>
}
 80059f4:	bf00      	nop
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	20010650 	.word	0x20010650
 80059fc:	20008798 	.word	0x20008798
 8005a00:	200047dc 	.word	0x200047dc

08005a04 <Spin180>:

void Spin180()
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8005a08:	4a07      	ldr	r2, [pc, #28]	; (8005a28 <Spin180+0x24>)
 8005a0a:	7813      	ldrb	r3, [r2, #0]
 8005a0c:	f36f 03c3 	bfc	r3, #3, #1
 8005a10:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(TURN_R);
 8005a12:	2010      	movs	r0, #16
 8005a14:	f000 ff52 	bl	80068bc <SetMotionDirection>
	DriveSpin(ROT_ANGLE_180);
 8005a18:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8005a2c <Spin180+0x28>
 8005a1c:	f000 f9f8 	bl	8005e10 <DriveSpin>
	DisableMotor();
 8005a20:	f000 ffb0 	bl	8006984 <DisableMotor>
}
 8005a24:	bf00      	nop
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	20010650 	.word	0x20010650
 8005a2c:	43340000 	.word	0x43340000

08005a30 <FixPosition>:

void FixPosition(uint8_t flag)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	4603      	mov	r3, r0
 8005a38:	71fb      	strb	r3, [r7, #7]
	MF.FLAG.CTRL = 0;
 8005a3a:	4a22      	ldr	r2, [pc, #136]	; (8005ac4 <FixPosition+0x94>)
 8005a3c:	7813      	ldrb	r3, [r2, #0]
 8005a3e:	f36f 03c3 	bfc	r3, #3, #1
 8005a42:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(BACK);
 8005a44:	2011      	movs	r0, #17
 8005a46:	f000 ff39 	bl	80068bc <SetMotionDirection>
	WaitMs(200);
 8005a4a:	20c8      	movs	r0, #200	; 0xc8
 8005a4c:	f7ff f85e 	bl	8004b0c <WaitMs>
	ResetDistance();
 8005a50:	f7ff fa60 	bl	8004f14 <ResetDistance>

	center.velocity_max = 0.20f;
 8005a54:	4b1c      	ldr	r3, [pc, #112]	; (8005ac8 <FixPosition+0x98>)
 8005a56:	4a1d      	ldr	r2, [pc, #116]	; (8005acc <FixPosition+0x9c>)
 8005a58:	60da      	str	r2, [r3, #12]
	DriveAccel(-(SET_MM * 0.7f),0);
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8005ad0 <FixPosition+0xa0>
 8005a60:	f000 f83e 	bl	8005ae0 <DriveAccel>
	DriveDecel(-(SET_MM * 0.7f),1);
 8005a64:	2001      	movs	r0, #1
 8005a66:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8005ad0 <FixPosition+0xa0>
 8005a6a:	f000 f8df 	bl	8005c2c <DriveDecel>
	center.velocity_max = params_now.vel_max;
 8005a6e:	4b19      	ldr	r3, [pc, #100]	; (8005ad4 <FixPosition+0xa4>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a15      	ldr	r2, [pc, #84]	; (8005ac8 <FixPosition+0x98>)
 8005a74:	60d3      	str	r3, [r2, #12]

	center.angle_target = 0.0f;
 8005a76:	4b14      	ldr	r3, [pc, #80]	; (8005ac8 <FixPosition+0x98>)
 8005a78:	f04f 0200 	mov.w	r2, #0
 8005a7c:	641a      	str	r2, [r3, #64]	; 0x40
	center.angle = 0.0f;
 8005a7e:	4b12      	ldr	r3, [pc, #72]	; (8005ac8 <FixPosition+0x98>)
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	639a      	str	r2, [r3, #56]	; 0x38

	SetMotionDirection(FORWARD);
 8005a86:	2000      	movs	r0, #0
 8005a88:	f000 ff18 	bl	80068bc <SetMotionDirection>
	MF.FLAG.CTRL = 1;
 8005a8c:	4a0d      	ldr	r2, [pc, #52]	; (8005ac4 <FixPosition+0x94>)
 8005a8e:	7813      	ldrb	r3, [r2, #0]
 8005a90:	f043 0308 	orr.w	r3, r3, #8
 8005a94:	7013      	strb	r3, [r2, #0]
	if(flag == 0){
 8005a96:	79fb      	ldrb	r3, [r7, #7]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d105      	bne.n	8005aa8 <FixPosition+0x78>
		DriveAccel(SET_MM,0);
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8005ad8 <FixPosition+0xa8>
 8005aa2:	f000 f81d 	bl	8005ae0 <DriveAccel>
	}else{
		DriveAccel(SET_MM * 0.5f,0);
		DriveDecel(SET_MM * 0.5f,1);
	}

}
 8005aa6:	e009      	b.n	8005abc <FixPosition+0x8c>
		DriveAccel(SET_MM * 0.5f,0);
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	eeb3 0a0f 	vmov.f32	s0, #63	; 0x41f80000  31.0
 8005aae:	f000 f817 	bl	8005ae0 <DriveAccel>
		DriveDecel(SET_MM * 0.5f,1);
 8005ab2:	2001      	movs	r0, #1
 8005ab4:	eeb3 0a0f 	vmov.f32	s0, #63	; 0x41f80000  31.0
 8005ab8:	f000 f8b8 	bl	8005c2c <DriveDecel>
}
 8005abc:	bf00      	nop
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	20010650 	.word	0x20010650
 8005ac8:	200086c4 	.word	0x200086c4
 8005acc:	3e4ccccd 	.word	0x3e4ccccd
 8005ad0:	c22d9999 	.word	0xc22d9999
 8005ad4:	20008798 	.word	0x20008798
 8005ad8:	42780000 	.word	0x42780000
 8005adc:	00000000 	.word	0x00000000

08005ae0 <DriveAccel>:

void DriveAccel(float dist,uint8_t front_ctrl_flag)
{
 8005ae0:	b590      	push	{r4, r7, lr}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	ed87 0a01 	vstr	s0, [r7, #4]
 8005aea:	4603      	mov	r3, r0
 8005aec:	70fb      	strb	r3, [r7, #3]
	float ics = center.distance;
 8005aee:	4b4a      	ldr	r3, [pc, #296]	; (8005c18 <DriveAccel+0x138>)
 8005af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af2:	60fb      	str	r3, [r7, #12]

	MF.FLAG.VCTRL = 1;
 8005af4:	4a49      	ldr	r2, [pc, #292]	; (8005c1c <DriveAccel+0x13c>)
 8005af6:	7853      	ldrb	r3, [r2, #1]
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 8005afe:	4a47      	ldr	r2, [pc, #284]	; (8005c1c <DriveAccel+0x13c>)
 8005b00:	7853      	ldrb	r3, [r2, #1]
 8005b02:	f043 0302 	orr.w	r3, r3, #2
 8005b06:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 8005b08:	4a44      	ldr	r2, [pc, #272]	; (8005c1c <DriveAccel+0x13c>)
 8005b0a:	7813      	ldrb	r3, [r2, #0]
 8005b0c:	f36f 13c7 	bfc	r3, #7, #1
 8005b10:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 8005b12:	4a42      	ldr	r2, [pc, #264]	; (8005c1c <DriveAccel+0x13c>)
 8005b14:	7813      	ldrb	r3, [r2, #0]
 8005b16:	f36f 1386 	bfc	r3, #6, #1
 8005b1a:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 1;
 8005b1c:	4a3f      	ldr	r2, [pc, #252]	; (8005c1c <DriveAccel+0x13c>)
 8005b1e:	7813      	ldrb	r3, [r2, #0]
 8005b20:	f043 0310 	orr.w	r3, r3, #16
 8005b24:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8005b26:	4a3d      	ldr	r2, [pc, #244]	; (8005c1c <DriveAccel+0x13c>)
 8005b28:	7813      	ldrb	r3, [r2, #0]
 8005b2a:	f36f 1345 	bfc	r3, #5, #1
 8005b2e:	7013      	strb	r3, [r2, #0]

	if(dist > 0)	MF.FLAG.ACTRL = 0;
 8005b30:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b3c:	dd05      	ble.n	8005b4a <DriveAccel+0x6a>
 8005b3e:	4a37      	ldr	r2, [pc, #220]	; (8005c1c <DriveAccel+0x13c>)
 8005b40:	7853      	ldrb	r3, [r2, #1]
 8005b42:	f36f 03c3 	bfc	r3, #3, #1
 8005b46:	7053      	strb	r3, [r2, #1]
 8005b48:	e004      	b.n	8005b54 <DriveAccel+0x74>
	else 			MF.FLAG.ACTRL = 0;
 8005b4a:	4a34      	ldr	r2, [pc, #208]	; (8005c1c <DriveAccel+0x13c>)
 8005b4c:	7853      	ldrb	r3, [r2, #1]
 8005b4e:	f36f 03c3 	bfc	r3, #3, #1
 8005b52:	7053      	strb	r3, [r2, #1]

	center.omega_target = 0;
 8005b54:	4b30      	ldr	r3, [pc, #192]	; (8005c18 <DriveAccel+0x138>)
 8005b56:	f04f 0200 	mov.w	r2, #0
 8005b5a:	621a      	str	r2, [r3, #32]
	center.velocity_max = params_now.vel_max;
 8005b5c:	4b30      	ldr	r3, [pc, #192]	; (8005c20 <DriveAccel+0x140>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a2d      	ldr	r2, [pc, #180]	; (8005c18 <DriveAccel+0x138>)
 8005b62:	60d3      	str	r3, [r2, #12]
	center.velocity_min = 0.0f;
 8005b64:	4b2c      	ldr	r3, [pc, #176]	; (8005c18 <DriveAccel+0x138>)
 8005b66:	f04f 0200 	mov.w	r2, #0
 8005b6a:	611a      	str	r2, [r3, #16]

	StartMotion();
 8005b6c:	f000 fe3a 	bl	80067e4 <StartMotion>
	//--------
	if(dist >= 0.0f){
 8005b70:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b7c:	db2c      	blt.n	8005bd8 <DriveAccel+0xf8>
		while(center.distance < ics + dist){
 8005b7e:	e01c      	b.n	8005bba <DriveAccel+0xda>
			if((front_ctrl_flag == 1) && ((wall_ff.val+wall_ff.pre)*0.5 > FRONT_WALL_CONTROL)){
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d119      	bne.n	8005bba <DriveAccel+0xda>
 8005b86:	4b27      	ldr	r3, [pc, #156]	; (8005c24 <DriveAccel+0x144>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a26      	ldr	r2, [pc, #152]	; (8005c24 <DriveAccel+0x144>)
 8005b8c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8005b90:	4413      	add	r3, r2
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fa fcb6 	bl	8000504 <__aeabi_ui2d>
 8005b98:	f04f 0200 	mov.w	r2, #0
 8005b9c:	4b22      	ldr	r3, [pc, #136]	; (8005c28 <DriveAccel+0x148>)
 8005b9e:	f7fa fd2b 	bl	80005f8 <__aeabi_dmul>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	4621      	mov	r1, r4
 8005baa:	a319      	add	r3, pc, #100	; (adr r3, 8005c10 <DriveAccel+0x130>)
 8005bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb0:	f7fa ffb2 	bl	8000b18 <__aeabi_dcmpgt>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d11e      	bne.n	8005bf8 <DriveAccel+0x118>
		while(center.distance < ics + dist){
 8005bba:	4b17      	ldr	r3, [pc, #92]	; (8005c18 <DriveAccel+0x138>)
 8005bbc:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005bc0:	edd7 6a03 	vldr	s13, [r7, #12]
 8005bc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd4:	d4d4      	bmi.n	8005b80 <DriveAccel+0xa0>
 8005bd6:	e010      	b.n	8005bfa <DriveAccel+0x11a>
				break;
			}
		}

	} else{
		while(center.distance > ics + dist);
 8005bd8:	bf00      	nop
 8005bda:	4b0f      	ldr	r3, [pc, #60]	; (8005c18 <DriveAccel+0x138>)
 8005bdc:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005be0:	edd7 6a03 	vldr	s13, [r7, #12]
 8005be4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005be8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf4:	dcf1      	bgt.n	8005bda <DriveAccel+0xfa>
 8005bf6:	e000      	b.n	8005bfa <DriveAccel+0x11a>
				break;
 8005bf8:	bf00      	nop
	}
	center.vel_target = params_now.vel_max;
 8005bfa:	4b09      	ldr	r3, [pc, #36]	; (8005c20 <DriveAccel+0x140>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a06      	ldr	r2, [pc, #24]	; (8005c18 <DriveAccel+0x138>)
 8005c00:	6053      	str	r3, [r2, #4]
}
 8005c02:	bf00      	nop
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd90      	pop	{r4, r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	f3af 8000 	nop.w
 8005c10:	00000000 	.word	0x00000000
 8005c14:	4070e000 	.word	0x4070e000
 8005c18:	200086c4 	.word	0x200086c4
 8005c1c:	20010650 	.word	0x20010650
 8005c20:	20008798 	.word	0x20008798
 8005c24:	2000c7a4 	.word	0x2000c7a4
 8005c28:	3fe00000 	.word	0x3fe00000

08005c2c <DriveDecel>:

void DriveDecel(float dist, unsigned char rs)
{
 8005c2c:	b5b0      	push	{r4, r5, r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	ed87 0a01 	vstr	s0, [r7, #4]
 8005c36:	4603      	mov	r3, r0
 8005c38:	70fb      	strb	r3, [r7, #3]
	float ics = center.distance;
 8005c3a:	4b6c      	ldr	r3, [pc, #432]	; (8005dec <DriveDecel+0x1c0>)
 8005c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c3e:	60fb      	str	r3, [r7, #12]
	float offset;

	//--------
	MF.FLAG.WCTRL = 1;
 8005c40:	4a6b      	ldr	r2, [pc, #428]	; (8005df0 <DriveDecel+0x1c4>)
 8005c42:	7853      	ldrb	r3, [r2, #1]
 8005c44:	f043 0302 	orr.w	r3, r3, #2
 8005c48:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 1;
 8005c4a:	4a69      	ldr	r2, [pc, #420]	; (8005df0 <DriveDecel+0x1c4>)
 8005c4c:	7853      	ldrb	r3, [r2, #1]
 8005c4e:	f043 0301 	orr.w	r3, r3, #1
 8005c52:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 8005c54:	4a66      	ldr	r2, [pc, #408]	; (8005df0 <DriveDecel+0x1c4>)
 8005c56:	7813      	ldrb	r3, [r2, #0]
 8005c58:	f36f 13c7 	bfc	r3, #7, #1
 8005c5c:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 8005c5e:	4a64      	ldr	r2, [pc, #400]	; (8005df0 <DriveDecel+0x1c4>)
 8005c60:	7813      	ldrb	r3, [r2, #0]
 8005c62:	f36f 1386 	bfc	r3, #6, #1
 8005c66:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 1;
 8005c68:	4a61      	ldr	r2, [pc, #388]	; (8005df0 <DriveDecel+0x1c4>)
 8005c6a:	7813      	ldrb	r3, [r2, #0]
 8005c6c:	f043 0310 	orr.w	r3, r3, #16
 8005c70:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8005c72:	4a5f      	ldr	r2, [pc, #380]	; (8005df0 <DriveDecel+0x1c4>)
 8005c74:	7813      	ldrb	r3, [r2, #0]
 8005c76:	f36f 1345 	bfc	r3, #5, #1
 8005c7a:	7013      	strb	r3, [r2, #0]

	center.velocity_max = params_now.vel_max;
 8005c7c:	4b5d      	ldr	r3, [pc, #372]	; (8005df4 <DriveDecel+0x1c8>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a5a      	ldr	r2, [pc, #360]	; (8005dec <DriveDecel+0x1c0>)
 8005c82:	60d3      	str	r3, [r2, #12]
	center.velocity_min = 0.0f;
 8005c84:	4b59      	ldr	r3, [pc, #356]	; (8005dec <DriveDecel+0x1c0>)
 8005c86:	f04f 0200 	mov.w	r2, #0
 8005c8a:	611a      	str	r2, [r3, #16]

	offset = 0.5 * params_now.vel_max * accel_time * 1000;
 8005c8c:	4b59      	ldr	r3, [pc, #356]	; (8005df4 <DriveDecel+0x1c8>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fa fc59 	bl	8000548 <__aeabi_f2d>
 8005c96:	f04f 0200 	mov.w	r2, #0
 8005c9a:	4b57      	ldr	r3, [pc, #348]	; (8005df8 <DriveDecel+0x1cc>)
 8005c9c:	f7fa fcac 	bl	80005f8 <__aeabi_dmul>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	4625      	mov	r5, r4
 8005ca6:	461c      	mov	r4, r3
 8005ca8:	4b54      	ldr	r3, [pc, #336]	; (8005dfc <DriveDecel+0x1d0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fa fc4b 	bl	8000548 <__aeabi_f2d>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	4629      	mov	r1, r5
 8005cba:	f7fa fc9d 	bl	80005f8 <__aeabi_dmul>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	460c      	mov	r4, r1
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	f04f 0200 	mov.w	r2, #0
 8005cca:	4b4d      	ldr	r3, [pc, #308]	; (8005e00 <DriveDecel+0x1d4>)
 8005ccc:	f7fa fc94 	bl	80005f8 <__aeabi_dmul>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	4621      	mov	r1, r4
 8005cd8:	f7fa ff66 	bl	8000ba8 <__aeabi_d2f>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	60bb      	str	r3, [r7, #8]
	offset += 8.0f;
 8005ce0:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ce4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8005ce8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005cec:	edc7 7a02 	vstr	s15, [r7, #8]

	StartMotion();
 8005cf0:	f000 fd78 	bl	80067e4 <StartMotion>

	//--------
	if(dist >= 0.0){
 8005cf4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005cf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d00:	db13      	blt.n	8005d2a <DriveDecel+0xfe>
		while((center.distance + offset) < (dist + ics));
 8005d02:	bf00      	nop
 8005d04:	4b39      	ldr	r3, [pc, #228]	; (8005dec <DriveDecel+0x1c0>)
 8005d06:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005d0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d12:	edd7 6a01 	vldr	s13, [r7, #4]
 8005d16:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d26:	d4ed      	bmi.n	8005d04 <DriveDecel+0xd8>
 8005d28:	e012      	b.n	8005d50 <DriveDecel+0x124>
	}else{
		while((center.distance + offset) > (dist + ics));
 8005d2a:	bf00      	nop
 8005d2c:	4b2f      	ldr	r3, [pc, #188]	; (8005dec <DriveDecel+0x1c0>)
 8005d2e:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005d32:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d3a:	edd7 6a01 	vldr	s13, [r7, #4]
 8005d3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d4e:	dced      	bgt.n	8005d2c <DriveDecel+0x100>
	}
		if(rs == 1){
 8005d50:	78fb      	ldrb	r3, [r7, #3]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d146      	bne.n	8005de4 <DriveDecel+0x1b8>
			MF.FLAG.CTRL = 0;
 8005d56:	4a26      	ldr	r2, [pc, #152]	; (8005df0 <DriveDecel+0x1c4>)
 8005d58:	7813      	ldrb	r3, [r2, #0]
 8005d5a:	f36f 03c3 	bfc	r3, #3, #1
 8005d5e:	7013      	strb	r3, [r2, #0]
			MF.FLAG.ACCL = 0;
 8005d60:	4a23      	ldr	r2, [pc, #140]	; (8005df0 <DriveDecel+0x1c4>)
 8005d62:	7813      	ldrb	r3, [r2, #0]
 8005d64:	f36f 1304 	bfc	r3, #4, #1
 8005d68:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 1;
 8005d6a:	4a21      	ldr	r2, [pc, #132]	; (8005df0 <DriveDecel+0x1c4>)
 8005d6c:	7813      	ldrb	r3, [r2, #0]
 8005d6e:	f043 0320 	orr.w	r3, r3, #32
 8005d72:	7013      	strb	r3, [r2, #0]
			while((center.distance + offset) < (dist + ics)){
 8005d74:	e007      	b.n	8005d86 <DriveDecel+0x15a>
				if(center.vel_target == 0.0f) break;
 8005d76:	4b1d      	ldr	r3, [pc, #116]	; (8005dec <DriveDecel+0x1c0>)
 8005d78:	edd3 7a01 	vldr	s15, [r3, #4]
 8005d7c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d84:	d012      	beq.n	8005dac <DriveDecel+0x180>
			while((center.distance + offset) < (dist + ics)){
 8005d86:	4b19      	ldr	r3, [pc, #100]	; (8005dec <DriveDecel+0x1c0>)
 8005d88:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8005d8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d94:	edd7 6a01 	vldr	s13, [r7, #4]
 8005d98:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da8:	d4e5      	bmi.n	8005d76 <DriveDecel+0x14a>
 8005daa:	e000      	b.n	8005dae <DriveDecel+0x182>
				if(center.vel_target == 0.0f) break;
 8005dac:	bf00      	nop
			}
			WaitMs(100);
 8005dae:	2064      	movs	r0, #100	; 0x64
 8005db0:	f7fe feac 	bl	8004b0c <WaitMs>
			MF.FLAG.WCTRL = 0;
 8005db4:	4a0e      	ldr	r2, [pc, #56]	; (8005df0 <DriveDecel+0x1c4>)
 8005db6:	7853      	ldrb	r3, [r2, #1]
 8005db8:	f36f 0341 	bfc	r3, #1, #1
 8005dbc:	7053      	strb	r3, [r2, #1]
			MF.FLAG.VCTRL = 0;
 8005dbe:	4a0c      	ldr	r2, [pc, #48]	; (8005df0 <DriveDecel+0x1c4>)
 8005dc0:	7853      	ldrb	r3, [r2, #1]
 8005dc2:	f36f 0300 	bfc	r3, #0, #1
 8005dc6:	7053      	strb	r3, [r2, #1]
			StopMotion();
 8005dc8:	f000 fd46 	bl	8006858 <StopMotion>
			vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8005dcc:	4b0d      	ldr	r3, [pc, #52]	; (8005e04 <DriveDecel+0x1d8>)
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	609a      	str	r2, [r3, #8]
 8005dd4:	4b0b      	ldr	r3, [pc, #44]	; (8005e04 <DriveDecel+0x1d8>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	4a0b      	ldr	r2, [pc, #44]	; (8005e08 <DriveDecel+0x1dc>)
 8005dda:	6093      	str	r3, [r2, #8]
			omega_control.i_out = 0;
 8005ddc:	4b0b      	ldr	r3, [pc, #44]	; (8005e0c <DriveDecel+0x1e0>)
 8005dde:	f04f 0200 	mov.w	r2, #0
 8005de2:	609a      	str	r2, [r3, #8]
		}
}
 8005de4:	bf00      	nop
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bdb0      	pop	{r4, r5, r7, pc}
 8005dec:	200086c4 	.word	0x200086c4
 8005df0:	20010650 	.word	0x20010650
 8005df4:	20008798 	.word	0x20008798
 8005df8:	3fe00000 	.word	0x3fe00000
 8005dfc:	20010654 	.word	0x20010654
 8005e00:	408f4000 	.word	0x408f4000
 8005e04:	200003a8 	.word	0x200003a8
 8005e08:	20000278 	.word	0x20000278
 8005e0c:	2000028c 	.word	0x2000028c

08005e10 <DriveSpin>:

void DriveSpin(float theta)
{
 8005e10:	b5b0      	push	{r4, r5, r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	ed87 0a01 	vstr	s0, [r7, #4]
	float offset;
	float ics = center.angle;
 8005e1a:	4b87      	ldr	r3, [pc, #540]	; (8006038 <DriveSpin+0x228>)
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1e:	60fb      	str	r3, [r7, #12]

	if(theta > 0){
 8005e20:	edd7 7a01 	vldr	s15, [r7, #4]
 8005e24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2c:	dd0e      	ble.n	8005e4c <DriveSpin+0x3c>
		center.omega_dir = 1;
 8005e2e:	4b82      	ldr	r3, [pc, #520]	; (8006038 <DriveSpin+0x228>)
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		center.angle_target += theta;
 8005e36:	4b80      	ldr	r3, [pc, #512]	; (8006038 <DriveSpin+0x228>)
 8005e38:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8005e3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e44:	4b7c      	ldr	r3, [pc, #496]	; (8006038 <DriveSpin+0x228>)
 8005e46:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 8005e4a:	e014      	b.n	8005e76 <DriveSpin+0x66>
	}else if(theta < 0){
 8005e4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005e50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e58:	d50d      	bpl.n	8005e76 <DriveSpin+0x66>
		center.omega_dir = -1;
 8005e5a:	4b77      	ldr	r3, [pc, #476]	; (8006038 <DriveSpin+0x228>)
 8005e5c:	22ff      	movs	r2, #255	; 0xff
 8005e5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		center.angle_target += theta;
 8005e62:	4b75      	ldr	r3, [pc, #468]	; (8006038 <DriveSpin+0x228>)
 8005e64:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8005e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8005e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e70:	4b71      	ldr	r3, [pc, #452]	; (8006038 <DriveSpin+0x228>)
 8005e72:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	}

	//----Setting Mouse Flag----
	MF.FLAG.VCTRL = 1;
 8005e76:	4a71      	ldr	r2, [pc, #452]	; (800603c <DriveSpin+0x22c>)
 8005e78:	7853      	ldrb	r3, [r2, #1]
 8005e7a:	f043 0301 	orr.w	r3, r3, #1
 8005e7e:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 8005e80:	4a6e      	ldr	r2, [pc, #440]	; (800603c <DriveSpin+0x22c>)
 8005e82:	7853      	ldrb	r3, [r2, #1]
 8005e84:	f043 0302 	orr.w	r3, r3, #2
 8005e88:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACTRL = 0;
 8005e8a:	4a6c      	ldr	r2, [pc, #432]	; (800603c <DriveSpin+0x22c>)
 8005e8c:	7853      	ldrb	r3, [r2, #1]
 8005e8e:	f36f 03c3 	bfc	r3, #3, #1
 8005e92:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WACCL = 1;
 8005e94:	4a69      	ldr	r2, [pc, #420]	; (800603c <DriveSpin+0x22c>)
 8005e96:	7813      	ldrb	r3, [r2, #0]
 8005e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e9c:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 8005e9e:	4a67      	ldr	r2, [pc, #412]	; (800603c <DriveSpin+0x22c>)
 8005ea0:	7813      	ldrb	r3, [r2, #0]
 8005ea2:	f36f 13c7 	bfc	r3, #7, #1
 8005ea6:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 0;
 8005ea8:	4a64      	ldr	r2, [pc, #400]	; (800603c <DriveSpin+0x22c>)
 8005eaa:	7813      	ldrb	r3, [r2, #0]
 8005eac:	f36f 1304 	bfc	r3, #4, #1
 8005eb0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8005eb2:	4a62      	ldr	r2, [pc, #392]	; (800603c <DriveSpin+0x22c>)
 8005eb4:	7813      	ldrb	r3, [r2, #0]
 8005eb6:	f36f 1345 	bfc	r3, #5, #1
 8005eba:	7013      	strb	r3, [r2, #0]

	ResetDistance();
 8005ebc:	f7ff f82a 	bl	8004f14 <ResetDistance>

	offset = (0.5 * omega_accel_time * params_now.omega_max) * KWP;		//
 8005ec0:	4b5f      	ldr	r3, [pc, #380]	; (8006040 <DriveSpin+0x230>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fa fb3f 	bl	8000548 <__aeabi_f2d>
 8005eca:	f04f 0200 	mov.w	r2, #0
 8005ece:	4b5d      	ldr	r3, [pc, #372]	; (8006044 <DriveSpin+0x234>)
 8005ed0:	f7fa fb92 	bl	80005f8 <__aeabi_dmul>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	4625      	mov	r5, r4
 8005eda:	461c      	mov	r4, r3
 8005edc:	4b5a      	ldr	r3, [pc, #360]	; (8006048 <DriveSpin+0x238>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7fa fb31 	bl	8000548 <__aeabi_f2d>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	4620      	mov	r0, r4
 8005eec:	4629      	mov	r1, r5
 8005eee:	f7fa fb83 	bl	80005f8 <__aeabi_dmul>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	460c      	mov	r4, r1
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	4621      	mov	r1, r4
 8005efa:	a34d      	add	r3, pc, #308	; (adr r3, 8006030 <DriveSpin+0x220>)
 8005efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f00:	f7fa fb7a 	bl	80005f8 <__aeabi_dmul>
 8005f04:	4603      	mov	r3, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	4618      	mov	r0, r3
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	f7fa fe4c 	bl	8000ba8 <__aeabi_d2f>
 8005f10:	4603      	mov	r3, r0
 8005f12:	60bb      	str	r3, [r7, #8]
	center.vel_target = 0;
 8005f14:	4b48      	ldr	r3, [pc, #288]	; (8006038 <DriveSpin+0x228>)
 8005f16:	f04f 0200 	mov.w	r2, #0
 8005f1a:	605a      	str	r2, [r3, #4]
	center.omega_target = 0;
 8005f1c:	4b46      	ldr	r3, [pc, #280]	; (8006038 <DriveSpin+0x228>)
 8005f1e:	f04f 0200 	mov.w	r2, #0
 8005f22:	621a      	str	r2, [r3, #32]
	omega_control.i_out = 0;
 8005f24:	4b49      	ldr	r3, [pc, #292]	; (800604c <DriveSpin+0x23c>)
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	609a      	str	r2, [r3, #8]

	StartMotion();
 8005f2c:	f000 fc5a 	bl	80067e4 <StartMotion>

	if(theta > 0){
 8005f30:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f3c:	dd2c      	ble.n	8005f98 <DriveSpin+0x188>
		//----Turn Left----
//		offset += 2.0f;
		while(center.angle < ics + theta - offset);				//w-t
 8005f3e:	bf00      	nop
 8005f40:	4b3d      	ldr	r3, [pc, #244]	; (8006038 <DriveSpin+0x228>)
 8005f42:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8005f46:	edd7 6a03 	vldr	s13, [r7, #12]
 8005f4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f4e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005f52:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f56:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f62:	d4ed      	bmi.n	8005f40 <DriveSpin+0x130>
		MF.FLAG.WACCL = 0;
 8005f64:	4a35      	ldr	r2, [pc, #212]	; (800603c <DriveSpin+0x22c>)
 8005f66:	7813      	ldrb	r3, [r2, #0]
 8005f68:	f36f 1386 	bfc	r3, #6, #1
 8005f6c:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 8005f6e:	4a33      	ldr	r2, [pc, #204]	; (800603c <DriveSpin+0x22c>)
 8005f70:	7813      	ldrb	r3, [r2, #0]
 8005f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f76:	7013      	strb	r3, [r2, #0]
		while(center.angle < ics + theta);
 8005f78:	bf00      	nop
 8005f7a:	4b2f      	ldr	r3, [pc, #188]	; (8006038 <DriveSpin+0x228>)
 8005f7c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8005f80:	edd7 6a03 	vldr	s13, [r7, #12]
 8005f84:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f94:	d4f1      	bmi.n	8005f7a <DriveSpin+0x16a>
 8005f96:	e032      	b.n	8005ffe <DriveSpin+0x1ee>
	}else if (theta < 0){
 8005f98:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa4:	d52b      	bpl.n	8005ffe <DriveSpin+0x1ee>
		//----Turn Right----
//		offset += 2.0f;
		while(center.angle > ics + theta + offset);
 8005fa6:	bf00      	nop
 8005fa8:	4b23      	ldr	r3, [pc, #140]	; (8006038 <DriveSpin+0x228>)
 8005faa:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8005fae:	edd7 6a03 	vldr	s13, [r7, #12]
 8005fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005fb6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005fba:	edd7 7a02 	vldr	s15, [r7, #8]
 8005fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fca:	dced      	bgt.n	8005fa8 <DriveSpin+0x198>
		MF.FLAG.WACCL = 0;
 8005fcc:	4a1b      	ldr	r2, [pc, #108]	; (800603c <DriveSpin+0x22c>)
 8005fce:	7813      	ldrb	r3, [r2, #0]
 8005fd0:	f36f 1386 	bfc	r3, #6, #1
 8005fd4:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 8005fd6:	4a19      	ldr	r2, [pc, #100]	; (800603c <DriveSpin+0x22c>)
 8005fd8:	7813      	ldrb	r3, [r2, #0]
 8005fda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fde:	7013      	strb	r3, [r2, #0]
		while(center.angle > ics + theta);
 8005fe0:	bf00      	nop
 8005fe2:	4b15      	ldr	r3, [pc, #84]	; (8006038 <DriveSpin+0x228>)
 8005fe4:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8005fe8:	edd7 6a03 	vldr	s13, [r7, #12]
 8005fec:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ff0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffc:	dcf1      	bgt.n	8005fe2 <DriveSpin+0x1d2>
	}
	center.omega_target = 0;
 8005ffe:	4b0e      	ldr	r3, [pc, #56]	; (8006038 <DriveSpin+0x228>)
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	621a      	str	r2, [r3, #32]
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8006006:	4b12      	ldr	r3, [pc, #72]	; (8006050 <DriveSpin+0x240>)
 8006008:	f04f 0200 	mov.w	r2, #0
 800600c:	609a      	str	r2, [r3, #8]
 800600e:	4b10      	ldr	r3, [pc, #64]	; (8006050 <DriveSpin+0x240>)
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	4a10      	ldr	r2, [pc, #64]	; (8006054 <DriveSpin+0x244>)
 8006014:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 8006016:	4b0d      	ldr	r3, [pc, #52]	; (800604c <DriveSpin+0x23c>)
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	609a      	str	r2, [r3, #8]
	HAL_Delay(100);
 800601e:	2064      	movs	r0, #100	; 0x64
 8006020:	f7fb f912 	bl	8001248 <HAL_Delay>
	StopMotion();
 8006024:	f000 fc18 	bl	8006858 <StopMotion>
}
 8006028:	bf00      	nop
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bdb0      	pop	{r4, r5, r7, pc}
 8006030:	80000000 	.word	0x80000000
 8006034:	404ca5c2 	.word	0x404ca5c2
 8006038:	200086c4 	.word	0x200086c4
 800603c:	20010650 	.word	0x20010650
 8006040:	200002a0 	.word	0x200002a0
 8006044:	3fe00000 	.word	0x3fe00000
 8006048:	20008798 	.word	0x20008798
 800604c:	2000028c 	.word	0x2000028c
 8006050:	200003a8 	.word	0x200003a8
 8006054:	20000278 	.word	0x20000278

08006058 <DriveSlalom>:

void DriveSlalom(int16_t theta)
{
 8006058:	b5b0      	push	{r4, r5, r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	80fb      	strh	r3, [r7, #6]
	float offset = 0;
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	613b      	str	r3, [r7, #16]
	float offset_fix = 0.0f;
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	617b      	str	r3, [r7, #20]
	float ics = center.angle;
 800606e:	4b9a      	ldr	r3, [pc, #616]	; (80062d8 <DriveSlalom+0x280>)
 8006070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006072:	60fb      	str	r3, [r7, #12]
	ResetDistance();
 8006074:	f7fe ff4e 	bl	8004f14 <ResetDistance>

	center.omega_target = 0;
 8006078:	4b97      	ldr	r3, [pc, #604]	; (80062d8 <DriveSlalom+0x280>)
 800607a:	f04f 0200 	mov.w	r2, #0
 800607e:	621a      	str	r2, [r3, #32]

	//====Set MF FLAGS====
	MF.FLAG.VCTRL = 1;
 8006080:	4a96      	ldr	r2, [pc, #600]	; (80062dc <DriveSlalom+0x284>)
 8006082:	7853      	ldrb	r3, [r2, #1]
 8006084:	f043 0301 	orr.w	r3, r3, #1
 8006088:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 800608a:	4a94      	ldr	r2, [pc, #592]	; (80062dc <DriveSlalom+0x284>)
 800608c:	7853      	ldrb	r3, [r2, #1]
 800608e:	f043 0302 	orr.w	r3, r3, #2
 8006092:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACTRL = 0;
 8006094:	4a91      	ldr	r2, [pc, #580]	; (80062dc <DriveSlalom+0x284>)
 8006096:	7853      	ldrb	r3, [r2, #1]
 8006098:	f36f 03c3 	bfc	r3, #3, #1
 800609c:	7053      	strb	r3, [r2, #1]

	MF.FLAG.ACCL = 1;
 800609e:	4a8f      	ldr	r2, [pc, #572]	; (80062dc <DriveSlalom+0x284>)
 80060a0:	7813      	ldrb	r3, [r2, #0]
 80060a2:	f043 0310 	orr.w	r3, r3, #16
 80060a6:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80060a8:	4a8c      	ldr	r2, [pc, #560]	; (80062dc <DriveSlalom+0x284>)
 80060aa:	7813      	ldrb	r3, [r2, #0]
 80060ac:	f36f 1345 	bfc	r3, #5, #1
 80060b0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 1;
 80060b2:	4a8a      	ldr	r2, [pc, #552]	; (80062dc <DriveSlalom+0x284>)
 80060b4:	7813      	ldrb	r3, [r2, #0]
 80060b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060ba:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 80060bc:	4a87      	ldr	r2, [pc, #540]	; (80062dc <DriveSlalom+0x284>)
 80060be:	7813      	ldrb	r3, [r2, #0]
 80060c0:	f36f 13c7 	bfc	r3, #7, #1
 80060c4:	7013      	strb	r3, [r2, #0]

	if(theta > 0)	{
 80060c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	dd07      	ble.n	80060de <DriveSlalom+0x86>
		center.omega_dir = 1;	//Left Turn
 80060ce:	4b82      	ldr	r3, [pc, #520]	; (80062d8 <DriveSlalom+0x280>)
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		offset_fix = params_now.L90_offset;
 80060d6:	4b82      	ldr	r3, [pc, #520]	; (80062e0 <DriveSlalom+0x288>)
 80060d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060da:	617b      	str	r3, [r7, #20]
 80060dc:	e00a      	b.n	80060f4 <DriveSlalom+0x9c>
	}
	else if(theta < 0)	{
 80060de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	da06      	bge.n	80060f4 <DriveSlalom+0x9c>
		center.omega_dir = -1;	//Right Turn
 80060e6:	4b7c      	ldr	r3, [pc, #496]	; (80062d8 <DriveSlalom+0x280>)
 80060e8:	22ff      	movs	r2, #255	; 0xff
 80060ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		offset_fix = params_now.R90_offset;
 80060ee:	4b7c      	ldr	r3, [pc, #496]	; (80062e0 <DriveSlalom+0x288>)
 80060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f2:	617b      	str	r3, [r7, #20]
	}

	center.omega_accel = params_now.omega_accel;
 80060f4:	4b7a      	ldr	r3, [pc, #488]	; (80062e0 <DriveSlalom+0x288>)
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	4a77      	ldr	r2, [pc, #476]	; (80062d8 <DriveSlalom+0x280>)
 80060fa:	6253      	str	r3, [r2, #36]	; 0x24
	StartMotion();
 80060fc:	f000 fb72 	bl	80067e4 <StartMotion>

	offset = (0.5 * omega_accel_time * center.omega_max) * KWP;
 8006100:	4b78      	ldr	r3, [pc, #480]	; (80062e4 <DriveSlalom+0x28c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f7fa fa1f 	bl	8000548 <__aeabi_f2d>
 800610a:	f04f 0200 	mov.w	r2, #0
 800610e:	4b76      	ldr	r3, [pc, #472]	; (80062e8 <DriveSlalom+0x290>)
 8006110:	f7fa fa72 	bl	80005f8 <__aeabi_dmul>
 8006114:	4603      	mov	r3, r0
 8006116:	460c      	mov	r4, r1
 8006118:	4625      	mov	r5, r4
 800611a:	461c      	mov	r4, r3
 800611c:	4b6e      	ldr	r3, [pc, #440]	; (80062d8 <DriveSlalom+0x280>)
 800611e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006120:	4618      	mov	r0, r3
 8006122:	f7fa fa11 	bl	8000548 <__aeabi_f2d>
 8006126:	4602      	mov	r2, r0
 8006128:	460b      	mov	r3, r1
 800612a:	4620      	mov	r0, r4
 800612c:	4629      	mov	r1, r5
 800612e:	f7fa fa63 	bl	80005f8 <__aeabi_dmul>
 8006132:	4603      	mov	r3, r0
 8006134:	460c      	mov	r4, r1
 8006136:	4618      	mov	r0, r3
 8006138:	4621      	mov	r1, r4
 800613a:	a365      	add	r3, pc, #404	; (adr r3, 80062d0 <DriveSlalom+0x278>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	f7fa fa5a 	bl	80005f8 <__aeabi_dmul>
 8006144:	4603      	mov	r3, r0
 8006146:	460c      	mov	r4, r1
 8006148:	4618      	mov	r0, r3
 800614a:	4621      	mov	r1, r4
 800614c:	f7fa fd2c 	bl	8000ba8 <__aeabi_d2f>
 8006150:	4603      	mov	r3, r0
 8006152:	613b      	str	r3, [r7, #16]

	if(center.omega_dir == 1)					//Left Turn
 8006154:	4b60      	ldr	r3, [pc, #384]	; (80062d8 <DriveSlalom+0x280>)
 8006156:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800615a:	2b01      	cmp	r3, #1
 800615c:	d146      	bne.n	80061ec <DriveSlalom+0x194>
	{
		while(center.angle + offset < center.angle_target + theta - offset_fix);
 800615e:	bf00      	nop
 8006160:	4b5d      	ldr	r3, [pc, #372]	; (80062d8 <DriveSlalom+0x280>)
 8006162:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006166:	edd7 7a04 	vldr	s15, [r7, #16]
 800616a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800616e:	4b5a      	ldr	r3, [pc, #360]	; (80062d8 <DriveSlalom+0x280>)
 8006170:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8006174:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006178:	ee07 3a90 	vmov	s15, r3
 800617c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006180:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006184:	edd7 7a05 	vldr	s15, [r7, #20]
 8006188:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800618c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006194:	d4e4      	bmi.n	8006160 <DriveSlalom+0x108>
		MF.FLAG.WACCL = 0;
 8006196:	4a51      	ldr	r2, [pc, #324]	; (80062dc <DriveSlalom+0x284>)
 8006198:	7813      	ldrb	r3, [r2, #0]
 800619a:	f36f 1386 	bfc	r3, #6, #1
 800619e:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 80061a0:	4a4e      	ldr	r2, [pc, #312]	; (80062dc <DriveSlalom+0x284>)
 80061a2:	7813      	ldrb	r3, [r2, #0]
 80061a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061a8:	7013      	strb	r3, [r2, #0]
		while(center.angle < center.angle_target + theta - offset_fix){
 80061aa:	e007      	b.n	80061bc <DriveSlalom+0x164>
			if(center.omega_target == 0) break;
 80061ac:	4b4a      	ldr	r3, [pc, #296]	; (80062d8 <DriveSlalom+0x280>)
 80061ae:	edd3 7a08 	vldr	s15, [r3, #32]
 80061b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80061b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ba:	d064      	beq.n	8006286 <DriveSlalom+0x22e>
		while(center.angle < center.angle_target + theta - offset_fix){
 80061bc:	4b46      	ldr	r3, [pc, #280]	; (80062d8 <DriveSlalom+0x280>)
 80061be:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80061c2:	4b45      	ldr	r3, [pc, #276]	; (80062d8 <DriveSlalom+0x280>)
 80061c4:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80061c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061cc:	ee07 3a90 	vmov	s15, r3
 80061d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80061d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80061dc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80061e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e8:	d4e0      	bmi.n	80061ac <DriveSlalom+0x154>
 80061ea:	e04f      	b.n	800628c <DriveSlalom+0x234>
		}
	}
	else if(center.omega_dir == -1)			//Right Turn
 80061ec:	4b3a      	ldr	r3, [pc, #232]	; (80062d8 <DriveSlalom+0x280>)
 80061ee:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 80061f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f6:	d149      	bne.n	800628c <DriveSlalom+0x234>
	{
		while(center.angle - offset > center.angle_target + theta + offset_fix);
 80061f8:	bf00      	nop
 80061fa:	4b37      	ldr	r3, [pc, #220]	; (80062d8 <DriveSlalom+0x280>)
 80061fc:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006200:	edd7 7a04 	vldr	s15, [r7, #16]
 8006204:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006208:	4b33      	ldr	r3, [pc, #204]	; (80062d8 <DriveSlalom+0x280>)
 800620a:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800620e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006212:	ee07 3a90 	vmov	s15, r3
 8006216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800621a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800621e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006226:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800622a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800622e:	dce4      	bgt.n	80061fa <DriveSlalom+0x1a2>
		MF.FLAG.WACCL = 0;
 8006230:	4a2a      	ldr	r2, [pc, #168]	; (80062dc <DriveSlalom+0x284>)
 8006232:	7813      	ldrb	r3, [r2, #0]
 8006234:	f36f 1386 	bfc	r3, #6, #1
 8006238:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 800623a:	4a28      	ldr	r2, [pc, #160]	; (80062dc <DriveSlalom+0x284>)
 800623c:	7813      	ldrb	r3, [r2, #0]
 800623e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006242:	7013      	strb	r3, [r2, #0]
		while(center.angle > center.angle_target + theta + offset_fix)
 8006244:	e007      	b.n	8006256 <DriveSlalom+0x1fe>
		{
			if(center.omega_target == 0) break;
 8006246:	4b24      	ldr	r3, [pc, #144]	; (80062d8 <DriveSlalom+0x280>)
 8006248:	edd3 7a08 	vldr	s15, [r3, #32]
 800624c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006254:	d019      	beq.n	800628a <DriveSlalom+0x232>
		while(center.angle > center.angle_target + theta + offset_fix)
 8006256:	4b20      	ldr	r3, [pc, #128]	; (80062d8 <DriveSlalom+0x280>)
 8006258:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800625c:	4b1e      	ldr	r3, [pc, #120]	; (80062d8 <DriveSlalom+0x280>)
 800625e:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8006262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800626e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006272:	edd7 7a05 	vldr	s15, [r7, #20]
 8006276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800627a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800627e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006282:	dce0      	bgt.n	8006246 <DriveSlalom+0x1ee>
 8006284:	e002      	b.n	800628c <DriveSlalom+0x234>
			if(center.omega_target == 0) break;
 8006286:	bf00      	nop
 8006288:	e000      	b.n	800628c <DriveSlalom+0x234>
			if(center.omega_target == 0) break;
 800628a:	bf00      	nop
		}
	}
	center.angle_target += (float)theta;
 800628c:	4b12      	ldr	r3, [pc, #72]	; (80062d8 <DriveSlalom+0x280>)
 800628e:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006296:	ee07 3a90 	vmov	s15, r3
 800629a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800629e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062a2:	4b0d      	ldr	r3, [pc, #52]	; (80062d8 <DriveSlalom+0x280>)
 80062a4:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	omega_control.dir = 0;
 80062a8:	4b10      	ldr	r3, [pc, #64]	; (80062ec <DriveSlalom+0x294>)
 80062aa:	2200      	movs	r2, #0
 80062ac:	731a      	strb	r2, [r3, #12]
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 80062ae:	4b10      	ldr	r3, [pc, #64]	; (80062f0 <DriveSlalom+0x298>)
 80062b0:	f04f 0200 	mov.w	r2, #0
 80062b4:	609a      	str	r2, [r3, #8]
 80062b6:	4b0e      	ldr	r3, [pc, #56]	; (80062f0 <DriveSlalom+0x298>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	4a0e      	ldr	r2, [pc, #56]	; (80062f4 <DriveSlalom+0x29c>)
 80062bc:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 80062be:	4b0b      	ldr	r3, [pc, #44]	; (80062ec <DriveSlalom+0x294>)
 80062c0:	f04f 0200 	mov.w	r2, #0
 80062c4:	609a      	str	r2, [r3, #8]
}
 80062c6:	bf00      	nop
 80062c8:	3718      	adds	r7, #24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bdb0      	pop	{r4, r5, r7, pc}
 80062ce:	bf00      	nop
 80062d0:	80000000 	.word	0x80000000
 80062d4:	404ca5c2 	.word	0x404ca5c2
 80062d8:	200086c4 	.word	0x200086c4
 80062dc:	20010650 	.word	0x20010650
 80062e0:	20008798 	.word	0x20008798
 80062e4:	200002a0 	.word	0x200002a0
 80062e8:	3fe00000 	.word	0x3fe00000
 80062ec:	2000028c 	.word	0x2000028c
 80062f0:	200003a8 	.word	0x200003a8
 80062f4:	20000278 	.word	0x20000278

080062f8 <DriveSlalomFree>:

void DriveSlalomFree(int16_t theta, float omega_max, float omega_accel,float omega_time)
{
 80062f8:	b5b0      	push	{r4, r5, r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	ed87 0a02 	vstr	s0, [r7, #8]
 8006304:	edc7 0a01 	vstr	s1, [r7, #4]
 8006308:	ed87 1a00 	vstr	s2, [r7]
 800630c:	81fb      	strh	r3, [r7, #14]
	float offset;
	float offset_fix = 0.0f;
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	61fb      	str	r3, [r7, #28]
	float ics = center.angle;
 8006314:	4b94      	ldr	r3, [pc, #592]	; (8006568 <DriveSlalomFree+0x270>)
 8006316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006318:	61bb      	str	r3, [r7, #24]
	ResetDistance();
 800631a:	f7fe fdfb 	bl	8004f14 <ResetDistance>

	//====Change Center Structure====
	center.omega_target = 0.0f;
 800631e:	4b92      	ldr	r3, [pc, #584]	; (8006568 <DriveSlalomFree+0x270>)
 8006320:	f04f 0200 	mov.w	r2, #0
 8006324:	621a      	str	r2, [r3, #32]
	center.omega_accel = omega_accel;
 8006326:	4a90      	ldr	r2, [pc, #576]	; (8006568 <DriveSlalomFree+0x270>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6253      	str	r3, [r2, #36]	; 0x24
	center.omega_max = omega_max;
 800632c:	4a8e      	ldr	r2, [pc, #568]	; (8006568 <DriveSlalomFree+0x270>)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	6293      	str	r3, [r2, #40]	; 0x28

	//====Set MF FLAG====
	MF.FLAG.VCTRL = 1;
 8006332:	4a8e      	ldr	r2, [pc, #568]	; (800656c <DriveSlalomFree+0x274>)
 8006334:	7853      	ldrb	r3, [r2, #1]
 8006336:	f043 0301 	orr.w	r3, r3, #1
 800633a:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 800633c:	4a8b      	ldr	r2, [pc, #556]	; (800656c <DriveSlalomFree+0x274>)
 800633e:	7853      	ldrb	r3, [r2, #1]
 8006340:	f043 0302 	orr.w	r3, r3, #2
 8006344:	7053      	strb	r3, [r2, #1]
	MF.FLAG.ACTRL = 0;
 8006346:	4a89      	ldr	r2, [pc, #548]	; (800656c <DriveSlalomFree+0x274>)
 8006348:	7853      	ldrb	r3, [r2, #1]
 800634a:	f36f 03c3 	bfc	r3, #3, #1
 800634e:	7053      	strb	r3, [r2, #1]

	MF.FLAG.ACCL = 1;
 8006350:	4a86      	ldr	r2, [pc, #536]	; (800656c <DriveSlalomFree+0x274>)
 8006352:	7813      	ldrb	r3, [r2, #0]
 8006354:	f043 0310 	orr.w	r3, r3, #16
 8006358:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 800635a:	4a84      	ldr	r2, [pc, #528]	; (800656c <DriveSlalomFree+0x274>)
 800635c:	7813      	ldrb	r3, [r2, #0]
 800635e:	f36f 1345 	bfc	r3, #5, #1
 8006362:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 1;
 8006364:	4a81      	ldr	r2, [pc, #516]	; (800656c <DriveSlalomFree+0x274>)
 8006366:	7813      	ldrb	r3, [r2, #0]
 8006368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800636c:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 800636e:	4a7f      	ldr	r2, [pc, #508]	; (800656c <DriveSlalomFree+0x274>)
 8006370:	7813      	ldrb	r3, [r2, #0]
 8006372:	f36f 13c7 	bfc	r3, #7, #1
 8006376:	7013      	strb	r3, [r2, #0]

	if(theta > 0)		center.omega_dir = 1;	//Left Turn
 8006378:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800637c:	2b00      	cmp	r3, #0
 800637e:	dd04      	ble.n	800638a <DriveSlalomFree+0x92>
 8006380:	4b79      	ldr	r3, [pc, #484]	; (8006568 <DriveSlalomFree+0x270>)
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8006388:	e007      	b.n	800639a <DriveSlalomFree+0xa2>
	else if(theta < 0)	center.omega_dir = -1;	//Right Turn
 800638a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800638e:	2b00      	cmp	r3, #0
 8006390:	da03      	bge.n	800639a <DriveSlalomFree+0xa2>
 8006392:	4b75      	ldr	r3, [pc, #468]	; (8006568 <DriveSlalomFree+0x270>)
 8006394:	22ff      	movs	r2, #255	; 0xff
 8006396:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	StartMotion();
 800639a:	f000 fa23 	bl	80067e4 <StartMotion>
	offset = (0.5 * omega_time * omega_max) * KWP;	//[ms] * rad/s
 800639e:	6838      	ldr	r0, [r7, #0]
 80063a0:	f7fa f8d2 	bl	8000548 <__aeabi_f2d>
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	4b71      	ldr	r3, [pc, #452]	; (8006570 <DriveSlalomFree+0x278>)
 80063aa:	f7fa f925 	bl	80005f8 <__aeabi_dmul>
 80063ae:	4603      	mov	r3, r0
 80063b0:	460c      	mov	r4, r1
 80063b2:	4625      	mov	r5, r4
 80063b4:	461c      	mov	r4, r3
 80063b6:	68b8      	ldr	r0, [r7, #8]
 80063b8:	f7fa f8c6 	bl	8000548 <__aeabi_f2d>
 80063bc:	4602      	mov	r2, r0
 80063be:	460b      	mov	r3, r1
 80063c0:	4620      	mov	r0, r4
 80063c2:	4629      	mov	r1, r5
 80063c4:	f7fa f918 	bl	80005f8 <__aeabi_dmul>
 80063c8:	4603      	mov	r3, r0
 80063ca:	460c      	mov	r4, r1
 80063cc:	4618      	mov	r0, r3
 80063ce:	4621      	mov	r1, r4
 80063d0:	a363      	add	r3, pc, #396	; (adr r3, 8006560 <DriveSlalomFree+0x268>)
 80063d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d6:	f7fa f90f 	bl	80005f8 <__aeabi_dmul>
 80063da:	4603      	mov	r3, r0
 80063dc:	460c      	mov	r4, r1
 80063de:	4618      	mov	r0, r3
 80063e0:	4621      	mov	r1, r4
 80063e2:	f7fa fbe1 	bl	8000ba8 <__aeabi_d2f>
 80063e6:	4603      	mov	r3, r0
 80063e8:	617b      	str	r3, [r7, #20]

	if(center.omega_dir == 1){				//Left Turn
 80063ea:	4b5f      	ldr	r3, [pc, #380]	; (8006568 <DriveSlalomFree+0x270>)
 80063ec:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d144      	bne.n	800647e <DriveSlalomFree+0x186>
		while(center.angle + offset < ics + theta - offset_fix);
 80063f4:	bf00      	nop
 80063f6:	4b5c      	ldr	r3, [pc, #368]	; (8006568 <DriveSlalomFree+0x270>)
 80063f8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80063fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8006400:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006404:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006408:	ee07 3a90 	vmov	s15, r3
 800640c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006410:	edd7 7a06 	vldr	s15, [r7, #24]
 8006414:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006418:	edd7 7a07 	vldr	s15, [r7, #28]
 800641c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006428:	d4e5      	bmi.n	80063f6 <DriveSlalomFree+0xfe>
		MF.FLAG.WACCL = 0;
 800642a:	4a50      	ldr	r2, [pc, #320]	; (800656c <DriveSlalomFree+0x274>)
 800642c:	7813      	ldrb	r3, [r2, #0]
 800642e:	f36f 1386 	bfc	r3, #6, #1
 8006432:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 8006434:	4a4d      	ldr	r2, [pc, #308]	; (800656c <DriveSlalomFree+0x274>)
 8006436:	7813      	ldrb	r3, [r2, #0]
 8006438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800643c:	7013      	strb	r3, [r2, #0]
		while(center.angle < ics + theta - offset_fix){
 800643e:	e007      	b.n	8006450 <DriveSlalomFree+0x158>
			if(center.omega_target == 0) break;
 8006440:	4b49      	ldr	r3, [pc, #292]	; (8006568 <DriveSlalomFree+0x270>)
 8006442:	edd3 7a08 	vldr	s15, [r3, #32]
 8006446:	eef5 7a40 	vcmp.f32	s15, #0.0
 800644a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800644e:	d061      	beq.n	8006514 <DriveSlalomFree+0x21c>
		while(center.angle < ics + theta - offset_fix){
 8006450:	4b45      	ldr	r3, [pc, #276]	; (8006568 <DriveSlalomFree+0x270>)
 8006452:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006456:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006462:	edd7 7a06 	vldr	s15, [r7, #24]
 8006466:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800646a:	edd7 7a07 	vldr	s15, [r7, #28]
 800646e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006472:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800647a:	d4e1      	bmi.n	8006440 <DriveSlalomFree+0x148>
 800647c:	e04d      	b.n	800651a <DriveSlalomFree+0x222>
		}

	} else if(center.omega_dir == -1){		//Right Turn
 800647e:	4b3a      	ldr	r3, [pc, #232]	; (8006568 <DriveSlalomFree+0x270>)
 8006480:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8006484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006488:	d147      	bne.n	800651a <DriveSlalomFree+0x222>
		while(center.angle - offset > ics + theta + offset_fix);
 800648a:	bf00      	nop
 800648c:	4b36      	ldr	r3, [pc, #216]	; (8006568 <DriveSlalomFree+0x270>)
 800648e:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8006492:	edd7 7a05 	vldr	s15, [r7, #20]
 8006496:	ee37 7a67 	vsub.f32	s14, s14, s15
 800649a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80064a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80064aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80064ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064be:	dce5      	bgt.n	800648c <DriveSlalomFree+0x194>
		MF.FLAG.WACCL = 0;
 80064c0:	4a2a      	ldr	r2, [pc, #168]	; (800656c <DriveSlalomFree+0x274>)
 80064c2:	7813      	ldrb	r3, [r2, #0]
 80064c4:	f36f 1386 	bfc	r3, #6, #1
 80064c8:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 80064ca:	4a28      	ldr	r2, [pc, #160]	; (800656c <DriveSlalomFree+0x274>)
 80064cc:	7813      	ldrb	r3, [r2, #0]
 80064ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064d2:	7013      	strb	r3, [r2, #0]
		while(center.angle > ics + theta + offset_fix){
 80064d4:	e007      	b.n	80064e6 <DriveSlalomFree+0x1ee>
			if(center.omega_target == 0) break;
 80064d6:	4b24      	ldr	r3, [pc, #144]	; (8006568 <DriveSlalomFree+0x270>)
 80064d8:	edd3 7a08 	vldr	s15, [r3, #32]
 80064dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80064e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e4:	d018      	beq.n	8006518 <DriveSlalomFree+0x220>
		while(center.angle > ics + theta + offset_fix){
 80064e6:	4b20      	ldr	r3, [pc, #128]	; (8006568 <DriveSlalomFree+0x270>)
 80064e8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80064ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80064f0:	ee07 3a90 	vmov	s15, r3
 80064f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80064f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80064fc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006500:	edd7 7a07 	vldr	s15, [r7, #28]
 8006504:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800650c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006510:	dce1      	bgt.n	80064d6 <DriveSlalomFree+0x1de>
 8006512:	e002      	b.n	800651a <DriveSlalomFree+0x222>
			if(center.omega_target == 0) break;
 8006514:	bf00      	nop
 8006516:	e000      	b.n	800651a <DriveSlalomFree+0x222>
			if(center.omega_target == 0) break;
 8006518:	bf00      	nop
		}
	}

	center.angle_target += theta;
 800651a:	4b13      	ldr	r3, [pc, #76]	; (8006568 <DriveSlalomFree+0x270>)
 800651c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8006520:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006524:	ee07 3a90 	vmov	s15, r3
 8006528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800652c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006530:	4b0d      	ldr	r3, [pc, #52]	; (8006568 <DriveSlalomFree+0x270>)
 8006532:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	omega_control.dir = 0;
 8006536:	4b0f      	ldr	r3, [pc, #60]	; (8006574 <DriveSlalomFree+0x27c>)
 8006538:	2200      	movs	r2, #0
 800653a:	731a      	strb	r2, [r3, #12]
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 800653c:	4b0e      	ldr	r3, [pc, #56]	; (8006578 <DriveSlalomFree+0x280>)
 800653e:	f04f 0200 	mov.w	r2, #0
 8006542:	609a      	str	r2, [r3, #8]
 8006544:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <DriveSlalomFree+0x280>)
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	4a0c      	ldr	r2, [pc, #48]	; (800657c <DriveSlalomFree+0x284>)
 800654a:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 800654c:	4b09      	ldr	r3, [pc, #36]	; (8006574 <DriveSlalomFree+0x27c>)
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	609a      	str	r2, [r3, #8]
}
 8006554:	bf00      	nop
 8006556:	3720      	adds	r7, #32
 8006558:	46bd      	mov	sp, r7
 800655a:	bdb0      	pop	{r4, r5, r7, pc}
 800655c:	f3af 8000 	nop.w
 8006560:	80000000 	.word	0x80000000
 8006564:	404ca5c2 	.word	0x404ca5c2
 8006568:	200086c4 	.word	0x200086c4
 800656c:	20010650 	.word	0x20010650
 8006570:	3fe00000 	.word	0x3fe00000
 8006574:	2000028c 	.word	0x2000028c
 8006578:	200003a8 	.word	0x200003a8
 800657c:	20000278 	.word	0x20000278

08006580 <DriveTrapezoid>:

void DriveTrapezoid(float distance,float vel_max,float vel_min, float accel)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af00      	add	r7, sp, #0
 8006586:	ed87 0a03 	vstr	s0, [r7, #12]
 800658a:	edc7 0a02 	vstr	s1, [r7, #8]
 800658e:	ed87 1a01 	vstr	s2, [r7, #4]
 8006592:	edc7 1a00 	vstr	s3, [r7]
	float ics = center.distance;
 8006596:	4b8c      	ldr	r3, [pc, #560]	; (80067c8 <DriveTrapezoid+0x248>)
 8006598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800659a:	617b      	str	r3, [r7, #20]
	float vel_dif;
	float offset;
	uint8_t max_flag = 0;
 800659c:	2300      	movs	r3, #0
 800659e:	76fb      	strb	r3, [r7, #27]

	MF.FLAG.VCTRL = 1;
 80065a0:	4a8a      	ldr	r2, [pc, #552]	; (80067cc <DriveTrapezoid+0x24c>)
 80065a2:	7853      	ldrb	r3, [r2, #1]
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 80065aa:	4a88      	ldr	r2, [pc, #544]	; (80067cc <DriveTrapezoid+0x24c>)
 80065ac:	7853      	ldrb	r3, [r2, #1]
 80065ae:	f043 0302 	orr.w	r3, r3, #2
 80065b2:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 80065b4:	4a85      	ldr	r2, [pc, #532]	; (80067cc <DriveTrapezoid+0x24c>)
 80065b6:	7813      	ldrb	r3, [r2, #0]
 80065b8:	f36f 13c7 	bfc	r3, #7, #1
 80065bc:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 80065be:	4a83      	ldr	r2, [pc, #524]	; (80067cc <DriveTrapezoid+0x24c>)
 80065c0:	7813      	ldrb	r3, [r2, #0]
 80065c2:	f36f 1386 	bfc	r3, #6, #1
 80065c6:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 1;
 80065c8:	4a80      	ldr	r2, [pc, #512]	; (80067cc <DriveTrapezoid+0x24c>)
 80065ca:	7813      	ldrb	r3, [r2, #0]
 80065cc:	f043 0310 	orr.w	r3, r3, #16
 80065d0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 80065d2:	4a7e      	ldr	r2, [pc, #504]	; (80067cc <DriveTrapezoid+0x24c>)
 80065d4:	7813      	ldrb	r3, [r2, #0]
 80065d6:	f36f 1345 	bfc	r3, #5, #1
 80065da:	7013      	strb	r3, [r2, #0]

	MF.FLAG.ACTRL = 0;
 80065dc:	4a7b      	ldr	r2, [pc, #492]	; (80067cc <DriveTrapezoid+0x24c>)
 80065de:	7853      	ldrb	r3, [r2, #1]
 80065e0:	f36f 03c3 	bfc	r3, #3, #1
 80065e4:	7053      	strb	r3, [r2, #1]

	offset = 0.5f * accel_time * vel_min * 1000;
 80065e6:	4b7a      	ldr	r3, [pc, #488]	; (80067d0 <DriveTrapezoid+0x250>)
 80065e8:	edd3 7a00 	vldr	s15, [r3]
 80065ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80065f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80065f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80065f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fc:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80067d4 <DriveTrapezoid+0x254>
 8006600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006604:	edc7 7a07 	vstr	s15, [r7, #28]
	offset += 10;
 8006608:	edd7 7a07 	vldr	s15, [r7, #28]
 800660c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006610:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006614:	edc7 7a07 	vstr	s15, [r7, #28]
	center.omega_target = 0;
 8006618:	4b6b      	ldr	r3, [pc, #428]	; (80067c8 <DriveTrapezoid+0x248>)
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	621a      	str	r2, [r3, #32]

	if(2.0f*offset > distance || 1.5f*ONE_MM > distance)	{
 8006620:	edd7 7a07 	vldr	s15, [r7, #28]
 8006624:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006628:	ed97 7a03 	vldr	s14, [r7, #12]
 800662c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006634:	d408      	bmi.n	8006648 <DriveTrapezoid+0xc8>
 8006636:	edd7 7a03 	vldr	s15, [r7, #12]
 800663a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80067d8 <DriveTrapezoid+0x258>
 800663e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006646:	d507      	bpl.n	8006658 <DriveTrapezoid+0xd8>
		//Change Max Speed
		center.velocity_max = vel_min;
 8006648:	4a5f      	ldr	r2, [pc, #380]	; (80067c8 <DriveTrapezoid+0x248>)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	60d3      	str	r3, [r2, #12]
		center.velocity_min = 0.0f;
 800664e:	4b5e      	ldr	r3, [pc, #376]	; (80067c8 <DriveTrapezoid+0x248>)
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	611a      	str	r2, [r3, #16]
 8006656:	e008      	b.n	800666a <DriveTrapezoid+0xea>
	}else{
		center.velocity_max = vel_max;
 8006658:	4a5b      	ldr	r2, [pc, #364]	; (80067c8 <DriveTrapezoid+0x248>)
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	60d3      	str	r3, [r2, #12]
		center.velocity_min = 0.0f;
 800665e:	4b5a      	ldr	r3, [pc, #360]	; (80067c8 <DriveTrapezoid+0x248>)
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	611a      	str	r2, [r3, #16]
		max_flag = 1;
 8006666:	2301      	movs	r3, #1
 8006668:	76fb      	strb	r3, [r7, #27]
	}

	StartMotion();
 800666a:	f000 f8bb 	bl	80067e4 <StartMotion>

	//----Go Forward----
	if(distance >= 0.0f){
 800666e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006672:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667a:	f2c0 808d 	blt.w	8006798 <DriveTrapezoid+0x218>
		while(center.distance + offset < ics + distance){
 800667e:	e044      	b.n	800670a <DriveTrapezoid+0x18a>
			if(center.vel_target ==  center.velocity_max){
 8006680:	4b51      	ldr	r3, [pc, #324]	; (80067c8 <DriveTrapezoid+0x248>)
 8006682:	ed93 7a01 	vldr	s14, [r3, #4]
 8006686:	4b50      	ldr	r3, [pc, #320]	; (80067c8 <DriveTrapezoid+0x248>)
 8006688:	edd3 7a03 	vldr	s15, [r3, #12]
 800668c:	eeb4 7a67 	vcmp.f32	s14, s15
 8006690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006694:	d134      	bne.n	8006700 <DriveTrapezoid+0x180>
				vel_dif = center.vel_target - vel_min;
 8006696:	4b4c      	ldr	r3, [pc, #304]	; (80067c8 <DriveTrapezoid+0x248>)
 8006698:	ed93 7a01 	vldr	s14, [r3, #4]
 800669c:	edd7 7a01 	vldr	s15, [r7, #4]
 80066a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066a4:	edc7 7a04 	vstr	s15, [r7, #16]
				offset = 0.5f * 1000 * vel_dif * vel_dif / accel;
 80066a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80066ac:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80067dc <DriveTrapezoid+0x25c>
 80066b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80066b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80066b8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80066bc:	ed97 7a00 	vldr	s14, [r7]
 80066c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066c4:	edc7 7a07 	vstr	s15, [r7, #28]
				offset += 1000 * vel_min * vel_dif / accel;
 80066c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80066cc:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80067d4 <DriveTrapezoid+0x254>
 80066d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80066d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80066d8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80066dc:	ed97 7a00 	vldr	s14, [r7]
 80066e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066e4:	ed97 7a07 	vldr	s14, [r7, #28]
 80066e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066ec:	edc7 7a07 	vstr	s15, [r7, #28]
				offset += 10;
 80066f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80066f4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80066f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80066fc:	edc7 7a07 	vstr	s15, [r7, #28]
			}

			if(wall_ff.val > FRONT_WALL_CONTROL){
 8006700:	4b37      	ldr	r3, [pc, #220]	; (80067e0 <DriveTrapezoid+0x260>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8006708:	d812      	bhi.n	8006730 <DriveTrapezoid+0x1b0>
		while(center.distance + offset < ics + distance){
 800670a:	4b2f      	ldr	r3, [pc, #188]	; (80067c8 <DriveTrapezoid+0x248>)
 800670c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8006710:	edd7 7a07 	vldr	s15, [r7, #28]
 8006714:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006718:	edd7 6a05 	vldr	s13, [r7, #20]
 800671c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006720:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006724:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800672c:	d4a8      	bmi.n	8006680 <DriveTrapezoid+0x100>
 800672e:	e000      	b.n	8006732 <DriveTrapezoid+0x1b2>
				break;
 8006730:	bf00      	nop
			}
		}
		if(max_flag == 1)	{
 8006732:	7efb      	ldrb	r3, [r7, #27]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d120      	bne.n	800677a <DriveTrapezoid+0x1fa>
			center.velocity_min = vel_min;
 8006738:	4a23      	ldr	r2, [pc, #140]	; (80067c8 <DriveTrapezoid+0x248>)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6113      	str	r3, [r2, #16]
			MF.FLAG.ACCL = 0;
 800673e:	4a23      	ldr	r2, [pc, #140]	; (80067cc <DriveTrapezoid+0x24c>)
 8006740:	7813      	ldrb	r3, [r2, #0]
 8006742:	f36f 1304 	bfc	r3, #4, #1
 8006746:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 1;
 8006748:	4a20      	ldr	r2, [pc, #128]	; (80067cc <DriveTrapezoid+0x24c>)
 800674a:	7813      	ldrb	r3, [r2, #0]
 800674c:	f043 0320 	orr.w	r3, r3, #32
 8006750:	7013      	strb	r3, [r2, #0]
		}
		while(center.distance < ics + distance){
 8006752:	e012      	b.n	800677a <DriveTrapezoid+0x1fa>
			if(wall_ff.val > FRONT_WALL_CONTROL)		break;
 8006754:	4b22      	ldr	r3, [pc, #136]	; (80067e0 <DriveTrapezoid+0x260>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800675c:	d82c      	bhi.n	80067b8 <DriveTrapezoid+0x238>
			if((max_flag == 1) &&( center.vel_target == center.velocity_min)) break;
 800675e:	7efb      	ldrb	r3, [r7, #27]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d10a      	bne.n	800677a <DriveTrapezoid+0x1fa>
 8006764:	4b18      	ldr	r3, [pc, #96]	; (80067c8 <DriveTrapezoid+0x248>)
 8006766:	ed93 7a01 	vldr	s14, [r3, #4]
 800676a:	4b17      	ldr	r3, [pc, #92]	; (80067c8 <DriveTrapezoid+0x248>)
 800676c:	edd3 7a04 	vldr	s15, [r3, #16]
 8006770:	eeb4 7a67 	vcmp.f32	s14, s15
 8006774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006778:	d020      	beq.n	80067bc <DriveTrapezoid+0x23c>
		while(center.distance < ics + distance){
 800677a:	4b13      	ldr	r3, [pc, #76]	; (80067c8 <DriveTrapezoid+0x248>)
 800677c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8006780:	edd7 6a05 	vldr	s13, [r7, #20]
 8006784:	edd7 7a03 	vldr	s15, [r7, #12]
 8006788:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800678c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006794:	d4de      	bmi.n	8006754 <DriveTrapezoid+0x1d4>
		}
	} else{
		while(center.distance > ics + distance);
	}
}
 8006796:	e012      	b.n	80067be <DriveTrapezoid+0x23e>
		while(center.distance > ics + distance);
 8006798:	bf00      	nop
 800679a:	4b0b      	ldr	r3, [pc, #44]	; (80067c8 <DriveTrapezoid+0x248>)
 800679c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80067a0:	edd7 6a05 	vldr	s13, [r7, #20]
 80067a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80067a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b4:	dcf1      	bgt.n	800679a <DriveTrapezoid+0x21a>
}
 80067b6:	e002      	b.n	80067be <DriveTrapezoid+0x23e>
			if(wall_ff.val > FRONT_WALL_CONTROL)		break;
 80067b8:	bf00      	nop
 80067ba:	e000      	b.n	80067be <DriveTrapezoid+0x23e>
			if((max_flag == 1) &&( center.vel_target == center.velocity_min)) break;
 80067bc:	bf00      	nop
}
 80067be:	bf00      	nop
 80067c0:	3720      	adds	r7, #32
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	200086c4 	.word	0x200086c4
 80067cc:	20010650 	.word	0x20010650
 80067d0:	20010654 	.word	0x20010654
 80067d4:	447a0000 	.word	0x447a0000
 80067d8:	43870000 	.word	0x43870000
 80067dc:	43fa0000 	.word	0x43fa0000
 80067e0:	2000c7a4 	.word	0x2000c7a4

080067e4 <StartMotion>:

void StartMotion(void){
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b088      	sub	sp, #32
 80067e8:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef sConfigOC;
//Config Setting
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067ea:	2360      	movs	r3, #96	; 0x60
 80067ec:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 10;
 80067ee:	230a      	movs	r3, #10
 80067f0:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80067f6:	2300      	movs	r3, #0
 80067f8:	613b      	str	r3, [r7, #16]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80067fa:	2300      	movs	r3, #0
 80067fc:	617b      	str	r3, [r7, #20]
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006802:	2300      	movs	r3, #0
 8006804:	61fb      	str	r3, [r7, #28]
//OUTPUT
	if(HAL_TIM_PWM_ConfigChannel(&htim1,&sConfigOC,TIM_CHANNEL_1) != HAL_OK){
 8006806:	1d3b      	adds	r3, r7, #4
 8006808:	2200      	movs	r2, #0
 800680a:	4619      	mov	r1, r3
 800680c:	4810      	ldr	r0, [pc, #64]	; (8006850 <StartMotion+0x6c>)
 800680e:	f7fd f8e3 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <StartMotion+0x38>
		Error_Handler();
 8006818:	f003 fe7c 	bl	800a514 <Error_Handler>
	}
	if(HAL_TIM_PWM_ConfigChannel(&htim2,&sConfigOC,TIM_CHANNEL_2) != HAL_OK){
 800681c:	1d3b      	adds	r3, r7, #4
 800681e:	2204      	movs	r2, #4
 8006820:	4619      	mov	r1, r3
 8006822:	480c      	ldr	r0, [pc, #48]	; (8006854 <StartMotion+0x70>)
 8006824:	f7fd f8d8 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <StartMotion+0x4e>
		Error_Handler();
 800682e:	f003 fe71 	bl	800a514 <Error_Handler>
	}

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8006832:	2100      	movs	r1, #0
 8006834:	4806      	ldr	r0, [pc, #24]	; (8006850 <StartMotion+0x6c>)
 8006836:	f7fc fe21 	bl	800347c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 800683a:	2104      	movs	r1, #4
 800683c:	4805      	ldr	r0, [pc, #20]	; (8006854 <StartMotion+0x70>)
 800683e:	f7fc fe1d 	bl	800347c <HAL_TIM_PWM_Start>

	StartTimer();
 8006842:	f002 ff97 	bl	8009774 <StartTimer>

}
 8006846:	bf00      	nop
 8006848:	3720      	adds	r7, #32
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	200107fc 	.word	0x200107fc
 8006854:	2001083c 	.word	0x2001083c

08006858 <StopMotion>:

void StopMotion(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	af00      	add	r7, sp, #0
	MF.FLAGS = 0x00;
 800685c:	4b12      	ldr	r3, [pc, #72]	; (80068a8 <StopMotion+0x50>)
 800685e:	2200      	movs	r2, #0
 8006860:	801a      	strh	r2, [r3, #0]

	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8006862:	2100      	movs	r1, #0
 8006864:	4811      	ldr	r0, [pc, #68]	; (80068ac <StopMotion+0x54>)
 8006866:	f7fc fe47 	bl	80034f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 800686a:	2104      	movs	r1, #4
 800686c:	4810      	ldr	r0, [pc, #64]	; (80068b0 <StopMotion+0x58>)
 800686e:	f7fc fe43 	bl	80034f8 <HAL_TIM_PWM_Stop>

	HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 8006872:	2200      	movs	r2, #0
 8006874:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006878:	480e      	ldr	r0, [pc, #56]	; (80068b4 <StopMotion+0x5c>)
 800687a:	f7fb fe59 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 800687e:	2200      	movs	r2, #0
 8006880:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006884:	480b      	ldr	r0, [pc, #44]	; (80068b4 <StopMotion+0x5c>)
 8006886:	f7fb fe53 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 800688a:	2200      	movs	r2, #0
 800688c:	2101      	movs	r1, #1
 800688e:	480a      	ldr	r0, [pc, #40]	; (80068b8 <StopMotion+0x60>)
 8006890:	f7fb fe4e 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 8006894:	2200      	movs	r2, #0
 8006896:	2102      	movs	r1, #2
 8006898:	4807      	ldr	r0, [pc, #28]	; (80068b8 <StopMotion+0x60>)
 800689a:	f7fb fe49 	bl	8002530 <HAL_GPIO_WritePin>

	DisableMotor();
 800689e:	f000 f871 	bl	8006984 <DisableMotor>
}
 80068a2:	bf00      	nop
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20010650 	.word	0x20010650
 80068ac:	200107fc 	.word	0x200107fc
 80068b0:	2001083c 	.word	0x2001083c
 80068b4:	40020000 	.word	0x40020000
 80068b8:	40020400 	.word	0x40020400

080068bc <SetMotionDirection>:

void SetMotionDirection(uint8_t d_dir)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin,SET);
 80068c6:	2201      	movs	r2, #1
 80068c8:	2120      	movs	r1, #32
 80068ca:	4829      	ldr	r0, [pc, #164]	; (8006970 <SetMotionDirection+0xb4>)
 80068cc:	f7fb fe30 	bl	8002530 <HAL_GPIO_WritePin>
	//====Left Motor====
	switch(d_dir & 0x0f){
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <SetMotionDirection+0x24>
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d00e      	beq.n	80068fc <SetMotionDirection+0x40>
 80068de:	e01b      	b.n	8006918 <SetMotionDirection+0x5c>
		//----FORWARD----
		case 0x00:
			vel_ctrl_L.dir= 1;
 80068e0:	4b24      	ldr	r3, [pc, #144]	; (8006974 <SetMotionDirection+0xb8>)
 80068e2:	2201      	movs	r2, #1
 80068e4:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 80068e6:	2200      	movs	r2, #0
 80068e8:	2101      	movs	r1, #1
 80068ea:	4823      	ldr	r0, [pc, #140]	; (8006978 <SetMotionDirection+0xbc>)
 80068ec:	f7fb fe20 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 80068f0:	2201      	movs	r2, #1
 80068f2:	2102      	movs	r1, #2
 80068f4:	4820      	ldr	r0, [pc, #128]	; (8006978 <SetMotionDirection+0xbc>)
 80068f6:	f7fb fe1b 	bl	8002530 <HAL_GPIO_WritePin>
			break;
 80068fa:	e00d      	b.n	8006918 <SetMotionDirection+0x5c>
		//----BACK----
		case 0x01:
			vel_ctrl_L.dir = -1;
 80068fc:	4b1d      	ldr	r3, [pc, #116]	; (8006974 <SetMotionDirection+0xb8>)
 80068fe:	22ff      	movs	r2, #255	; 0xff
 8006900:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 8006902:	2201      	movs	r2, #1
 8006904:	2101      	movs	r1, #1
 8006906:	481c      	ldr	r0, [pc, #112]	; (8006978 <SetMotionDirection+0xbc>)
 8006908:	f7fb fe12 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 800690c:	2200      	movs	r2, #0
 800690e:	2102      	movs	r1, #2
 8006910:	4819      	ldr	r0, [pc, #100]	; (8006978 <SetMotionDirection+0xbc>)
 8006912:	f7fb fe0d 	bl	8002530 <HAL_GPIO_WritePin>
			break;
 8006916:	bf00      	nop
	}
	//====Right Motor====
	switch(d_dir & 0xf0){
 8006918:	79fb      	ldrb	r3, [r7, #7]
 800691a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d002      	beq.n	8006928 <SetMotionDirection+0x6c>
 8006922:	2b10      	cmp	r3, #16
 8006924:	d010      	beq.n	8006948 <SetMotionDirection+0x8c>
			vel_ctrl_R.dir = -1;
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
			break;
	}
}
 8006926:	e01f      	b.n	8006968 <SetMotionDirection+0xac>
			vel_ctrl_R.dir = 1;
 8006928:	4b14      	ldr	r3, [pc, #80]	; (800697c <SetMotionDirection+0xc0>)
 800692a:	2201      	movs	r2, #1
 800692c:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 800692e:	2200      	movs	r2, #0
 8006930:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006934:	4812      	ldr	r0, [pc, #72]	; (8006980 <SetMotionDirection+0xc4>)
 8006936:	f7fb fdfb 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 800693a:	2201      	movs	r2, #1
 800693c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006940:	480f      	ldr	r0, [pc, #60]	; (8006980 <SetMotionDirection+0xc4>)
 8006942:	f7fb fdf5 	bl	8002530 <HAL_GPIO_WritePin>
			break;
 8006946:	e00f      	b.n	8006968 <SetMotionDirection+0xac>
			vel_ctrl_R.dir = -1;
 8006948:	4b0c      	ldr	r3, [pc, #48]	; (800697c <SetMotionDirection+0xc0>)
 800694a:	22ff      	movs	r2, #255	; 0xff
 800694c:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
 800694e:	2201      	movs	r2, #1
 8006950:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006954:	480a      	ldr	r0, [pc, #40]	; (8006980 <SetMotionDirection+0xc4>)
 8006956:	f7fb fdeb 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 800695a:	2200      	movs	r2, #0
 800695c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006960:	4807      	ldr	r0, [pc, #28]	; (8006980 <SetMotionDirection+0xc4>)
 8006962:	f7fb fde5 	bl	8002530 <HAL_GPIO_WritePin>
			break;
 8006966:	bf00      	nop
}
 8006968:	bf00      	nop
 800696a:	3708      	adds	r7, #8
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	40020800 	.word	0x40020800
 8006974:	200003a8 	.word	0x200003a8
 8006978:	40020400 	.word	0x40020400
 800697c:	20000278 	.word	0x20000278
 8006980:	40020000 	.word	0x40020000

08006984 <DisableMotor>:

void DisableMotor(void)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin,RESET);
 8006988:	2200      	movs	r2, #0
 800698a:	2120      	movs	r1, #32
 800698c:	4814      	ldr	r0, [pc, #80]	; (80069e0 <DisableMotor+0x5c>)
 800698e:	f7fb fdcf 	bl	8002530 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 8006992:	2200      	movs	r2, #0
 8006994:	2101      	movs	r1, #1
 8006996:	4813      	ldr	r0, [pc, #76]	; (80069e4 <DisableMotor+0x60>)
 8006998:	f7fb fdca 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 800699c:	2201      	movs	r2, #1
 800699e:	2102      	movs	r1, #2
 80069a0:	4810      	ldr	r0, [pc, #64]	; (80069e4 <DisableMotor+0x60>)
 80069a2:	f7fb fdc5 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 80069a6:	2200      	movs	r2, #0
 80069a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80069ac:	480e      	ldr	r0, [pc, #56]	; (80069e8 <DisableMotor+0x64>)
 80069ae:	f7fb fdbf 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 80069b2:	2201      	movs	r2, #1
 80069b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069b8:	480b      	ldr	r0, [pc, #44]	; (80069e8 <DisableMotor+0x64>)
 80069ba:	f7fb fdb9 	bl	8002530 <HAL_GPIO_WritePin>

	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 80069be:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <DisableMotor+0x68>)
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	609a      	str	r2, [r3, #8]
 80069c6:	4b09      	ldr	r3, [pc, #36]	; (80069ec <DisableMotor+0x68>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	4a09      	ldr	r2, [pc, #36]	; (80069f0 <DisableMotor+0x6c>)
 80069cc:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 80069ce:	4b09      	ldr	r3, [pc, #36]	; (80069f4 <DisableMotor+0x70>)
 80069d0:	f04f 0200 	mov.w	r2, #0
 80069d4:	609a      	str	r2, [r3, #8]

	MF.FLAGS = 0x0000;
 80069d6:	4b08      	ldr	r3, [pc, #32]	; (80069f8 <DisableMotor+0x74>)
 80069d8:	2200      	movs	r2, #0
 80069da:	801a      	strh	r2, [r3, #0]
}
 80069dc:	bf00      	nop
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	40020800 	.word	0x40020800
 80069e4:	40020400 	.word	0x40020400
 80069e8:	40020000 	.word	0x40020000
 80069ec:	200003a8 	.word	0x200003a8
 80069f0:	20000278 	.word	0x20000278
 80069f4:	2000028c 	.word	0x2000028c
 80069f8:	20010650 	.word	0x20010650

080069fc <DriveTest>:

void DriveTest(uint8_t *mode)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8006a04:	2300      	movs	r3, #0
 8006a06:	73fb      	strb	r3, [r7, #15]
	uint8_t buff = 0x00;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	73bb      	strb	r3, [r7, #14]

	while(1){
		printf("test_drive:\n");
 8006a0c:	487e      	ldr	r0, [pc, #504]	; (8006c08 <DriveTest+0x20c>)
 8006a0e:	f005 f9df 	bl	800bdd0 <puts>
		ModeSelect(mode);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fe f886 	bl	8004b24 <ModeSelect>
		WaitMs(50);
 8006a18:	2032      	movs	r0, #50	; 0x32
 8006a1a:	f7fe f877 	bl	8004b0c <WaitMs>
		StartWaiting();
 8006a1e:	f7fe f90b 	bl	8004c38 <StartWaiting>

		switch(*mode){
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b08      	cmp	r3, #8
 8006a28:	f200 80db 	bhi.w	8006be2 <DriveTest+0x1e6>
 8006a2c:	a201      	add	r2, pc, #4	; (adr r2, 8006a34 <DriveTest+0x38>)
 8006a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a32:	bf00      	nop
 8006a34:	08006a59 	.word	0x08006a59
 8006a38:	08006a6f 	.word	0x08006a6f
 8006a3c:	08006a8b 	.word	0x08006a8b
 8006a40:	08006aa7 	.word	0x08006aa7
 8006a44:	08006ac3 	.word	0x08006ac3
 8006a48:	08006adf 	.word	0x08006adf
 8006a4c:	08006b15 	.word	0x08006b15
 8006a50:	08006b4b 	.word	0x08006b4b
 8006a54:	08006ba1 	.word	0x08006ba1
			//--------
			case 0:
				SetMotionDirection(BACK);
 8006a58:	2011      	movs	r0, #17
 8006a5a:	f7ff ff2f 	bl	80068bc <SetMotionDirection>
				FixPosition(1);
 8006a5e:	2001      	movs	r0, #1
 8006a60:	f7fe ffe6 	bl	8005a30 <FixPosition>
				HAL_Delay(1000);
 8006a64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a68:	f7fa fbee 	bl	8001248 <HAL_Delay>
				break;
 8006a6c:	e0bf      	b.n	8006bee <DriveTest+0x1f2>

			//--------
			case 1:
				StartTimer();
 8006a6e:	f002 fe81 	bl	8009774 <StartTimer>
				SetMotionDirection(FORWARD);
 8006a72:	2000      	movs	r0, #0
 8006a74:	f7ff ff22 	bl	80068bc <SetMotionDirection>
				utsutsu_time = 0;
 8006a78:	4b64      	ldr	r3, [pc, #400]	; (8006c0c <DriveTest+0x210>)
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	801a      	strh	r2, [r3, #0]
				HalfSectionAccel(GET_WALL_OFF);
 8006a7e:	2000      	movs	r0, #0
 8006a80:	f7fe fd6e 	bl	8005560 <HalfSectionAccel>
				HalfSectionDecel();
 8006a84:	f7fe fd8e 	bl	80055a4 <HalfSectionDecel>

				break;
 8006a88:	e0b1      	b.n	8006bee <DriveTest+0x1f2>

			//----90----
			case 2:
				StartTimer();
 8006a8a:	f002 fe73 	bl	8009774 <StartTimer>

				for(i=0;i<16;i++){
 8006a8e:	2300      	movs	r3, #0
 8006a90:	73fb      	strb	r3, [r7, #15]
 8006a92:	e004      	b.n	8006a9e <DriveTest+0xa2>
					SpinR90();
 8006a94:	f7fe fdb0 	bl	80055f8 <SpinR90>
				for(i=0;i<16;i++){
 8006a98:	7bfb      	ldrb	r3, [r7, #15]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	73fb      	strb	r3, [r7, #15]
 8006a9e:	7bfb      	ldrb	r3, [r7, #15]
 8006aa0:	2b0f      	cmp	r3, #15
 8006aa2:	d9f7      	bls.n	8006a94 <DriveTest+0x98>
				}

				break;
 8006aa4:	e0a3      	b.n	8006bee <DriveTest+0x1f2>

			//----90----
			case 3:
				StartTimer();
 8006aa6:	f002 fe65 	bl	8009774 <StartTimer>
				for(i=0;i<16;i++){
 8006aaa:	2300      	movs	r3, #0
 8006aac:	73fb      	strb	r3, [r7, #15]
 8006aae:	e004      	b.n	8006aba <DriveTest+0xbe>
					SpinL90();
 8006ab0:	f7fe fe14 	bl	80056dc <SpinL90>
				for(i=0;i<16;i++){
 8006ab4:	7bfb      	ldrb	r3, [r7, #15]
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	73fb      	strb	r3, [r7, #15]
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
 8006abc:	2b0f      	cmp	r3, #15
 8006abe:	d9f7      	bls.n	8006ab0 <DriveTest+0xb4>
				}
				break;
 8006ac0:	e095      	b.n	8006bee <DriveTest+0x1f2>

			//----180----
			case 4:
				StartTimer();
 8006ac2:	f002 fe57 	bl	8009774 <StartTimer>
				for(i=0;i<16;i++){
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	73fb      	strb	r3, [r7, #15]
 8006aca:	e004      	b.n	8006ad6 <DriveTest+0xda>
					Spin180();
 8006acc:	f7fe ff9a 	bl	8005a04 <Spin180>
				for(i=0;i<16;i++){
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	73fb      	strb	r3, [r7, #15]
 8006ad6:	7bfb      	ldrb	r3, [r7, #15]
 8006ad8:	2b0f      	cmp	r3, #15
 8006ada:	d9f7      	bls.n	8006acc <DriveTest+0xd0>
				}
				break;
 8006adc:	e087      	b.n	8006bee <DriveTest+0x1f2>

			case 5:
				StartTimer();
 8006ade:	f002 fe49 	bl	8009774 <StartTimer>
				GyroInit();
 8006ae2:	f7fe fc0f 	bl	8005304 <GyroInit>
				SetMotionDirection(FORWARD);
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	f7ff fee8 	bl	80068bc <SetMotionDirection>
				HalfSectionAccel(GET_WALL_OFF);
 8006aec:	2000      	movs	r0, #0
 8006aee:	f7fe fd37 	bl	8005560 <HalfSectionAccel>
				for(i=0;i<16;i++){
 8006af2:	2300      	movs	r3, #0
 8006af4:	73fb      	strb	r3, [r7, #15]
 8006af6:	e007      	b.n	8006b08 <DriveTest+0x10c>
					SlalomR90();
 8006af8:	f7fe fd98 	bl	800562c <SlalomR90>
					GoOneSectionContinuous(GET_WALL_OFF);
 8006afc:	2000      	movs	r0, #0
 8006afe:	f7fe fd70 	bl	80055e2 <GoOneSectionContinuous>
				for(i=0;i<16;i++){
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
 8006b04:	3301      	adds	r3, #1
 8006b06:	73fb      	strb	r3, [r7, #15]
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
 8006b0a:	2b0f      	cmp	r3, #15
 8006b0c:	d9f4      	bls.n	8006af8 <DriveTest+0xfc>
				}
				HalfSectionDecel();
 8006b0e:	f7fe fd49 	bl	80055a4 <HalfSectionDecel>
				break;
 8006b12:	e06c      	b.n	8006bee <DriveTest+0x1f2>

			case 6:
				StartTimer();
 8006b14:	f002 fe2e 	bl	8009774 <StartTimer>
				GyroInit();
 8006b18:	f7fe fbf4 	bl	8005304 <GyroInit>
				SetMotionDirection(FORWARD);
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	f7ff fecd 	bl	80068bc <SetMotionDirection>
				HalfSectionAccel(GET_WALL_OFF);
 8006b22:	2000      	movs	r0, #0
 8006b24:	f7fe fd1c 	bl	8005560 <HalfSectionAccel>
				for(i=0;i<16;i++){
 8006b28:	2300      	movs	r3, #0
 8006b2a:	73fb      	strb	r3, [r7, #15]
 8006b2c:	e007      	b.n	8006b3e <DriveTest+0x142>
					SlalomL90();
 8006b2e:	f7fe fdef 	bl	8005710 <SlalomL90>
					GoOneSectionContinuous(GET_WALL_OFF);
 8006b32:	2000      	movs	r0, #0
 8006b34:	f7fe fd55 	bl	80055e2 <GoOneSectionContinuous>
				for(i=0;i<16;i++){
 8006b38:	7bfb      	ldrb	r3, [r7, #15]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	73fb      	strb	r3, [r7, #15]
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
 8006b40:	2b0f      	cmp	r3, #15
 8006b42:	d9f4      	bls.n	8006b2e <DriveTest+0x132>
				}
				HalfSectionDecel();
 8006b44:	f7fe fd2e 	bl	80055a4 <HalfSectionDecel>
				break;
 8006b48:	e051      	b.n	8006bee <DriveTest+0x1f2>

			case 7:
				StartTimer();
 8006b4a:	f002 fe13 	bl	8009774 <StartTimer>
				SetMotionDirection(FORWARD);
 8006b4e:	2000      	movs	r0, #0
 8006b50:	f7ff feb4 	bl	80068bc <SetMotionDirection>
				utsutsu_time = 0;
 8006b54:	4b2d      	ldr	r3, [pc, #180]	; (8006c0c <DriveTest+0x210>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	801a      	strh	r2, [r3, #0]
				MF.FLAG.CTRL = 1;
 8006b5a:	4a2d      	ldr	r2, [pc, #180]	; (8006c10 <DriveTest+0x214>)
 8006b5c:	7813      	ldrb	r3, [r2, #0]
 8006b5e:	f043 0308 	orr.w	r3, r3, #8
 8006b62:	7013      	strb	r3, [r2, #0]
				DriveAccel(HALF_MM + SET_MM,0);
 8006b64:	2000      	movs	r0, #0
 8006b66:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8006c14 <DriveTest+0x218>
 8006b6a:	f7fe ffb9 	bl	8005ae0 <DriveAccel>
				DriveTrapezoid(HALF_MM * 4,params_now.big_vel_max,params_now.vel_max,params_now.accel);
 8006b6e:	4b2a      	ldr	r3, [pc, #168]	; (8006c18 <DriveTest+0x21c>)
 8006b70:	edd3 7a01 	vldr	s15, [r3, #4]
 8006b74:	4b28      	ldr	r3, [pc, #160]	; (8006c18 <DriveTest+0x21c>)
 8006b76:	ed93 7a00 	vldr	s14, [r3]
 8006b7a:	4b27      	ldr	r3, [pc, #156]	; (8006c18 <DriveTest+0x21c>)
 8006b7c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006b80:	eef0 1a66 	vmov.f32	s3, s13
 8006b84:	eeb0 1a47 	vmov.f32	s2, s14
 8006b88:	eef0 0a67 	vmov.f32	s1, s15
 8006b8c:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8006c1c <DriveTest+0x220>
 8006b90:	f7ff fcf6 	bl	8006580 <DriveTrapezoid>
				DriveDecel(HALF_MM,1);
 8006b94:	2001      	movs	r0, #1
 8006b96:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8006c20 <DriveTest+0x224>
 8006b9a:	f7ff f847 	bl	8005c2c <DriveDecel>
				break;
 8006b9e:	e026      	b.n	8006bee <DriveTest+0x1f2>

			case 8:
				StartTimer();
 8006ba0:	f002 fde8 	bl	8009774 <StartTimer>
				GyroInit();
 8006ba4:	f7fe fbae 	bl	8005304 <GyroInit>
				GetControlBaseValue();
 8006ba8:	f003 f826 	bl	8009bf8 <GetControlBaseValue>
				SetMotionDirection(FORWARD);
 8006bac:	2000      	movs	r0, #0
 8006bae:	f7ff fe85 	bl	80068bc <SetMotionDirection>
				HalfSectionAccel(GET_WALL_OFF);
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	f7fe fcd4 	bl	8005560 <HalfSectionAccel>

				buff = 0x18;
 8006bb8:	2318      	movs	r3, #24
 8006bba:	73bb      	strb	r3, [r7, #14]
				LedDisplay(&buff);
 8006bbc:	f107 030e 	add.w	r3, r7, #14
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7fe f965 	bl	8004e90 <LedDisplay>

				SlalomR90();
 8006bc6:	f7fe fd31 	bl	800562c <SlalomR90>

				buff = 0x03;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	73bb      	strb	r3, [r7, #14]
				LedDisplay(&buff);
 8006bce:	f107 030e 	add.w	r3, r7, #14
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fe f95c 	bl	8004e90 <LedDisplay>

				SlalomL90();
 8006bd8:	f7fe fd9a 	bl	8005710 <SlalomL90>
				HalfSectionDecel();
 8006bdc:	f7fe fce2 	bl	80055a4 <HalfSectionDecel>

				break;
 8006be0:	e005      	b.n	8006bee <DriveTest+0x1f2>

			default:
				printf("GoodBy, Drive\r\n");
 8006be2:	4810      	ldr	r0, [pc, #64]	; (8006c24 <DriveTest+0x228>)
 8006be4:	f005 f8f4 	bl	800bdd0 <puts>
				StopTimer();
 8006be8:	f002 fde6 	bl	80097b8 <StopTimer>
 8006bec:	e009      	b.n	8006c02 <DriveTest+0x206>
				return;
		}
		StopTimer();
 8006bee:	f002 fde3 	bl	80097b8 <StopTimer>
		WaitMs(3000);
 8006bf2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006bf6:	f7fd ff89 	bl	8004b0c <WaitMs>
		printf("Drive Out\n");
 8006bfa:	480b      	ldr	r0, [pc, #44]	; (8006c28 <DriveTest+0x22c>)
 8006bfc:	f005 f8e8 	bl	800bdd0 <puts>
		printf("test_drive:\n");
 8006c00:	e704      	b.n	8006a0c <DriveTest+0x10>
	}
	printf("drive_Finish: %d\n",*mode);
}
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	0800dde8 	.word	0x0800dde8
 8006c0c:	20008758 	.word	0x20008758
 8006c10:	20010650 	.word	0x20010650
 8006c14:	43180000 	.word	0x43180000
 8006c18:	20008798 	.word	0x20008798
 8006c1c:	43b40000 	.word	0x43b40000
 8006c20:	42b40000 	.word	0x42b40000
 8006c24:	0800ddf4 	.word	0x0800ddf4
 8006c28:	0800de04 	.word	0x0800de04

08006c2c <PIDStructureInit>:

void PIDStructureInit(pid_control *instance)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
	instance->dif = 0.0f;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f04f 0200 	mov.w	r2, #0
 8006c3a:	601a      	str	r2, [r3, #0]
	instance->dir = 0;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	731a      	strb	r2, [r3, #12]
	instance->i_out = 0.0f;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f04f 0200 	mov.w	r2, #0
 8006c48:	609a      	str	r2, [r3, #8]
	instance->p_out = 0.0f;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f04f 0200 	mov.w	r2, #0
 8006c50:	605a      	str	r2, [r3, #4]
	instance->out = 0.0f;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	611a      	str	r2, [r3, #16]
}
 8006c5a:	bf00      	nop
 8006c5c:	370c      	adds	r7, #12
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <eeprom_enable_write>:
//eeprom_enable_write
// eepromflasherase
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_enable_write(void){
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b088      	sub	sp, #32
 8006c6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef EraseInitStruct;
  uint32_t PageError = 0;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	607b      	str	r3, [r7, #4]

  EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8006c70:	2300      	movs	r3, #0
 8006c72:	60bb      	str	r3, [r7, #8]
  EraseInitStruct.Sector = FLASH_SECTOR_11;
 8006c74:	230b      	movs	r3, #11
 8006c76:	613b      	str	r3, [r7, #16]
  EraseInitStruct.NbSectors = 1;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	617b      	str	r3, [r7, #20]
  EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	61bb      	str	r3, [r7, #24]

  status = HAL_FLASH_Unlock();
 8006c80:	f7fb f824 	bl	8001ccc <HAL_FLASH_Unlock>
 8006c84:	4603      	mov	r3, r0
 8006c86:	77fb      	strb	r3, [r7, #31]

  if(status != HAL_OK) return status;
 8006c88:	7ffb      	ldrb	r3, [r7, #31]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <eeprom_enable_write+0x2c>
 8006c8e:	7ffb      	ldrb	r3, [r7, #31]
 8006c90:	e009      	b.n	8006ca6 <eeprom_enable_write+0x40>
  status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8006c92:	1d3a      	adds	r2, r7, #4
 8006c94:	f107 0308 	add.w	r3, r7, #8
 8006c98:	4611      	mov	r1, r2
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fb f974 	bl	8001f88 <HAL_FLASHEx_Erase>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	77fb      	strb	r3, [r7, #31]
  return status;
 8006ca4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3720      	adds	r7, #32
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <eeprom_disable_write>:
//eeprom_disable_write
// eepromflash
// 
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_disable_write(void){
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	af00      	add	r7, sp, #0
  return HAL_FLASH_Lock();
 8006cb2:	f7fb f82d 	bl	8001d10 <HAL_FLASH_Lock>
 8006cb6:	4603      	mov	r3, r0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <eeprom_write_halfword>:
//eeprom_write_halfword
// eepromflash2
// address  eepromflashdata  uin16_t
// HAL_OK
//+++++++++++++++++++++++++++++++++++++++++++++++
HAL_StatusTypeDef eeprom_write_halfword(uint32_t address, uint16_t data){
 8006cbc:	b590      	push	{r4, r7, lr}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status;
  address = address*2 + EEPROM_START_ADDRESS;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 8006cce:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	607b      	str	r3, [r7, #4]
  status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data);
 8006cd6:	887b      	ldrh	r3, [r7, #2]
 8006cd8:	f04f 0400 	mov.w	r4, #0
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4623      	mov	r3, r4
 8006ce0:	6879      	ldr	r1, [r7, #4]
 8006ce2:	2001      	movs	r0, #1
 8006ce4:	f7fa ff9e 	bl	8001c24 <HAL_FLASH_Program>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	73fb      	strb	r3, [r7, #15]
  return status;
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd90      	pop	{r4, r7, pc}

08006cf6 <eeprom_read_halfword>:
//eeprom_read_halfword
// eepromflash2
// address  eepromflash
// uin16_t
//+++++++++++++++++++++++++++++++++++++++++++++++
uint16_t eeprom_read_halfword(uint32_t address){
 8006cf6:	b480      	push	{r7}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  uint16_t val = 0;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	81fb      	strh	r3, [r7, #14]
  address = address*2 + EEPROM_START_ADDRESS;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 8006d08:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 8006d0c:	005b      	lsls	r3, r3, #1
 8006d0e:	607b      	str	r3, [r7, #4]
  val = *(__IO uint16_t *)address;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	81fb      	strh	r3, [r7, #14]
  return val;
 8006d16:	89fb      	ldrh	r3, [r7, #14]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <SaveMapInEeprom>:
  val = *(__IO uint32_t*)address;
  return val;
}

void SaveMapInEeprom(void)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
  eeprom_enable_write();
 8006d2a:	f7ff ff9c 	bl	8006c66 <eeprom_enable_write>
  int i,j;

  for(i = 0; i < 16; i++){
 8006d2e:	2300      	movs	r3, #0
 8006d30:	607b      	str	r3, [r7, #4]
 8006d32:	e01b      	b.n	8006d6c <SaveMapInEeprom+0x48>
    for(j = 0; j < 16; j++){
 8006d34:	2300      	movs	r3, #0
 8006d36:	603b      	str	r3, [r7, #0]
 8006d38:	e012      	b.n	8006d60 <SaveMapInEeprom+0x3c>
      eeprom_write_halfword(i*16 + j, (uint16_t) map[i][j]);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	011a      	lsls	r2, r3, #4
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	4413      	add	r3, r2
 8006d42:	4618      	mov	r0, r3
 8006d44:	4a0e      	ldr	r2, [pc, #56]	; (8006d80 <SaveMapInEeprom+0x5c>)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	441a      	add	r2, r3
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	4413      	add	r3, r2
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	4619      	mov	r1, r3
 8006d56:	f7ff ffb1 	bl	8006cbc <eeprom_write_halfword>
    for(j = 0; j < 16; j++){
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	2b0f      	cmp	r3, #15
 8006d64:	dde9      	ble.n	8006d3a <SaveMapInEeprom+0x16>
  for(i = 0; i < 16; i++){
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	607b      	str	r3, [r7, #4]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b0f      	cmp	r3, #15
 8006d70:	dde0      	ble.n	8006d34 <SaveMapInEeprom+0x10>
    }
  }
  eeprom_disable_write();
 8006d72:	f7ff ff9c 	bl	8006cae <eeprom_disable_write>
}
 8006d76:	bf00      	nop
 8006d78:	3708      	adds	r7, #8
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	200002a4 	.word	0x200002a4

08006d84 <LoadMapFromEeprom>:

void LoadMapFromEeprom(void)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
  int i,j;

  for(i = 0; i < 16; i++){
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	607b      	str	r3, [r7, #4]
 8006d8e:	e01c      	b.n	8006dca <LoadMapFromEeprom+0x46>
    for(j = 0; j < 16; j++){
 8006d90:	2300      	movs	r3, #0
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	e013      	b.n	8006dbe <LoadMapFromEeprom+0x3a>
      map[i][j] = (uint8_t) eeprom_read_halfword(i*16 + j);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	011a      	lsls	r2, r3, #4
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7ff ffa9 	bl	8006cf6 <eeprom_read_halfword>
 8006da4:	4603      	mov	r3, r0
 8006da6:	b2d9      	uxtb	r1, r3
 8006da8:	4a0b      	ldr	r2, [pc, #44]	; (8006dd8 <LoadMapFromEeprom+0x54>)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	011b      	lsls	r3, r3, #4
 8006dae:	441a      	add	r2, r3
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	4413      	add	r3, r2
 8006db4:	460a      	mov	r2, r1
 8006db6:	701a      	strb	r2, [r3, #0]
    for(j = 0; j < 16; j++){
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	603b      	str	r3, [r7, #0]
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b0f      	cmp	r3, #15
 8006dc2:	dde8      	ble.n	8006d96 <LoadMapFromEeprom+0x12>
  for(i = 0; i < 16; i++){
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	607b      	str	r3, [r7, #4]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2b0f      	cmp	r3, #15
 8006dce:	dddf      	ble.n	8006d90 <LoadMapFromEeprom+0xc>
    }
  }
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	200002a4 	.word	0x200002a4

08006ddc <VariableInit>:
#include <Mouse/global.h>

void VariableInit(void)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af04      	add	r7, sp, #16
	uint16_t i;

	tp = 0;
 8006de2:	4b8d      	ldr	r3, [pc, #564]	; (8007018 <VariableInit+0x23c>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	701a      	strb	r2, [r3, #0]
	WallStructureInit(&wall_fl);
 8006de8:	488c      	ldr	r0, [pc, #560]	; (800701c <VariableInit+0x240>)
 8006dea:	f002 ff1f 	bl	8009c2c <WallStructureInit>
	WallStructureInit(&wall_l);
 8006dee:	488c      	ldr	r0, [pc, #560]	; (8007020 <VariableInit+0x244>)
 8006df0:	f002 ff1c 	bl	8009c2c <WallStructureInit>
	WallStructureInit(&wall_ff);
 8006df4:	488b      	ldr	r0, [pc, #556]	; (8007024 <VariableInit+0x248>)
 8006df6:	f002 ff19 	bl	8009c2c <WallStructureInit>
	WallStructureInit(&wall_r);
 8006dfa:	488b      	ldr	r0, [pc, #556]	; (8007028 <VariableInit+0x24c>)
 8006dfc:	f002 ff16 	bl	8009c2c <WallStructureInit>
	WallStructureInit(&wall_fr);
 8006e00:	488a      	ldr	r0, [pc, #552]	; (800702c <VariableInit+0x250>)
 8006e02:	f002 ff13 	bl	8009c2c <WallStructureInit>
	PIDStructureInit(&vel_ctrl_R);
 8006e06:	488a      	ldr	r0, [pc, #552]	; (8007030 <VariableInit+0x254>)
 8006e08:	f7ff ff10 	bl	8006c2c <PIDStructureInit>
	PIDStructureInit(&vel_ctrl_L);
 8006e0c:	4889      	ldr	r0, [pc, #548]	; (8007034 <VariableInit+0x258>)
 8006e0e:	f7ff ff0d 	bl	8006c2c <PIDStructureInit>
	PIDStructureInit(&omega_control);
 8006e12:	4889      	ldr	r0, [pc, #548]	; (8007038 <VariableInit+0x25c>)
 8006e14:	f7ff ff0a 	bl	8006c2c <PIDStructureInit>
	CenterStructureInit(&center);
 8006e18:	4888      	ldr	r0, [pc, #544]	; (800703c <VariableInit+0x260>)
 8006e1a:	f002 ff27 	bl	8009c6c <CenterStructureInit>
	EncoderStructureInit(&encoder_r);
 8006e1e:	4888      	ldr	r0, [pc, #544]	; (8007040 <VariableInit+0x264>)
 8006e20:	f002 ff5d 	bl	8009cde <EncoderStructureInit>
	EncoderStructureInit(&encoder_l);
 8006e24:	4887      	ldr	r0, [pc, #540]	; (8007044 <VariableInit+0x268>)
 8006e26:	f002 ff5a 	bl	8009cde <EncoderStructureInit>
//***Make First Parameter***//
//----	CalculateNormalParams(&params_Structure,big_velocity,velocity,accel)
	CalculateNormalParams(&params_search1,1.0f,0.40f, 4.0f);
 8006e2a:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8006e2e:	eddf 0a86 	vldr	s1, [pc, #536]	; 8007048 <VariableInit+0x26c>
 8006e32:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006e36:	4885      	ldr	r0, [pc, #532]	; (800704c <VariableInit+0x270>)
 8006e38:	f7fe f8c6 	bl	8004fc8 <CalculateNormalParams>
	CalculateBigParams(&params_search1, 0.40f, 4.0f);
 8006e3c:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8006e40:	ed9f 0a81 	vldr	s0, [pc, #516]	; 8007048 <VariableInit+0x26c>
 8006e44:	4881      	ldr	r0, [pc, #516]	; (800704c <VariableInit+0x270>)
 8006e46:	f7fe f91b 	bl	8005080 <CalculateBigParams>
//----  AssignOffsetParams(&params_search1, turn90_before, turn90_after, big90_before, big90_after, big180_before, big180_after);
	ApplyOffsetParams(&params_search1,30,53,43,70,23,70,0.0f,0.0f);
 8006e4a:	2346      	movs	r3, #70	; 0x46
 8006e4c:	9302      	str	r3, [sp, #8]
 8006e4e:	2317      	movs	r3, #23
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	2346      	movs	r3, #70	; 0x46
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8007050 <VariableInit+0x274>
 8006e5a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8007050 <VariableInit+0x274>
 8006e5e:	232b      	movs	r3, #43	; 0x2b
 8006e60:	2235      	movs	r2, #53	; 0x35
 8006e62:	211e      	movs	r1, #30
 8006e64:	4879      	ldr	r0, [pc, #484]	; (800704c <VariableInit+0x270>)
 8006e66:	f7fe f993 	bl	8005190 <ApplyOffsetParams>
//---- ApplyGain(gain,vel_kp,vel_ki,omega_kp,omega_ki,wall_kp,wall_kd, angle_kp,angle_kd)
	ApplyGain(&gain_search1,3.5f,0.01f,0.06f,0.002f,0.003f,0.00f,0.005f,0.0f);
 8006e6a:	eddf 3a79 	vldr	s7, [pc, #484]	; 8007050 <VariableInit+0x274>
 8006e6e:	ed9f 3a79 	vldr	s6, [pc, #484]	; 8007054 <VariableInit+0x278>
 8006e72:	eddf 2a77 	vldr	s5, [pc, #476]	; 8007050 <VariableInit+0x274>
 8006e76:	ed9f 2a78 	vldr	s4, [pc, #480]	; 8007058 <VariableInit+0x27c>
 8006e7a:	eddf 1a78 	vldr	s3, [pc, #480]	; 800705c <VariableInit+0x280>
 8006e7e:	ed9f 1a78 	vldr	s2, [pc, #480]	; 8007060 <VariableInit+0x284>
 8006e82:	eddf 0a78 	vldr	s1, [pc, #480]	; 8007064 <VariableInit+0x288>
 8006e86:	eeb0 0a0c 	vmov.f32	s0, #12	; 0x40600000  3.5
 8006e8a:	4877      	ldr	r0, [pc, #476]	; (8007068 <VariableInit+0x28c>)
 8006e8c:	f7fe f9b6 	bl	80051fc <ApplyGain>

//***Make Fast Parameter***//
	//----	CalculateNormalParams(&params_Structure,big_velocity,velocity,accel)
	CalculateNormalParams(&params_short1,1.0f,0.40f,4.0f);
 8006e90:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8006e94:	eddf 0a6c 	vldr	s1, [pc, #432]	; 8007048 <VariableInit+0x26c>
 8006e98:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006e9c:	4873      	ldr	r0, [pc, #460]	; (800706c <VariableInit+0x290>)
 8006e9e:	f7fe f893 	bl	8004fc8 <CalculateNormalParams>
	CalculateBigParams(&params_short1, 0.40f, 4.0f);
 8006ea2:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8006ea6:	ed9f 0a68 	vldr	s0, [pc, #416]	; 8007048 <VariableInit+0x26c>
 8006eaa:	4870      	ldr	r0, [pc, #448]	; (800706c <VariableInit+0x290>)
 8006eac:	f7fe f8e8 	bl	8005080 <CalculateBigParams>
	//----  AssignOffsetParams(&params_search1, turn90_before, turn90_after, big90_before, big90_after, big180_before, big180_after);
	ApplyOffsetParams(&params_short1,30,30,47,68,23,70,0.0f,0.0f);
 8006eb0:	2346      	movs	r3, #70	; 0x46
 8006eb2:	9302      	str	r3, [sp, #8]
 8006eb4:	2317      	movs	r3, #23
 8006eb6:	9301      	str	r3, [sp, #4]
 8006eb8:	2344      	movs	r3, #68	; 0x44
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	eddf 0a64 	vldr	s1, [pc, #400]	; 8007050 <VariableInit+0x274>
 8006ec0:	ed9f 0a63 	vldr	s0, [pc, #396]	; 8007050 <VariableInit+0x274>
 8006ec4:	232f      	movs	r3, #47	; 0x2f
 8006ec6:	221e      	movs	r2, #30
 8006ec8:	211e      	movs	r1, #30
 8006eca:	4868      	ldr	r0, [pc, #416]	; (800706c <VariableInit+0x290>)
 8006ecc:	f7fe f960 	bl	8005190 <ApplyOffsetParams>
	//---- ApplyGain(gain,vel_kp,vel_ki,omega_kp,omega_ki,wall_kp,wall_kd, angle_kp,angle_kd)
	ApplyGain(&gain_short1,3.5f,0.01f,0.06f,0.002f,0.003f,0.00f,0.005f,0.0f);
 8006ed0:	eddf 3a5f 	vldr	s7, [pc, #380]	; 8007050 <VariableInit+0x274>
 8006ed4:	ed9f 3a5f 	vldr	s6, [pc, #380]	; 8007054 <VariableInit+0x278>
 8006ed8:	eddf 2a5d 	vldr	s5, [pc, #372]	; 8007050 <VariableInit+0x274>
 8006edc:	ed9f 2a5e 	vldr	s4, [pc, #376]	; 8007058 <VariableInit+0x27c>
 8006ee0:	eddf 1a5e 	vldr	s3, [pc, #376]	; 800705c <VariableInit+0x280>
 8006ee4:	ed9f 1a5e 	vldr	s2, [pc, #376]	; 8007060 <VariableInit+0x284>
 8006ee8:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8007064 <VariableInit+0x288>
 8006eec:	eeb0 0a0c 	vmov.f32	s0, #12	; 0x40600000  3.5
 8006ef0:	485f      	ldr	r0, [pc, #380]	; (8007070 <VariableInit+0x294>)
 8006ef2:	f7fe f983 	bl	80051fc <ApplyGain>

//***Make Second Parameter***//
	//----	CalculateNormalParams(&params_Structure,big_velocity,velocity,accel)
	CalculateNormalParams(&params_short2,2.0f,0.80f, 4.0f);
 8006ef6:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 8006efa:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8007074 <VariableInit+0x298>
 8006efe:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8006f02:	485d      	ldr	r0, [pc, #372]	; (8007078 <VariableInit+0x29c>)
 8006f04:	f7fe f860 	bl	8004fc8 <CalculateNormalParams>
	CalculateBigParams(&params_short2, 0.80f, 4.0f);
 8006f08:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8006f0c:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8007074 <VariableInit+0x298>
 8006f10:	4859      	ldr	r0, [pc, #356]	; (8007078 <VariableInit+0x29c>)
 8006f12:	f7fe f8b5 	bl	8005080 <CalculateBigParams>
	//----  AssignOffsetParams(&params_search1, turn90_before, turn90_after, big90_before, big90_after, big180_before, big180_after);
	ApplyOffsetParams(&params_short2,25,60,43,60,30,90,10.0f,0.0f);
 8006f16:	235a      	movs	r3, #90	; 0x5a
 8006f18:	9302      	str	r3, [sp, #8]
 8006f1a:	231e      	movs	r3, #30
 8006f1c:	9301      	str	r3, [sp, #4]
 8006f1e:	233c      	movs	r3, #60	; 0x3c
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	eddf 0a4b 	vldr	s1, [pc, #300]	; 8007050 <VariableInit+0x274>
 8006f26:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8006f2a:	232b      	movs	r3, #43	; 0x2b
 8006f2c:	223c      	movs	r2, #60	; 0x3c
 8006f2e:	2119      	movs	r1, #25
 8006f30:	4851      	ldr	r0, [pc, #324]	; (8007078 <VariableInit+0x29c>)
 8006f32:	f7fe f92d 	bl	8005190 <ApplyOffsetParams>
	//---- ApplyGain(gain,vel_kp,vel_ki,omega_kp,omega_ki,wall_kp,wall_kd, angle_kp,angle_kd)
	ApplyGain(&gain_short2,3.5f,0.01f,0.06f,0.002f,0.005f,0.00f,0.10f,0.0f);
 8006f36:	eddf 3a46 	vldr	s7, [pc, #280]	; 8007050 <VariableInit+0x274>
 8006f3a:	ed9f 3a50 	vldr	s6, [pc, #320]	; 800707c <VariableInit+0x2a0>
 8006f3e:	eddf 2a44 	vldr	s5, [pc, #272]	; 8007050 <VariableInit+0x274>
 8006f42:	ed9f 2a44 	vldr	s4, [pc, #272]	; 8007054 <VariableInit+0x278>
 8006f46:	eddf 1a45 	vldr	s3, [pc, #276]	; 800705c <VariableInit+0x280>
 8006f4a:	ed9f 1a45 	vldr	s2, [pc, #276]	; 8007060 <VariableInit+0x284>
 8006f4e:	eddf 0a45 	vldr	s1, [pc, #276]	; 8007064 <VariableInit+0x288>
 8006f52:	eeb0 0a0c 	vmov.f32	s0, #12	; 0x40600000  3.5
 8006f56:	484a      	ldr	r0, [pc, #296]	; (8007080 <VariableInit+0x2a4>)
 8006f58:	f7fe f950 	bl	80051fc <ApplyGain>

	SetParams(&params_search1);
 8006f5c:	483b      	ldr	r0, [pc, #236]	; (800704c <VariableInit+0x270>)
 8006f5e:	f7fd fed7 	bl	8004d10 <SetParams>
	SetGain(&gain_search1);
 8006f62:	4841      	ldr	r0, [pc, #260]	; (8007068 <VariableInit+0x28c>)
 8006f64:	f7fd ff4c 	bl	8004e00 <SetGain>


	MF.FLAGS = 0x00;
 8006f68:	4b46      	ldr	r3, [pc, #280]	; (8007084 <VariableInit+0x2a8>)
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	801a      	strh	r2, [r3, #0]
	goal_x = GOAL_X;
 8006f6e:	4b46      	ldr	r3, [pc, #280]	; (8007088 <VariableInit+0x2ac>)
 8006f70:	2203      	movs	r2, #3
 8006f72:	801a      	strh	r2, [r3, #0]
	goal_y = GOAL_Y;
 8006f74:	4b45      	ldr	r3, [pc, #276]	; (800708c <VariableInit+0x2b0>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	801a      	strh	r2, [r3, #0]
	InitializeMap();
 8006f7a:	f000 fe1d 	bl	8007bb8 <InitializeMap>
	MOUSE.X = 0;
 8006f7e:	4b44      	ldr	r3, [pc, #272]	; (8007090 <VariableInit+0x2b4>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	701a      	strb	r2, [r3, #0]
	MOUSE.Y = 0;
 8006f84:	4b42      	ldr	r3, [pc, #264]	; (8007090 <VariableInit+0x2b4>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	705a      	strb	r2, [r3, #1]
	MOUSE.DIR = 0;
 8006f8a:	4b41      	ldr	r3, [pc, #260]	; (8007090 <VariableInit+0x2b4>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	709a      	strb	r2, [r3, #2]
	utsutsu_time = 0;
 8006f90:	4b40      	ldr	r3, [pc, #256]	; (8007094 <VariableInit+0x2b8>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	801a      	strh	r2, [r3, #0]

	//Gain for Convert AD Value to Voltage
	Kvolt = MASS / 2 * DIA_SPUR_mm / DIA_PINI_mm * RADIUS_WHEEL_mm / Ktolk * Rmotor;
 8006f96:	4b40      	ldr	r3, [pc, #256]	; (8007098 <VariableInit+0x2bc>)
 8006f98:	4a40      	ldr	r2, [pc, #256]	; (800709c <VariableInit+0x2c0>)
 8006f9a:	601a      	str	r2, [r3, #0]
	//Gain for Convert Encoder Pulse to Physical Unit
	Kxr =  RADIUS_WHEEL_mm * DIA_PINI_mm / DIA_SPUR_mm * 2 * Pi / 4096;
 8006f9c:	4b40      	ldr	r3, [pc, #256]	; (80070a0 <VariableInit+0x2c4>)
 8006f9e:	4a41      	ldr	r2, [pc, #260]	; (80070a4 <VariableInit+0x2c8>)
 8006fa0:	601a      	str	r2, [r3, #0]

	printf("Array Delete Start\n");
 8006fa2:	4841      	ldr	r0, [pc, #260]	; (80070a8 <VariableInit+0x2cc>)
 8006fa4:	f004 ff14 	bl	800bdd0 <puts>
	for(i=0;i<MEMORY;i++){
 8006fa8:	2300      	movs	r3, #0
 8006faa:	80fb      	strh	r3, [r7, #6]
 8006fac:	e01e      	b.n	8006fec <VariableInit+0x210>
		test1[i] = 0;
 8006fae:	88fb      	ldrh	r3, [r7, #6]
 8006fb0:	4a3e      	ldr	r2, [pc, #248]	; (80070ac <VariableInit+0x2d0>)
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f04f 0200 	mov.w	r2, #0
 8006fba:	601a      	str	r2, [r3, #0]
		test2[i] = 0;
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	4a3c      	ldr	r2, [pc, #240]	; (80070b0 <VariableInit+0x2d4>)
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f04f 0200 	mov.w	r2, #0
 8006fc8:	601a      	str	r2, [r3, #0]
		test3[i] = 0;
 8006fca:	88fb      	ldrh	r3, [r7, #6]
 8006fcc:	4a39      	ldr	r2, [pc, #228]	; (80070b4 <VariableInit+0x2d8>)
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f04f 0200 	mov.w	r2, #0
 8006fd6:	601a      	str	r2, [r3, #0]
		test4[i] = 0;
 8006fd8:	88fb      	ldrh	r3, [r7, #6]
 8006fda:	4a37      	ldr	r2, [pc, #220]	; (80070b8 <VariableInit+0x2dc>)
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4413      	add	r3, r2
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	601a      	str	r2, [r3, #0]
	for(i=0;i<MEMORY;i++){
 8006fe6:	88fb      	ldrh	r3, [r7, #6]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	80fb      	strh	r3, [r7, #6]
 8006fec:	88fb      	ldrh	r3, [r7, #6]
 8006fee:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8006ff2:	d3dc      	bcc.n	8006fae <VariableInit+0x1d2>
	}
	printf("Array Delete Completed\n");
 8006ff4:	4831      	ldr	r0, [pc, #196]	; (80070bc <VariableInit+0x2e0>)
 8006ff6:	f004 feeb 	bl	800bdd0 <puts>

	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	2101      	movs	r1, #1
 8006ffe:	4830      	ldr	r0, [pc, #192]	; (80070c0 <VariableInit+0x2e4>)
 8007000:	f7fb fa96 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 8007004:	2201      	movs	r2, #1
 8007006:	2102      	movs	r1, #2
 8007008:	482d      	ldr	r0, [pc, #180]	; (80070c0 <VariableInit+0x2e4>)
 800700a:	f7fb fa91 	bl	8002530 <HAL_GPIO_WritePin>

}
 800700e:	bf00      	nop
 8007010:	3708      	adds	r7, #8
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	20010658 	.word	0x20010658
 800701c:	200086b0 	.word	0x200086b0
 8007020:	2000875c 	.word	0x2000875c
 8007024:	2000c7a4 	.word	0x2000c7a4
 8007028:	2000869c 	.word	0x2000869c
 800702c:	2000c64c 	.word	0x2000c64c
 8007030:	20000278 	.word	0x20000278
 8007034:	200003a8 	.word	0x200003a8
 8007038:	2000028c 	.word	0x2000028c
 800703c:	200086c4 	.word	0x200086c4
 8007040:	20010638 	.word	0x20010638
 8007044:	20008740 	.word	0x20008740
 8007048:	3ecccccd 	.word	0x3ecccccd
 800704c:	2000870c 	.word	0x2000870c
 8007050:	00000000 	.word	0x00000000
 8007054:	3ba3d70a 	.word	0x3ba3d70a
 8007058:	3b449ba6 	.word	0x3b449ba6
 800705c:	3b03126f 	.word	0x3b03126f
 8007060:	3d75c28f 	.word	0x3d75c28f
 8007064:	3c23d70a 	.word	0x3c23d70a
 8007068:	2000c684 	.word	0x2000c684
 800706c:	200047e4 	.word	0x200047e4
 8007070:	2000c664 	.word	0x2000c664
 8007074:	3f4ccccd 	.word	0x3f4ccccd
 8007078:	20000904 	.word	0x20000904
 800707c:	3dcccccd 	.word	0x3dcccccd
 8007080:	200047bc 	.word	0x200047bc
 8007084:	20010650 	.word	0x20010650
 8007088:	2000875a 	.word	0x2000875a
 800708c:	20008698 	.word	0x20008698
 8007090:	20008708 	.word	0x20008708
 8007094:	20008758 	.word	0x20008758
 8007098:	2001065c 	.word	0x2001065c
 800709c:	3fde6e2a 	.word	0x3fde6e2a
 80070a0:	20008770 	.word	0x20008770
 80070a4:	3b6a927e 	.word	0x3b6a927e
 80070a8:	0800de10 	.word	0x0800de10
 80070ac:	2000093c 	.word	0x2000093c
 80070b0:	200087cc 	.word	0x200087cc
 80070b4:	2000c7b8 	.word	0x2000c7b8
 80070b8:	20004818 	.word	0x20004818
 80070bc:	0800de24 	.word	0x0800de24
 80070c0:	40020400 	.word	0x40020400
 80070c4:	00000000 	.word	0x00000000

080070c8 <HAL_TIM_PeriodElapsedCallback>:
#include "tim.h"

#define AD_WAIT_US 15

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070c8:	b5b0      	push	{r4, r5, r7, lr}
 80070ca:	b090      	sub	sp, #64	; 0x40
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfigOC;
	uint8_t buff = 0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	float wall_gain_fix_r = 1.0f;
 80070d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80070da:	63bb      	str	r3, [r7, #56]	; 0x38
	float wall_gain_fix_l = 1.0f;
 80070dc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80070e0:	637b      	str	r3, [r7, #52]	; 0x34
	float duty_right = 0.0f;
 80070e2:	f04f 0300 	mov.w	r3, #0
 80070e6:	633b      	str	r3, [r7, #48]	; 0x30
	float duty_left = 0.0f;
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	float angle_out;

	if(htim->Instance == htim6.Instance){
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	4bbb      	ldr	r3, [pc, #748]	; (80073e0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	f040 852f 	bne.w	8007b5a <HAL_TIM_PeriodElapsedCallback+0xa92>
		switch(tp){
 80070fc:	4bb9      	ldr	r3, [pc, #740]	; (80073e4 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b03      	cmp	r3, #3
 8007104:	f200 851a 	bhi.w	8007b3c <HAL_TIM_PeriodElapsedCallback+0xa74>
 8007108:	a201      	add	r2, pc, #4	; (adr r2, 8007110 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800710a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710e:	bf00      	nop
 8007110:	08007121 	.word	0x08007121
 8007114:	08007375 	.word	0x08007375
 8007118:	080073c5 	.word	0x080073c5
 800711c:	0800784d 	.word	0x0800784d
		case 0:
			HAL_GPIO_WritePin(LED_L_GPIO_Port, LED_L_Pin,SET);
 8007120:	2201      	movs	r2, #1
 8007122:	2140      	movs	r1, #64	; 0x40
 8007124:	48b0      	ldr	r0, [pc, #704]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8007126:	f7fb fa03 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,SET);
 800712a:	2201      	movs	r2, #1
 800712c:	2108      	movs	r1, #8
 800712e:	48ae      	ldr	r0, [pc, #696]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8007130:	f7fb f9fe 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,SET);
 8007134:	2201      	movs	r2, #1
 8007136:	2104      	movs	r1, #4
 8007138:	48ac      	ldr	r0, [pc, #688]	; (80073ec <HAL_TIM_PeriodElapsedCallback+0x324>)
 800713a:	f7fb f9f9 	bl	8002530 <HAL_GPIO_WritePin>

			Tim6WaitUs(AD_WAIT_US);
 800713e:	200f      	movs	r0, #15
 8007140:	f002 fbd0 	bl	80098e4 <Tim6WaitUs>

			wall_l.val = GetADC(&hadc1,ADC_CHANNEL_4);
 8007144:	2104      	movs	r1, #4
 8007146:	48aa      	ldr	r0, [pc, #680]	; (80073f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007148:	f002 fd2e 	bl	8009ba8 <GetADC>
 800714c:	4603      	mov	r3, r0
 800714e:	461a      	mov	r2, r3
 8007150:	4ba8      	ldr	r3, [pc, #672]	; (80073f4 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8007152:	601a      	str	r2, [r3, #0]
			wall_ff.val = GetADC(&hadc1,ADC_CHANNEL_2);
 8007154:	2102      	movs	r1, #2
 8007156:	48a6      	ldr	r0, [pc, #664]	; (80073f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007158:	f002 fd26 	bl	8009ba8 <GetADC>
 800715c:	4603      	mov	r3, r0
 800715e:	461a      	mov	r2, r3
 8007160:	4ba5      	ldr	r3, [pc, #660]	; (80073f8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8007162:	601a      	str	r2, [r3, #0]
			wall_fr.val = GetADC(&hadc1,ADC_CHANNEL_0);
 8007164:	2100      	movs	r1, #0
 8007166:	48a2      	ldr	r0, [pc, #648]	; (80073f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007168:	f002 fd1e 	bl	8009ba8 <GetADC>
 800716c:	4603      	mov	r3, r0
 800716e:	461a      	mov	r2, r3
 8007170:	4ba2      	ldr	r3, [pc, #648]	; (80073fc <HAL_TIM_PeriodElapsedCallback+0x334>)
 8007172:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(LED_L_GPIO_Port, LED_L_Pin,RESET);
 8007174:	2200      	movs	r2, #0
 8007176:	2140      	movs	r1, #64	; 0x40
 8007178:	489b      	ldr	r0, [pc, #620]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800717a:	f7fb f9d9 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,RESET);
 800717e:	2200      	movs	r2, #0
 8007180:	2108      	movs	r1, #8
 8007182:	4899      	ldr	r0, [pc, #612]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8007184:	f7fb f9d4 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,RESET);
 8007188:	2200      	movs	r2, #0
 800718a:	2104      	movs	r1, #4
 800718c:	4897      	ldr	r0, [pc, #604]	; (80073ec <HAL_TIM_PeriodElapsedCallback+0x324>)
 800718e:	f7fb f9cf 	bl	8002530 <HAL_GPIO_WritePin>

			//====Velocity Control====
			if(MF.FLAG.VCTRL){
 8007192:	4b9b      	ldr	r3, [pc, #620]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8007194:	785b      	ldrb	r3, [r3, #1]
 8007196:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d06c      	beq.n	800727a <HAL_TIM_PeriodElapsedCallback+0x1b2>
				if(MF.FLAG.DECL)
 80071a0:	4b97      	ldr	r3, [pc, #604]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d02f      	beq.n	800720e <HAL_TIM_PeriodElapsedCallback+0x146>
				{
					center.vel_target -= params_now.accel * 0.001;
 80071ae:	4b95      	ldr	r3, [pc, #596]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7f9 f9c8 	bl	8000548 <__aeabi_f2d>
 80071b8:	4604      	mov	r4, r0
 80071ba:	460d      	mov	r5, r1
 80071bc:	4b92      	ldr	r3, [pc, #584]	; (8007408 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7f9 f9c1 	bl	8000548 <__aeabi_f2d>
 80071c6:	a384      	add	r3, pc, #528	; (adr r3, 80073d8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80071c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071cc:	f7f9 fa14 	bl	80005f8 <__aeabi_dmul>
 80071d0:	4602      	mov	r2, r0
 80071d2:	460b      	mov	r3, r1
 80071d4:	4620      	mov	r0, r4
 80071d6:	4629      	mov	r1, r5
 80071d8:	f7f9 f856 	bl	8000288 <__aeabi_dsub>
 80071dc:	4603      	mov	r3, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	4618      	mov	r0, r3
 80071e2:	4621      	mov	r1, r4
 80071e4:	f7f9 fce0 	bl	8000ba8 <__aeabi_d2f>
 80071e8:	4602      	mov	r2, r0
 80071ea:	4b86      	ldr	r3, [pc, #536]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80071ec:	605a      	str	r2, [r3, #4]
					if(center.vel_target < center.velocity_min) center.vel_target = center.velocity_min;
 80071ee:	4b85      	ldr	r3, [pc, #532]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80071f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80071f4:	4b83      	ldr	r3, [pc, #524]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80071f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80071fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80071fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007202:	d53a      	bpl.n	800727a <HAL_TIM_PeriodElapsedCallback+0x1b2>
 8007204:	4b7f      	ldr	r3, [pc, #508]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	4a7e      	ldr	r2, [pc, #504]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800720a:	6053      	str	r3, [r2, #4]
 800720c:	e035      	b.n	800727a <HAL_TIM_PeriodElapsedCallback+0x1b2>
				}
				else if(MF.FLAG.ACCL)
 800720e:	4b7c      	ldr	r3, [pc, #496]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d02e      	beq.n	800727a <HAL_TIM_PeriodElapsedCallback+0x1b2>
				{
					center.vel_target += params_now.accel * 0.001;
 800721c:	4b79      	ldr	r3, [pc, #484]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	4618      	mov	r0, r3
 8007222:	f7f9 f991 	bl	8000548 <__aeabi_f2d>
 8007226:	4604      	mov	r4, r0
 8007228:	460d      	mov	r5, r1
 800722a:	4b77      	ldr	r3, [pc, #476]	; (8007408 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	4618      	mov	r0, r3
 8007230:	f7f9 f98a 	bl	8000548 <__aeabi_f2d>
 8007234:	a368      	add	r3, pc, #416	; (adr r3, 80073d8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8007236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723a:	f7f9 f9dd 	bl	80005f8 <__aeabi_dmul>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4620      	mov	r0, r4
 8007244:	4629      	mov	r1, r5
 8007246:	f7f9 f821 	bl	800028c <__adddf3>
 800724a:	4603      	mov	r3, r0
 800724c:	460c      	mov	r4, r1
 800724e:	4618      	mov	r0, r3
 8007250:	4621      	mov	r1, r4
 8007252:	f7f9 fca9 	bl	8000ba8 <__aeabi_d2f>
 8007256:	4602      	mov	r2, r0
 8007258:	4b6a      	ldr	r3, [pc, #424]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800725a:	605a      	str	r2, [r3, #4]
					if(center.vel_target > center.velocity_max)		center.vel_target = center.velocity_max;
 800725c:	4b69      	ldr	r3, [pc, #420]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800725e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007262:	4b68      	ldr	r3, [pc, #416]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007264:	edd3 7a03 	vldr	s15, [r3, #12]
 8007268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800726c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007270:	dd03      	ble.n	800727a <HAL_TIM_PeriodElapsedCallback+0x1b2>
 8007272:	4b64      	ldr	r3, [pc, #400]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	4a63      	ldr	r2, [pc, #396]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007278:	6053      	str	r3, [r2, #4]
				}
			}
			//========
			if(MF.FLAG.WCTRL){
 800727a:	4b61      	ldr	r3, [pc, #388]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800727c:	785b      	ldrb	r3, [r3, #1]
 800727e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	f000 8456 	beq.w	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>
				if(MF.FLAG.WDECL){
 800728a:	4b5d      	ldr	r3, [pc, #372]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b00      	cmp	r3, #0
 8007296:	d032      	beq.n	80072fe <HAL_TIM_PeriodElapsedCallback+0x236>
					center.omega_target -= center.omega_accel * 0.001;
 8007298:	4b5a      	ldr	r3, [pc, #360]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800729a:	6a1b      	ldr	r3, [r3, #32]
 800729c:	4618      	mov	r0, r3
 800729e:	f7f9 f953 	bl	8000548 <__aeabi_f2d>
 80072a2:	4604      	mov	r4, r0
 80072a4:	460d      	mov	r5, r1
 80072a6:	4b57      	ldr	r3, [pc, #348]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7f9 f94c 	bl	8000548 <__aeabi_f2d>
 80072b0:	a349      	add	r3, pc, #292	; (adr r3, 80073d8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f7f9 f99f 	bl	80005f8 <__aeabi_dmul>
 80072ba:	4602      	mov	r2, r0
 80072bc:	460b      	mov	r3, r1
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f8 ffe1 	bl	8000288 <__aeabi_dsub>
 80072c6:	4603      	mov	r3, r0
 80072c8:	460c      	mov	r4, r1
 80072ca:	4618      	mov	r0, r3
 80072cc:	4621      	mov	r1, r4
 80072ce:	f7f9 fc6b 	bl	8000ba8 <__aeabi_d2f>
 80072d2:	4602      	mov	r2, r0
 80072d4:	4b4b      	ldr	r3, [pc, #300]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072d6:	621a      	str	r2, [r3, #32]
					if(center.omega_target < center.velocity_min)	center.omega_target = center.velocity_min;
 80072d8:	4b4a      	ldr	r3, [pc, #296]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072da:	ed93 7a08 	vldr	s14, [r3, #32]
 80072de:	4b49      	ldr	r3, [pc, #292]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072e0:	edd3 7a04 	vldr	s15, [r3, #16]
 80072e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80072e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072ec:	d401      	bmi.n	80072f2 <HAL_TIM_PeriodElapsedCallback+0x22a>
					if(center.omega_target > center.omega_max)	center.omega_target = center.omega_max;
				}else{
					FailCheck();
				}
			}
			break;
 80072ee:	f000 bc22 	b.w	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>
					if(center.omega_target < center.velocity_min)	center.omega_target = center.velocity_min;
 80072f2:	4b44      	ldr	r3, [pc, #272]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	4a43      	ldr	r2, [pc, #268]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80072f8:	6213      	str	r3, [r2, #32]
			break;
 80072fa:	f000 bc1c 	b.w	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>
				else if(MF.FLAG.WACCL){
 80072fe:	4b40      	ldr	r3, [pc, #256]	; (8007400 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b00      	cmp	r3, #0
 800730a:	d030      	beq.n	800736e <HAL_TIM_PeriodElapsedCallback+0x2a6>
					center.omega_target += center.omega_accel * 0.001;
 800730c:	4b3d      	ldr	r3, [pc, #244]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800730e:	6a1b      	ldr	r3, [r3, #32]
 8007310:	4618      	mov	r0, r3
 8007312:	f7f9 f919 	bl	8000548 <__aeabi_f2d>
 8007316:	4604      	mov	r4, r0
 8007318:	460d      	mov	r5, r1
 800731a:	4b3a      	ldr	r3, [pc, #232]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	4618      	mov	r0, r3
 8007320:	f7f9 f912 	bl	8000548 <__aeabi_f2d>
 8007324:	a32c      	add	r3, pc, #176	; (adr r3, 80073d8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f7f9 f965 	bl	80005f8 <__aeabi_dmul>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4620      	mov	r0, r4
 8007334:	4629      	mov	r1, r5
 8007336:	f7f8 ffa9 	bl	800028c <__adddf3>
 800733a:	4603      	mov	r3, r0
 800733c:	460c      	mov	r4, r1
 800733e:	4618      	mov	r0, r3
 8007340:	4621      	mov	r1, r4
 8007342:	f7f9 fc31 	bl	8000ba8 <__aeabi_d2f>
 8007346:	4602      	mov	r2, r0
 8007348:	4b2e      	ldr	r3, [pc, #184]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800734a:	621a      	str	r2, [r3, #32]
					if(center.omega_target > center.omega_max)	center.omega_target = center.omega_max;
 800734c:	4b2d      	ldr	r3, [pc, #180]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800734e:	ed93 7a08 	vldr	s14, [r3, #32]
 8007352:	4b2c      	ldr	r3, [pc, #176]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007354:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8007358:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800735c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007360:	dc00      	bgt.n	8007364 <HAL_TIM_PeriodElapsedCallback+0x29c>
			break;
 8007362:	e3e8      	b.n	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>
					if(center.omega_target > center.omega_max)	center.omega_target = center.omega_max;
 8007364:	4b27      	ldr	r3, [pc, #156]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8007366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007368:	4a26      	ldr	r2, [pc, #152]	; (8007404 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800736a:	6213      	str	r3, [r2, #32]
			break;
 800736c:	e3e3      	b.n	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>
					FailCheck();
 800736e:	f7fd ff8b 	bl	8005288 <FailCheck>
			break;
 8007372:	e3e0      	b.n	8007b36 <HAL_TIM_PeriodElapsedCallback+0xa6e>

		case 1:
			HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin,SET);
 8007374:	2201      	movs	r2, #1
 8007376:	2108      	movs	r1, #8
 8007378:	481c      	ldr	r0, [pc, #112]	; (80073ec <HAL_TIM_PeriodElapsedCallback+0x324>)
 800737a:	f7fb f8d9 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,SET);
 800737e:	2201      	movs	r2, #1
 8007380:	2180      	movs	r1, #128	; 0x80
 8007382:	4819      	ldr	r0, [pc, #100]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8007384:	f7fb f8d4 	bl	8002530 <HAL_GPIO_WritePin>

			Tim6WaitUs(AD_WAIT_US);
 8007388:	200f      	movs	r0, #15
 800738a:	f002 faab 	bl	80098e4 <Tim6WaitUs>

			wall_r.val 	= 	GetADC(&hadc1,ADC_CHANNEL_1);
 800738e:	2101      	movs	r1, #1
 8007390:	4817      	ldr	r0, [pc, #92]	; (80073f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8007392:	f002 fc09 	bl	8009ba8 <GetADC>
 8007396:	4603      	mov	r3, r0
 8007398:	461a      	mov	r2, r3
 800739a:	4b1c      	ldr	r3, [pc, #112]	; (800740c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800739c:	601a      	str	r2, [r3, #0]
			wall_fl.val = 	GetADC(&hadc1,ADC_CHANNEL_5);
 800739e:	2105      	movs	r1, #5
 80073a0:	4813      	ldr	r0, [pc, #76]	; (80073f0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80073a2:	f002 fc01 	bl	8009ba8 <GetADC>
 80073a6:	4603      	mov	r3, r0
 80073a8:	461a      	mov	r2, r3
 80073aa:	4b19      	ldr	r3, [pc, #100]	; (8007410 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80073ac:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin,RESET);
 80073ae:	2200      	movs	r2, #0
 80073b0:	2108      	movs	r1, #8
 80073b2:	480e      	ldr	r0, [pc, #56]	; (80073ec <HAL_TIM_PeriodElapsedCallback+0x324>)
 80073b4:	f7fb f8bc 	bl	8002530 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,RESET);
 80073b8:	2200      	movs	r2, #0
 80073ba:	2180      	movs	r1, #128	; 0x80
 80073bc:	480a      	ldr	r0, [pc, #40]	; (80073e8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80073be:	f7fb f8b7 	bl	8002530 <HAL_GPIO_WritePin>


			break;
 80073c2:	e3bb      	b.n	8007b3c <HAL_TIM_PeriodElapsedCallback+0xa74>
		case 2:
/*			if(wall_fr.val > wall_fr.threshold)	buff = buff | 0x10;
			if(wall_ff.val > wall_ff.threshold)	buff = buff | 0x04;
			if(wall_fl.val > wall_fl.threshold)	buff = buff | 0x01;
*/
			if(wall_r.val > wall_r.threshold )	wall_gain_fix_r = 1.00f;
 80073c4:	4b11      	ldr	r3, [pc, #68]	; (800740c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a10      	ldr	r2, [pc, #64]	; (800740c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80073ca:	8a12      	ldrh	r2, [r2, #16]
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d921      	bls.n	8007414 <HAL_TIM_PeriodElapsedCallback+0x34c>
 80073d0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80073d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80073d6:	e01f      	b.n	8007418 <HAL_TIM_PeriodElapsedCallback+0x350>
 80073d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80073dc:	3f50624d 	.word	0x3f50624d
 80073e0:	200107bc 	.word	0x200107bc
 80073e4:	20010658 	.word	0x20010658
 80073e8:	40020000 	.word	0x40020000
 80073ec:	40020800 	.word	0x40020800
 80073f0:	2000022c 	.word	0x2000022c
 80073f4:	2000875c 	.word	0x2000875c
 80073f8:	2000c7a4 	.word	0x2000c7a4
 80073fc:	2000c64c 	.word	0x2000c64c
 8007400:	20010650 	.word	0x20010650
 8007404:	200086c4 	.word	0x200086c4
 8007408:	20008798 	.word	0x20008798
 800740c:	2000869c 	.word	0x2000869c
 8007410:	200086b0 	.word	0x200086b0
			else								wall_gain_fix_r = 1.2f;
 8007414:	4b8b      	ldr	r3, [pc, #556]	; (8007644 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8007416:	63bb      	str	r3, [r7, #56]	; 0x38

			if(wall_l.val > wall_l.threshold)	wall_gain_fix_l = 1.0f;
 8007418:	4b8b      	ldr	r3, [pc, #556]	; (8007648 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a8a      	ldr	r2, [pc, #552]	; (8007648 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800741e:	8a12      	ldrh	r2, [r2, #16]
 8007420:	4293      	cmp	r3, r2
 8007422:	d903      	bls.n	800742c <HAL_TIM_PeriodElapsedCallback+0x364>
 8007424:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007428:	637b      	str	r3, [r7, #52]	; 0x34
 800742a:	e001      	b.n	8007430 <HAL_TIM_PeriodElapsedCallback+0x368>
			else								wall_gain_fix_l = 1.2f;
 800742c:	4b85      	ldr	r3, [pc, #532]	; (8007644 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800742e:	637b      	str	r3, [r7, #52]	; 0x34

			UpdateEncoder();
 8007430:	f002 fb20 	bl	8009a74 <UpdateEncoder>
			UpdateGyro();
 8007434:	f002 fab4 	bl	80099a0 <UpdateGyro>

			if(MF.FLAG.WCTRL)
 8007438:	4b84      	ldr	r3, [pc, #528]	; (800764c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800743a:	785b      	ldrb	r3, [r3, #1]
 800743c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d050      	beq.n	80074e8 <HAL_TIM_PeriodElapsedCallback+0x420>
			{
				omega_control.dif = (center.omega_dir * center.omega_target) - center.omega_rad;
 8007446:	4b82      	ldr	r3, [pc, #520]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8007448:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800744c:	ee07 3a90 	vmov	s15, r3
 8007450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007454:	4b7e      	ldr	r3, [pc, #504]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8007456:	edd3 7a08 	vldr	s15, [r3, #32]
 800745a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800745e:	4b7c      	ldr	r3, [pc, #496]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8007460:	edd3 7a06 	vldr	s15, [r3, #24]
 8007464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007468:	4b7a      	ldr	r3, [pc, #488]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800746a:	edc3 7a00 	vstr	s15, [r3]
				omega_control.p_out = gain_now.omega_kp * omega_control.dif;
 800746e:	4b7a      	ldr	r3, [pc, #488]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8007470:	ed93 7a02 	vldr	s14, [r3, #8]
 8007474:	4b77      	ldr	r3, [pc, #476]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8007476:	edd3 7a00 	vldr	s15, [r3]
 800747a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800747e:	4b75      	ldr	r3, [pc, #468]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8007480:	edc3 7a01 	vstr	s15, [r3, #4]
				if((omega_control.i_out >= 0.1f) && (omega_control.dif > 0) ){
 8007484:	4b73      	ldr	r3, [pc, #460]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8007486:	edd3 7a02 	vldr	s15, [r3, #8]
 800748a:	ed9f 7a74 	vldr	s14, [pc, #464]	; 800765c <HAL_TIM_PeriodElapsedCallback+0x594>
 800748e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007496:	db0b      	blt.n	80074b0 <HAL_TIM_PeriodElapsedCallback+0x3e8>
 8007498:	4b6e      	ldr	r3, [pc, #440]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800749a:	edd3 7a00 	vldr	s15, [r3]
 800749e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80074a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a6:	dd03      	ble.n	80074b0 <HAL_TIM_PeriodElapsedCallback+0x3e8>
					omega_control.i_out = 0.1f;
 80074a8:	4b6a      	ldr	r3, [pc, #424]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074aa:	4a6d      	ldr	r2, [pc, #436]	; (8007660 <HAL_TIM_PeriodElapsedCallback+0x598>)
 80074ac:	609a      	str	r2, [r3, #8]
 80074ae:	e00f      	b.n	80074d0 <HAL_TIM_PeriodElapsedCallback+0x408>
				}else{
					omega_control.i_out += gain_now.omega_ki * omega_control.dif;
 80074b0:	4b68      	ldr	r3, [pc, #416]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80074b6:	4b68      	ldr	r3, [pc, #416]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80074b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80074bc:	4b65      	ldr	r3, [pc, #404]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074be:	edd3 7a00 	vldr	s15, [r3]
 80074c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80074c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074ca:	4b62      	ldr	r3, [pc, #392]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074cc:	edc3 7a02 	vstr	s15, [r3, #8]
				}
				omega_control.out = omega_control.p_out + omega_control.i_out;
 80074d0:	4b60      	ldr	r3, [pc, #384]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80074d6:	4b5f      	ldr	r3, [pc, #380]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80074dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074e0:	4b5c      	ldr	r3, [pc, #368]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074e2:	edc3 7a04 	vstr	s15, [r3, #16]
 80074e6:	e003      	b.n	80074f0 <HAL_TIM_PeriodElapsedCallback+0x428>
			}
			else{
				omega_control.out = 0;
 80074e8:	4b5a      	ldr	r3, [pc, #360]	; (8007654 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80074ea:	f04f 0200 	mov.w	r2, #0
 80074ee:	611a      	str	r2, [r3, #16]
			}

			if(MF.FLAG.VCTRL){
 80074f0:	4b56      	ldr	r3, [pc, #344]	; (800764c <HAL_TIM_PeriodElapsedCallback+0x584>)
 80074f2:	785b      	ldrb	r3, [r3, #1]
 80074f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 80b6 	beq.w	800766c <HAL_TIM_PeriodElapsedCallback+0x5a4>
				//
				vel_ctrl_R.dif = (center.vel_target * vel_ctrl_R.dir) - center.velocity;
 8007500:	4b53      	ldr	r3, [pc, #332]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8007502:	ed93 7a01 	vldr	s14, [r3, #4]
 8007506:	4b57      	ldr	r3, [pc, #348]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007508:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800750c:	ee07 3a90 	vmov	s15, r3
 8007510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007514:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007518:	4b4d      	ldr	r3, [pc, #308]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800751a:	edd3 7a00 	vldr	s15, [r3]
 800751e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007522:	4b50      	ldr	r3, [pc, #320]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007524:	edc3 7a00 	vstr	s15, [r3]
				vel_ctrl_L.dif = (center.vel_target * vel_ctrl_L.dir) - center.velocity;
 8007528:	4b49      	ldr	r3, [pc, #292]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 800752a:	ed93 7a01 	vldr	s14, [r3, #4]
 800752e:	4b4e      	ldr	r3, [pc, #312]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8007530:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8007534:	ee07 3a90 	vmov	s15, r3
 8007538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800753c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007540:	4b43      	ldr	r3, [pc, #268]	; (8007650 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8007542:	edd3 7a00 	vldr	s15, [r3]
 8007546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800754a:	4b47      	ldr	r3, [pc, #284]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800754c:	edc3 7a00 	vstr	s15, [r3]

				//P
				vel_ctrl_R.p_out = gain_now.vel_kp * vel_ctrl_R.dif;
 8007550:	4b41      	ldr	r3, [pc, #260]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8007552:	ed93 7a00 	vldr	s14, [r3]
 8007556:	4b43      	ldr	r3, [pc, #268]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007558:	edd3 7a00 	vldr	s15, [r3]
 800755c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007560:	4b40      	ldr	r3, [pc, #256]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007562:	edc3 7a01 	vstr	s15, [r3, #4]
				vel_ctrl_L.p_out = gain_now.vel_kp * vel_ctrl_L.dif;
 8007566:	4b3c      	ldr	r3, [pc, #240]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8007568:	ed93 7a00 	vldr	s14, [r3]
 800756c:	4b3e      	ldr	r3, [pc, #248]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800756e:	edd3 7a00 	vldr	s15, [r3]
 8007572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007576:	4b3c      	ldr	r3, [pc, #240]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8007578:	edc3 7a01 	vstr	s15, [r3, #4]
				//I
				if((vel_ctrl_R.i_out >= 0.1f) && (vel_ctrl_R.dif > 0) ) vel_ctrl_R.i_out = 0.1f;
 800757c:	4b39      	ldr	r3, [pc, #228]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800757e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007582:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800765c <HAL_TIM_PeriodElapsedCallback+0x594>
 8007586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800758a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800758e:	db0b      	blt.n	80075a8 <HAL_TIM_PeriodElapsedCallback+0x4e0>
 8007590:	4b34      	ldr	r3, [pc, #208]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007592:	edd3 7a00 	vldr	s15, [r3]
 8007596:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800759a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800759e:	dd03      	ble.n	80075a8 <HAL_TIM_PeriodElapsedCallback+0x4e0>
 80075a0:	4b30      	ldr	r3, [pc, #192]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80075a2:	4a2f      	ldr	r2, [pc, #188]	; (8007660 <HAL_TIM_PeriodElapsedCallback+0x598>)
 80075a4:	609a      	str	r2, [r3, #8]
 80075a6:	e00f      	b.n	80075c8 <HAL_TIM_PeriodElapsedCallback+0x500>
				else													vel_ctrl_R.i_out += gain_now.vel_ki * vel_ctrl_R.dif;
 80075a8:	4b2e      	ldr	r3, [pc, #184]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80075aa:	ed93 7a02 	vldr	s14, [r3, #8]
 80075ae:	4b2a      	ldr	r3, [pc, #168]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80075b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80075b4:	4b2b      	ldr	r3, [pc, #172]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80075b6:	edd3 7a00 	vldr	s15, [r3]
 80075ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80075be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075c2:	4b28      	ldr	r3, [pc, #160]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80075c4:	edc3 7a02 	vstr	s15, [r3, #8]

				if((vel_ctrl_L.i_out >= 0.1f) && (vel_ctrl_L.dif > 0) )	vel_ctrl_L.i_out = 0.1f;
 80075c8:	4b27      	ldr	r3, [pc, #156]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80075ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80075ce:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800765c <HAL_TIM_PeriodElapsedCallback+0x594>
 80075d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80075d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075da:	db0b      	blt.n	80075f4 <HAL_TIM_PeriodElapsedCallback+0x52c>
 80075dc:	4b22      	ldr	r3, [pc, #136]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80075de:	edd3 7a00 	vldr	s15, [r3]
 80075e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80075e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ea:	dd03      	ble.n	80075f4 <HAL_TIM_PeriodElapsedCallback+0x52c>
 80075ec:	4b1e      	ldr	r3, [pc, #120]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80075ee:	4a1c      	ldr	r2, [pc, #112]	; (8007660 <HAL_TIM_PeriodElapsedCallback+0x598>)
 80075f0:	609a      	str	r2, [r3, #8]
 80075f2:	e00f      	b.n	8007614 <HAL_TIM_PeriodElapsedCallback+0x54c>
				else													vel_ctrl_L.i_out += gain_now.vel_ki * vel_ctrl_L.dif;
 80075f4:	4b1c      	ldr	r3, [pc, #112]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80075f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80075fa:	4b17      	ldr	r3, [pc, #92]	; (8007658 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80075fc:	edd3 6a01 	vldr	s13, [r3, #4]
 8007600:	4b19      	ldr	r3, [pc, #100]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8007602:	edd3 7a00 	vldr	s15, [r3]
 8007606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800760a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800760e:	4b16      	ldr	r3, [pc, #88]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8007610:	edc3 7a02 	vstr	s15, [r3, #8]

				//PID
				vel_ctrl_R.out = vel_ctrl_R.p_out + vel_ctrl_R.i_out;
 8007614:	4b13      	ldr	r3, [pc, #76]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007616:	ed93 7a01 	vldr	s14, [r3, #4]
 800761a:	4b12      	ldr	r3, [pc, #72]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800761c:	edd3 7a02 	vldr	s15, [r3, #8]
 8007620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007624:	4b0f      	ldr	r3, [pc, #60]	; (8007664 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8007626:	edc3 7a04 	vstr	s15, [r3, #16]
				vel_ctrl_L.out = vel_ctrl_L.p_out + vel_ctrl_L.i_out;
 800762a:	4b0f      	ldr	r3, [pc, #60]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800762c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007630:	4b0d      	ldr	r3, [pc, #52]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8007632:	edd3 7a02 	vldr	s15, [r3, #8]
 8007636:	ee77 7a27 	vadd.f32	s15, s14, s15
 800763a:	4b0b      	ldr	r3, [pc, #44]	; (8007668 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800763c:	edc3 7a04 	vstr	s15, [r3, #16]
 8007640:	e01c      	b.n	800767c <HAL_TIM_PeriodElapsedCallback+0x5b4>
 8007642:	bf00      	nop
 8007644:	3f99999a 	.word	0x3f99999a
 8007648:	2000875c 	.word	0x2000875c
 800764c:	20010650 	.word	0x20010650
 8007650:	200086c4 	.word	0x200086c4
 8007654:	2000028c 	.word	0x2000028c
 8007658:	200008c4 	.word	0x200008c4
 800765c:	3dcccccd 	.word	0x3dcccccd
 8007660:	3dcccccd 	.word	0x3dcccccd
 8007664:	20000278 	.word	0x20000278
 8007668:	200003a8 	.word	0x200003a8
			}else{
				vel_ctrl_R.out = 0;
 800766c:	4bb7      	ldr	r3, [pc, #732]	; (800794c <HAL_TIM_PeriodElapsedCallback+0x884>)
 800766e:	f04f 0200 	mov.w	r2, #0
 8007672:	611a      	str	r2, [r3, #16]
				vel_ctrl_L.out = 0;
 8007674:	4bb6      	ldr	r3, [pc, #728]	; (8007950 <HAL_TIM_PeriodElapsedCallback+0x888>)
 8007676:	f04f 0200 	mov.w	r2, #0
 800767a:	611a      	str	r2, [r3, #16]
			}

			if(MF.FLAG.CTRL && (center.vel_target > 0.1f)){
 800767c:	4bb5      	ldr	r3, [pc, #724]	; (8007954 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 80d7 	beq.w	800783a <HAL_TIM_PeriodElapsedCallback+0x772>
 800768c:	4bb2      	ldr	r3, [pc, #712]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 800768e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007692:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800795c <HAL_TIM_PeriodElapsedCallback+0x894>
 8007696:	eef4 7ac7 	vcmpe.f32	s15, s14
 800769a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800769e:	f340 80cc 	ble.w	800783a <HAL_TIM_PeriodElapsedCallback+0x772>
				wall_l.dif = wall_l.val - wall_l.base;
 80076a2:	4baf      	ldr	r3, [pc, #700]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	4bad      	ldr	r3, [pc, #692]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	b21a      	sxth	r2, r3
 80076b6:	4baa      	ldr	r3, [pc, #680]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076b8:	80da      	strh	r2, [r3, #6]
				wall_r.dif = wall_r.val - wall_r.base;
 80076ba:	4baa      	ldr	r3, [pc, #680]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	b29a      	uxth	r2, r3
 80076c0:	4ba8      	ldr	r3, [pc, #672]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80076c2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	b21a      	sxth	r2, r3
 80076ce:	4ba5      	ldr	r3, [pc, #660]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80076d0:	80da      	strh	r2, [r3, #6]
				wall_l.diff = wall_l.dif - wall_l.pre;
 80076d2:	4ba3      	ldr	r3, [pc, #652]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076d4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80076d8:	b29a      	uxth	r2, r3
 80076da:	4ba1      	ldr	r3, [pc, #644]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	1ad3      	subs	r3, r2, r3
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	b21a      	sxth	r2, r3
 80076e8:	4b9d      	ldr	r3, [pc, #628]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80076ea:	815a      	strh	r2, [r3, #10]
				wall_r.diff = wall_r.dif - wall_r.pre;
 80076ec:	4b9d      	ldr	r3, [pc, #628]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80076ee:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80076f2:	b29a      	uxth	r2, r3
 80076f4:	4b9b      	ldr	r3, [pc, #620]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80076f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	b29b      	uxth	r3, r3
 8007700:	b21a      	sxth	r2, r3
 8007702:	4b98      	ldr	r3, [pc, #608]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8007704:	815a      	strh	r2, [r3, #10]
				if(SREF_MIN_L < wall_l.dif && wall_l.dif < SREF_MAX_L){
 8007706:	4b96      	ldr	r3, [pc, #600]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007708:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800770c:	2b06      	cmp	r3, #6
 800770e:	dd32      	ble.n	8007776 <HAL_TIM_PeriodElapsedCallback+0x6ae>
 8007710:	4b93      	ldr	r3, [pc, #588]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007712:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8007716:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800771a:	da2c      	bge.n	8007776 <HAL_TIM_PeriodElapsedCallback+0x6ae>
					buff = buff | 0x03;
 800771c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007720:	f043 0303 	orr.w	r3, r3, #3
 8007724:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					wall_l.out = wall_gain_fix_l * gain_search1.wall_kp * wall_l.dif;
 8007728:	4b8f      	ldr	r3, [pc, #572]	; (8007968 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800772a:	ed93 7a04 	vldr	s14, [r3, #16]
 800772e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8007732:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007736:	4b8a      	ldr	r3, [pc, #552]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007738:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800773c:	ee07 3a90 	vmov	s15, r3
 8007740:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007748:	4b85      	ldr	r3, [pc, #532]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 800774a:	edc3 7a03 	vstr	s15, [r3, #12]
					wall_l.out += gain_search1.wall_kd * wall_l.diff;
 800774e:	4b84      	ldr	r3, [pc, #528]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007750:	ed93 7a03 	vldr	s14, [r3, #12]
 8007754:	4b84      	ldr	r3, [pc, #528]	; (8007968 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8007756:	edd3 6a05 	vldr	s13, [r3, #20]
 800775a:	4b81      	ldr	r3, [pc, #516]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 800775c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8007760:	ee07 3a90 	vmov	s15, r3
 8007764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800776c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007770:	4b7b      	ldr	r3, [pc, #492]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007772:	edc3 7a03 	vstr	s15, [r3, #12]
				}
				if(SREF_MIN_R < wall_r.dif && wall_r.dif < SREF_MAX_R){
 8007776:	4b7b      	ldr	r3, [pc, #492]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8007778:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800777c:	2b06      	cmp	r3, #6
 800777e:	dd32      	ble.n	80077e6 <HAL_TIM_PeriodElapsedCallback+0x71e>
 8007780:	4b78      	ldr	r3, [pc, #480]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8007782:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8007786:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800778a:	da2c      	bge.n	80077e6 <HAL_TIM_PeriodElapsedCallback+0x71e>
					buff = buff | 0x18;
 800778c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007790:	f043 0318 	orr.w	r3, r3, #24
 8007794:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					wall_r.out = wall_gain_fix_r * gain_search1.wall_kp * wall_r.dif;
 8007798:	4b73      	ldr	r3, [pc, #460]	; (8007968 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800779a:	ed93 7a04 	vldr	s14, [r3, #16]
 800779e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80077a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80077a6:	4b6f      	ldr	r3, [pc, #444]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077a8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80077ac:	ee07 3a90 	vmov	s15, r3
 80077b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077b8:	4b6a      	ldr	r3, [pc, #424]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077ba:	edc3 7a03 	vstr	s15, [r3, #12]
					wall_r.out += gain_search1.wall_kd * wall_r.diff;
 80077be:	4b69      	ldr	r3, [pc, #420]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077c0:	ed93 7a03 	vldr	s14, [r3, #12]
 80077c4:	4b68      	ldr	r3, [pc, #416]	; (8007968 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 80077c6:	edd3 6a05 	vldr	s13, [r3, #20]
 80077ca:	4b66      	ldr	r3, [pc, #408]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077cc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80077d0:	ee07 3a90 	vmov	s15, r3
 80077d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80077dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80077e0:	4b60      	ldr	r3, [pc, #384]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077e2:	edc3 7a03 	vstr	s15, [r3, #12]
				}

				if(wall_r.out > 0.1f) wall_r.out = 0.1f;
 80077e6:	4b5f      	ldr	r3, [pc, #380]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80077ec:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 800795c <HAL_TIM_PeriodElapsedCallback+0x894>
 80077f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80077f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077f8:	dd02      	ble.n	8007800 <HAL_TIM_PeriodElapsedCallback+0x738>
 80077fa:	4b5a      	ldr	r3, [pc, #360]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80077fc:	4a5b      	ldr	r2, [pc, #364]	; (800796c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 80077fe:	60da      	str	r2, [r3, #12]
				if(wall_l.out > 0.1f) wall_l.out = 0.1f;
 8007800:	4b57      	ldr	r3, [pc, #348]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007802:	edd3 7a03 	vldr	s15, [r3, #12]
 8007806:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800795c <HAL_TIM_PeriodElapsedCallback+0x894>
 800780a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800780e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007812:	dd02      	ble.n	800781a <HAL_TIM_PeriodElapsedCallback+0x752>
 8007814:	4b52      	ldr	r3, [pc, #328]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007816:	4a55      	ldr	r2, [pc, #340]	; (800796c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 8007818:	60da      	str	r2, [r3, #12]

				wall_l.pre = wall_l.dif;
 800781a:	4b51      	ldr	r3, [pc, #324]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 800781c:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8007820:	4b4f      	ldr	r3, [pc, #316]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007822:	811a      	strh	r2, [r3, #8]
				wall_r.pre = wall_r.dif;
 8007824:	4b4f      	ldr	r3, [pc, #316]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8007826:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800782a:	4b4e      	ldr	r3, [pc, #312]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 800782c:	811a      	strh	r2, [r3, #8]
				wall_ff.pre = wall_ff.val;
 800782e:	4b50      	ldr	r3, [pc, #320]	; (8007970 <HAL_TIM_PeriodElapsedCallback+0x8a8>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	b21a      	sxth	r2, r3
 8007834:	4b4e      	ldr	r3, [pc, #312]	; (8007970 <HAL_TIM_PeriodElapsedCallback+0x8a8>)
 8007836:	811a      	strh	r2, [r3, #8]

			}else {
				wall_r.out = 0;
				wall_l.out = 0;
			}
			break;
 8007838:	e180      	b.n	8007b3c <HAL_TIM_PeriodElapsedCallback+0xa74>
				wall_r.out = 0;
 800783a:	4b4a      	ldr	r3, [pc, #296]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 800783c:	f04f 0200 	mov.w	r2, #0
 8007840:	60da      	str	r2, [r3, #12]
				wall_l.out = 0;
 8007842:	4b47      	ldr	r3, [pc, #284]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007844:	f04f 0200 	mov.w	r2, #0
 8007848:	60da      	str	r2, [r3, #12]
			break;
 800784a:	e177      	b.n	8007b3c <HAL_TIM_PeriodElapsedCallback+0xa74>
		case 3:
			if(MF.FLAG.ACTRL && (center.vel_target > 0.1f)){
 800784c:	4b41      	ldr	r3, [pc, #260]	; (8007954 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 800784e:	785b      	ldrb	r3, [r3, #1]
 8007850:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b00      	cmp	r3, #0
 8007858:	d02c      	beq.n	80078b4 <HAL_TIM_PeriodElapsedCallback+0x7ec>
 800785a:	4b3f      	ldr	r3, [pc, #252]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 800785c:	edd3 7a01 	vldr	s15, [r3, #4]
 8007860:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800795c <HAL_TIM_PeriodElapsedCallback+0x894>
 8007864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800786c:	dd22      	ble.n	80078b4 <HAL_TIM_PeriodElapsedCallback+0x7ec>
				angle_out = gain_now.angle_kp*(center.angle_target - center.angle) + gain_now.angle_kd*(center.angle - center.pre_angle);
 800786e:	4b41      	ldr	r3, [pc, #260]	; (8007974 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 8007870:	ed93 7a06 	vldr	s14, [r3, #24]
 8007874:	4b38      	ldr	r3, [pc, #224]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8007876:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 800787a:	4b37      	ldr	r3, [pc, #220]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 800787c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8007880:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007884:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007888:	4b3a      	ldr	r3, [pc, #232]	; (8007974 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 800788a:	edd3 6a07 	vldr	s13, [r3, #28]
 800788e:	4b32      	ldr	r3, [pc, #200]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8007890:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8007894:	4b30      	ldr	r3, [pc, #192]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8007896:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800789a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800789e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80078a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078a6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				center.pre_angle = center.angle;
 80078aa:	4b2b      	ldr	r3, [pc, #172]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 80078ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ae:	4a2a      	ldr	r2, [pc, #168]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0x890>)
 80078b0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80078b2:	e002      	b.n	80078ba <HAL_TIM_PeriodElapsedCallback+0x7f2>
			}else{
				angle_out = 0.0f;
 80078b4:	f04f 0300 	mov.w	r3, #0
 80078b8:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			duty_left 	= vel_ctrl_L.out - omega_control.out - wall_r.out + wall_l.out  - angle_out;
 80078ba:	4b25      	ldr	r3, [pc, #148]	; (8007950 <HAL_TIM_PeriodElapsedCallback+0x888>)
 80078bc:	ed93 7a04 	vldr	s14, [r3, #16]
 80078c0:	4b2d      	ldr	r3, [pc, #180]	; (8007978 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 80078c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80078c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80078ca:	4b26      	ldr	r3, [pc, #152]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80078cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80078d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80078d4:	4b22      	ldr	r3, [pc, #136]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 80078d6:	edd3 7a03 	vldr	s15, [r3, #12]
 80078da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078de:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80078e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078e6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			duty_right 	= vel_ctrl_R.out + omega_control.out + wall_r.out - wall_l.out + angle_out;
 80078ea:	4b18      	ldr	r3, [pc, #96]	; (800794c <HAL_TIM_PeriodElapsedCallback+0x884>)
 80078ec:	ed93 7a04 	vldr	s14, [r3, #16]
 80078f0:	4b21      	ldr	r3, [pc, #132]	; (8007978 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 80078f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80078f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078fa:	4b1a      	ldr	r3, [pc, #104]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80078fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8007900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007904:	4b16      	ldr	r3, [pc, #88]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8007906:	edd3 7a03 	vldr	s15, [r3, #12]
 800790a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800790e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007916:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

			if(duty_left < 0){
 800791a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800791e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007926:	d52b      	bpl.n	8007980 <HAL_TIM_PeriodElapsedCallback+0x8b8>
				duty_left = -duty_left;
 8007928:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800792c:	eef1 7a67 	vneg.f32	s15, s15
 8007930:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 8007934:	2201      	movs	r2, #1
 8007936:	2101      	movs	r1, #1
 8007938:	4810      	ldr	r0, [pc, #64]	; (800797c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 800793a:	f7fa fdf9 	bl	8002530 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 800793e:	2200      	movs	r2, #0
 8007940:	2102      	movs	r1, #2
 8007942:	480e      	ldr	r0, [pc, #56]	; (800797c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 8007944:	f7fa fdf4 	bl	8002530 <HAL_GPIO_WritePin>
 8007948:	e024      	b.n	8007994 <HAL_TIM_PeriodElapsedCallback+0x8cc>
 800794a:	bf00      	nop
 800794c:	20000278 	.word	0x20000278
 8007950:	200003a8 	.word	0x200003a8
 8007954:	20010650 	.word	0x20010650
 8007958:	200086c4 	.word	0x200086c4
 800795c:	3dcccccd 	.word	0x3dcccccd
 8007960:	2000875c 	.word	0x2000875c
 8007964:	2000869c 	.word	0x2000869c
 8007968:	2000c684 	.word	0x2000c684
 800796c:	3dcccccd 	.word	0x3dcccccd
 8007970:	2000c7a4 	.word	0x2000c7a4
 8007974:	200008c4 	.word	0x200008c4
 8007978:	2000028c 	.word	0x2000028c
 800797c:	40020400 	.word	0x40020400
			}else{
				HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 8007980:	2200      	movs	r2, #0
 8007982:	2101      	movs	r1, #1
 8007984:	4879      	ldr	r0, [pc, #484]	; (8007b6c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8007986:	f7fa fdd3 	bl	8002530 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 800798a:	2201      	movs	r2, #1
 800798c:	2102      	movs	r1, #2
 800798e:	4877      	ldr	r0, [pc, #476]	; (8007b6c <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 8007990:	f7fa fdce 	bl	8002530 <HAL_GPIO_WritePin>
			}

			if(duty_right < 0){
 8007994:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8007998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800799c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a0:	d512      	bpl.n	80079c8 <HAL_TIM_PeriodElapsedCallback+0x900>
				duty_right = -duty_right;
 80079a2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80079a6:	eef1 7a67 	vneg.f32	s15, s15
 80079aa:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
				HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
 80079ae:	2201      	movs	r2, #1
 80079b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80079b4:	486e      	ldr	r0, [pc, #440]	; (8007b70 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 80079b6:	f7fa fdbb 	bl	8002530 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 80079ba:	2200      	movs	r2, #0
 80079bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80079c0:	486b      	ldr	r0, [pc, #428]	; (8007b70 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 80079c2:	f7fa fdb5 	bl	8002530 <HAL_GPIO_WritePin>
 80079c6:	e00b      	b.n	80079e0 <HAL_TIM_PeriodElapsedCallback+0x918>
			}else{
				HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 80079c8:	2200      	movs	r2, #0
 80079ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80079ce:	4868      	ldr	r0, [pc, #416]	; (8007b70 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 80079d0:	f7fa fdae 	bl	8002530 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 80079d4:	2201      	movs	r2, #1
 80079d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80079da:	4865      	ldr	r0, [pc, #404]	; (8007b70 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 80079dc:	f7fa fda8 	bl	8002530 <HAL_GPIO_WritePin>
			}

			if(duty_left > 0.80f) duty_left = 0.80f;
 80079e0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80079e4:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8007b74 <HAL_TIM_PeriodElapsedCallback+0xaac>
 80079e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f0:	dd01      	ble.n	80079f6 <HAL_TIM_PeriodElapsedCallback+0x92e>
 80079f2:	4b61      	ldr	r3, [pc, #388]	; (8007b78 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 80079f4:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(duty_left < 0.01f) duty_left = 0.01f;
 80079f6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80079fa:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8007b7c <HAL_TIM_PeriodElapsedCallback+0xab4>
 80079fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a06:	d501      	bpl.n	8007a0c <HAL_TIM_PeriodElapsedCallback+0x944>
 8007a08:	4b5d      	ldr	r3, [pc, #372]	; (8007b80 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8007a0a:	62fb      	str	r3, [r7, #44]	; 0x2c

			if(duty_right > 0.80f) duty_right = 0.80f;
 8007a0c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8007a10:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8007b74 <HAL_TIM_PeriodElapsedCallback+0xaac>
 8007a14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a1c:	dd01      	ble.n	8007a22 <HAL_TIM_PeriodElapsedCallback+0x95a>
 8007a1e:	4b56      	ldr	r3, [pc, #344]	; (8007b78 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8007a20:	633b      	str	r3, [r7, #48]	; 0x30
			if(duty_right < 0.01f) duty_right = 0.01f;
 8007a22:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8007a26:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8007b7c <HAL_TIM_PeriodElapsedCallback+0xab4>
 8007a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a32:	d501      	bpl.n	8007a38 <HAL_TIM_PeriodElapsedCallback+0x970>
 8007a34:	4b52      	ldr	r3, [pc, #328]	; (8007b80 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8007a36:	633b      	str	r3, [r7, #48]	; 0x30

	//Config Setting
			sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a38:	2360      	movs	r3, #96	; 0x60
 8007a3a:	60fb      	str	r3, [r7, #12]
			sConfigOC.Pulse = (uint16_t)(1000 * duty_left);
 8007a3c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007a40:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8007b84 <HAL_TIM_PeriodElapsedCallback+0xabc>
 8007a44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a4c:	ee17 3a90 	vmov	r3, s15
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	613b      	str	r3, [r7, #16]

			sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a54:	2300      	movs	r3, #0
 8007a56:	617b      	str	r3, [r7, #20]
			sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	61bb      	str	r3, [r7, #24]
			sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	61fb      	str	r3, [r7, #28]
			sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007a60:	2300      	movs	r3, #0
 8007a62:	623b      	str	r3, [r7, #32]
			sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007a64:	2300      	movs	r3, #0
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24

			HAL_TIM_PWM_ConfigChannel(&htim1,&sConfigOC,TIM_CHANNEL_1);
 8007a68:	f107 030c 	add.w	r3, r7, #12
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4845      	ldr	r0, [pc, #276]	; (8007b88 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8007a72:	f7fb ffb1 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>

			sConfigOC.Pulse = (uint16_t)(1000 * duty_right);
 8007a76:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8007a7a:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8007b84 <HAL_TIM_PeriodElapsedCallback+0xabc>
 8007a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a86:	ee17 3a90 	vmov	r3, s15
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	613b      	str	r3, [r7, #16]

			HAL_TIM_PWM_ConfigChannel(&htim2,&sConfigOC,TIM_CHANNEL_2);
 8007a8e:	f107 030c 	add.w	r3, r7, #12
 8007a92:	2204      	movs	r2, #4
 8007a94:	4619      	mov	r1, r3
 8007a96:	483d      	ldr	r0, [pc, #244]	; (8007b8c <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8007a98:	f7fb ff9e 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>

			HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8007a9c:	2104      	movs	r1, #4
 8007a9e:	483b      	ldr	r0, [pc, #236]	; (8007b8c <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8007aa0:	f7fb fcec 	bl	800347c <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	4838      	ldr	r0, [pc, #224]	; (8007b88 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8007aa8:	f7fb fce8 	bl	800347c <HAL_TIM_PWM_Start>

			if(utsutsu_time >= MEMORY - 1){
 8007aac:	4b38      	ldr	r3, [pc, #224]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	f640 729e 	movw	r2, #3998	; 0xf9e
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d904      	bls.n	8007ac2 <HAL_TIM_PeriodElapsedCallback+0x9fa>
				utsutsu_time = MEMORY - 1;
 8007ab8:	4b35      	ldr	r3, [pc, #212]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007aba:	f640 729f 	movw	r2, #3999	; 0xf9f
 8007abe:	801a      	strh	r2, [r3, #0]
/*				test1[utsutsu_time] = center.omega_dir * center.omega_target;
				test2[utsutsu_time] = center.omega_rad;
				test3[utsutsu_time] = center.angle;
				test4[utsutsu_time] = center.omega_accel;
*/			}
			break;
 8007ac0:	e03b      	b.n	8007b3a <HAL_TIM_PeriodElapsedCallback+0xa72>
			}else if(MF.FLAG.SCND == 1)
 8007ac2:	4b34      	ldr	r3, [pc, #208]	; (8007b94 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d134      	bne.n	8007b3a <HAL_TIM_PeriodElapsedCallback+0xa72>
				utsutsu_time++;
 8007ad0:	4b2f      	ldr	r3, [pc, #188]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007ad2:	881b      	ldrh	r3, [r3, #0]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	4b2d      	ldr	r3, [pc, #180]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007ada:	801a      	strh	r2, [r3, #0]
				test1[utsutsu_time] = center.distance;
 8007adc:	4b2c      	ldr	r3, [pc, #176]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007ade:	881b      	ldrh	r3, [r3, #0]
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	4b2d      	ldr	r3, [pc, #180]	; (8007b98 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 8007ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ae6:	492d      	ldr	r1, [pc, #180]	; (8007b9c <HAL_TIM_PeriodElapsedCallback+0xad4>)
 8007ae8:	0083      	lsls	r3, r0, #2
 8007aea:	440b      	add	r3, r1
 8007aec:	601a      	str	r2, [r3, #0]
				test2[utsutsu_time] = wall_r.val;
 8007aee:	4b2c      	ldr	r3, [pc, #176]	; (8007ba0 <HAL_TIM_PeriodElapsedCallback+0xad8>)
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	4b27      	ldr	r3, [pc, #156]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007af4:	881b      	ldrh	r3, [r3, #0]
 8007af6:	ee07 2a90 	vmov	s15, r2
 8007afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afe:	4a29      	ldr	r2, [pc, #164]	; (8007ba4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4413      	add	r3, r2
 8007b04:	edc3 7a00 	vstr	s15, [r3]
				test3[utsutsu_time] = wall_l.val;
 8007b08:	4b27      	ldr	r3, [pc, #156]	; (8007ba8 <HAL_TIM_PeriodElapsedCallback+0xae0>)
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	4b20      	ldr	r3, [pc, #128]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007b0e:	881b      	ldrh	r3, [r3, #0]
 8007b10:	ee07 2a90 	vmov	s15, r2
 8007b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b18:	4a24      	ldr	r2, [pc, #144]	; (8007bac <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	4413      	add	r3, r2
 8007b1e:	edc3 7a00 	vstr	s15, [r3]
				test4[utsutsu_time] = wall_l.out;
 8007b22:	4b1b      	ldr	r3, [pc, #108]	; (8007b90 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	4618      	mov	r0, r3
 8007b28:	4b1f      	ldr	r3, [pc, #124]	; (8007ba8 <HAL_TIM_PeriodElapsedCallback+0xae0>)
 8007b2a:	68da      	ldr	r2, [r3, #12]
 8007b2c:	4920      	ldr	r1, [pc, #128]	; (8007bb0 <HAL_TIM_PeriodElapsedCallback+0xae8>)
 8007b2e:	0083      	lsls	r3, r0, #2
 8007b30:	440b      	add	r3, r1
 8007b32:	601a      	str	r2, [r3, #0]
			break;
 8007b34:	e001      	b.n	8007b3a <HAL_TIM_PeriodElapsedCallback+0xa72>
			break;
 8007b36:	bf00      	nop
 8007b38:	e000      	b.n	8007b3c <HAL_TIM_PeriodElapsedCallback+0xa74>
			break;
 8007b3a:	bf00      	nop
		}
		tp = (tp+1) % 4;
 8007b3c:	4b1d      	ldr	r3, [pc, #116]	; (8007bb4 <HAL_TIM_PeriodElapsedCallback+0xaec>)
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	3301      	adds	r3, #1
 8007b44:	425a      	negs	r2, r3
 8007b46:	f003 0303 	and.w	r3, r3, #3
 8007b4a:	f002 0203 	and.w	r2, r2, #3
 8007b4e:	bf58      	it	pl
 8007b50:	4253      	negpl	r3, r2
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	4b17      	ldr	r3, [pc, #92]	; (8007bb4 <HAL_TIM_PeriodElapsedCallback+0xaec>)
 8007b56:	701a      	strb	r2, [r3, #0]
	else if(htim->Instance == htim2.Instance)
	{

	}//---htim2 End--

}
 8007b58:	e004      	b.n	8007b64 <HAL_TIM_PeriodElapsedCallback+0xa9c>
	else if(htim->Instance == htim1.Instance)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	4b0a      	ldr	r3, [pc, #40]	; (8007b88 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	429a      	cmp	r2, r3
}
 8007b64:	bf00      	nop
 8007b66:	3740      	adds	r7, #64	; 0x40
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bdb0      	pop	{r4, r5, r7, pc}
 8007b6c:	40020400 	.word	0x40020400
 8007b70:	40020000 	.word	0x40020000
 8007b74:	3f4ccccd 	.word	0x3f4ccccd
 8007b78:	3f4ccccd 	.word	0x3f4ccccd
 8007b7c:	3c23d70a 	.word	0x3c23d70a
 8007b80:	3c23d70a 	.word	0x3c23d70a
 8007b84:	447a0000 	.word	0x447a0000
 8007b88:	200107fc 	.word	0x200107fc
 8007b8c:	2001083c 	.word	0x2001083c
 8007b90:	20008758 	.word	0x20008758
 8007b94:	20010650 	.word	0x20010650
 8007b98:	200086c4 	.word	0x200086c4
 8007b9c:	2000093c 	.word	0x2000093c
 8007ba0:	2000869c 	.word	0x2000869c
 8007ba4:	200087cc 	.word	0x200087cc
 8007ba8:	2000875c 	.word	0x2000875c
 8007bac:	2000c7b8 	.word	0x2000c7b8
 8007bb0:	20004818 	.word	0x20004818
 8007bb4:	20010658 	.word	0x20010658

08007bb8 <InitializeMap>:
 */

#include "Mouse/global.h"

void InitializeMap()
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;										//for

	//========
	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	71bb      	strb	r3, [r7, #6]
 8007bc2:	e013      	b.n	8007bec <InitializeMap+0x34>
		for(x = 0; x <= 0x0f; x++){							//X
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	71fb      	strb	r3, [r7, #7]
 8007bc8:	e00a      	b.n	8007be0 <InitializeMap+0x28>
			map[y][x] = 0xf0;								//(2)(1)
 8007bca:	79ba      	ldrb	r2, [r7, #6]
 8007bcc:	79fb      	ldrb	r3, [r7, #7]
 8007bce:	492f      	ldr	r1, [pc, #188]	; (8007c8c <InitializeMap+0xd4>)
 8007bd0:	0112      	lsls	r2, r2, #4
 8007bd2:	440a      	add	r2, r1
 8007bd4:	4413      	add	r3, r2
 8007bd6:	22f0      	movs	r2, #240	; 0xf0
 8007bd8:	701a      	strb	r2, [r3, #0]
		for(x = 0; x <= 0x0f; x++){							//X
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	71fb      	strb	r3, [r7, #7]
 8007be0:	79fb      	ldrb	r3, [r7, #7]
 8007be2:	2b0f      	cmp	r3, #15
 8007be4:	d9f1      	bls.n	8007bca <InitializeMap+0x12>
	for(y = 0; y <= 0x0f; y++){								//Y
 8007be6:	79bb      	ldrb	r3, [r7, #6]
 8007be8:	3301      	adds	r3, #1
 8007bea:	71bb      	strb	r3, [r7, #6]
 8007bec:	79bb      	ldrb	r3, [r7, #6]
 8007bee:	2b0f      	cmp	r3, #15
 8007bf0:	d9e8      	bls.n	8007bc4 <InitializeMap+0xc>
		}
	}

	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	71bb      	strb	r3, [r7, #6]
 8007bf6:	e020      	b.n	8007c3a <InitializeMap+0x82>
		map[y][0] |= 0xf1;									//
 8007bf8:	79bb      	ldrb	r3, [r7, #6]
 8007bfa:	4a24      	ldr	r2, [pc, #144]	; (8007c8c <InitializeMap+0xd4>)
 8007bfc:	011b      	lsls	r3, r3, #4
 8007bfe:	4413      	add	r3, r2
 8007c00:	781a      	ldrb	r2, [r3, #0]
 8007c02:	79bb      	ldrb	r3, [r7, #6]
 8007c04:	f062 020e 	orn	r2, r2, #14
 8007c08:	b2d1      	uxtb	r1, r2
 8007c0a:	4a20      	ldr	r2, [pc, #128]	; (8007c8c <InitializeMap+0xd4>)
 8007c0c:	011b      	lsls	r3, r3, #4
 8007c0e:	4413      	add	r3, r2
 8007c10:	460a      	mov	r2, r1
 8007c12:	701a      	strb	r2, [r3, #0]
		map[y][15] |= 0xf4;									//
 8007c14:	79bb      	ldrb	r3, [r7, #6]
 8007c16:	4a1d      	ldr	r2, [pc, #116]	; (8007c8c <InitializeMap+0xd4>)
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	4413      	add	r3, r2
 8007c1c:	330f      	adds	r3, #15
 8007c1e:	781a      	ldrb	r2, [r3, #0]
 8007c20:	79bb      	ldrb	r3, [r7, #6]
 8007c22:	f062 020b 	orn	r2, r2, #11
 8007c26:	b2d1      	uxtb	r1, r2
 8007c28:	4a18      	ldr	r2, [pc, #96]	; (8007c8c <InitializeMap+0xd4>)
 8007c2a:	011b      	lsls	r3, r3, #4
 8007c2c:	4413      	add	r3, r2
 8007c2e:	330f      	adds	r3, #15
 8007c30:	460a      	mov	r2, r1
 8007c32:	701a      	strb	r2, [r3, #0]
	for(y = 0; y <= 0x0f; y++){								//Y
 8007c34:	79bb      	ldrb	r3, [r7, #6]
 8007c36:	3301      	adds	r3, #1
 8007c38:	71bb      	strb	r3, [r7, #6]
 8007c3a:	79bb      	ldrb	r3, [r7, #6]
 8007c3c:	2b0f      	cmp	r3, #15
 8007c3e:	d9db      	bls.n	8007bf8 <InitializeMap+0x40>
	}
	for(x = 0; x <= 0x0f; x++){								//X
 8007c40:	2300      	movs	r3, #0
 8007c42:	71fb      	strb	r3, [r7, #7]
 8007c44:	e019      	b.n	8007c7a <InitializeMap+0xc2>
		map[0][x] |= 0xf2;									//
 8007c46:	79fb      	ldrb	r3, [r7, #7]
 8007c48:	4a10      	ldr	r2, [pc, #64]	; (8007c8c <InitializeMap+0xd4>)
 8007c4a:	5cd2      	ldrb	r2, [r2, r3]
 8007c4c:	79fb      	ldrb	r3, [r7, #7]
 8007c4e:	f062 020d 	orn	r2, r2, #13
 8007c52:	b2d1      	uxtb	r1, r2
 8007c54:	4a0d      	ldr	r2, [pc, #52]	; (8007c8c <InitializeMap+0xd4>)
 8007c56:	54d1      	strb	r1, [r2, r3]
		map[15][x] |= 0xf8;									//
 8007c58:	79fb      	ldrb	r3, [r7, #7]
 8007c5a:	4a0c      	ldr	r2, [pc, #48]	; (8007c8c <InitializeMap+0xd4>)
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8007c62:	79fb      	ldrb	r3, [r7, #7]
 8007c64:	f062 0207 	orn	r2, r2, #7
 8007c68:	b2d1      	uxtb	r1, r2
 8007c6a:	4a08      	ldr	r2, [pc, #32]	; (8007c8c <InitializeMap+0xd4>)
 8007c6c:	4413      	add	r3, r2
 8007c6e:	460a      	mov	r2, r1
 8007c70:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	for(x = 0; x <= 0x0f; x++){								//X
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	3301      	adds	r3, #1
 8007c78:	71fb      	strb	r3, [r7, #7]
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	2b0f      	cmp	r3, #15
 8007c7e:	d9e2      	bls.n	8007c46 <InitializeMap+0x8e>
	}
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	200002a4 	.word	0x200002a4

08007c90 <WriteMap>:

void WriteMap()
{
 8007c90:	b490      	push	{r4, r7}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
	//========
	uint8_t m_temp;											//

	//========
	m_temp = (wall_info >> MOUSE.DIR) & 0x0f;					//MOUSE.DIR4bit
 8007c96:	4b8f      	ldr	r3, [pc, #572]	; (8007ed4 <WriteMap+0x244>)
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	4b8e      	ldr	r3, [pc, #568]	; (8007ed8 <WriteMap+0x248>)
 8007c9e:	789b      	ldrb	r3, [r3, #2]
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	fa42 f303 	asr.w	r3, r2, r3
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	f003 030f 	and.w	r3, r3, #15
 8007cac:	71fb      	strb	r3, [r7, #7]
	m_temp |= (m_temp << 4);								//4bit4bitm_tempNESW
 8007cae:	79fb      	ldrb	r3, [r7, #7]
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	b25a      	sxtb	r2, r3
 8007cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	b25b      	sxtb	r3, r3
 8007cbc:	71fb      	strb	r3, [r7, #7]

	//========
	map[MOUSE.Y][MOUSE.X] = m_temp; 			//
 8007cbe:	4b86      	ldr	r3, [pc, #536]	; (8007ed8 <WriteMap+0x248>)
 8007cc0:	785b      	ldrb	r3, [r3, #1]
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	4b84      	ldr	r3, [pc, #528]	; (8007ed8 <WriteMap+0x248>)
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	4619      	mov	r1, r3
 8007cce:	4a83      	ldr	r2, [pc, #524]	; (8007edc <WriteMap+0x24c>)
 8007cd0:	0103      	lsls	r3, r0, #4
 8007cd2:	4413      	add	r3, r2
 8007cd4:	440b      	add	r3, r1
 8007cd6:	79fa      	ldrb	r2, [r7, #7]
 8007cd8:	701a      	strb	r2, [r3, #0]
	//--------
	//
	if(MOUSE.Y != 15){								//
 8007cda:	4b7f      	ldr	r3, [pc, #508]	; (8007ed8 <WriteMap+0x248>)
 8007cdc:	785b      	ldrb	r3, [r3, #1]
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b0f      	cmp	r3, #15
 8007ce2:	d039      	beq.n	8007d58 <WriteMap+0xc8>
		if(m_temp & 0x88){							//
 8007ce4:	79fb      	ldrb	r3, [r7, #7]
 8007ce6:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d01a      	beq.n	8007d24 <WriteMap+0x94>
			map[MOUSE.Y + 1][MOUSE.X] |= 0x22;		//
 8007cee:	4b7a      	ldr	r3, [pc, #488]	; (8007ed8 <WriteMap+0x248>)
 8007cf0:	785b      	ldrb	r3, [r3, #1]
 8007cf2:	b2d8      	uxtb	r0, r3
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	4a77      	ldr	r2, [pc, #476]	; (8007ed8 <WriteMap+0x248>)
 8007cfa:	7812      	ldrb	r2, [r2, #0]
 8007cfc:	b2d1      	uxtb	r1, r2
 8007cfe:	460c      	mov	r4, r1
 8007d00:	4a76      	ldr	r2, [pc, #472]	; (8007edc <WriteMap+0x24c>)
 8007d02:	011b      	lsls	r3, r3, #4
 8007d04:	4413      	add	r3, r2
 8007d06:	4423      	add	r3, r4
 8007d08:	781a      	ldrb	r2, [r3, #0]
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	4608      	mov	r0, r1
 8007d10:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 8007d14:	b2d1      	uxtb	r1, r2
 8007d16:	4a71      	ldr	r2, [pc, #452]	; (8007edc <WriteMap+0x24c>)
 8007d18:	011b      	lsls	r3, r3, #4
 8007d1a:	4413      	add	r3, r2
 8007d1c:	4403      	add	r3, r0
 8007d1e:	460a      	mov	r2, r1
 8007d20:	701a      	strb	r2, [r3, #0]
 8007d22:	e019      	b.n	8007d58 <WriteMap+0xc8>
		}else{										//
			map[MOUSE.Y + 1][MOUSE.X] &= 0xDD;		//
 8007d24:	4b6c      	ldr	r3, [pc, #432]	; (8007ed8 <WriteMap+0x248>)
 8007d26:	785b      	ldrb	r3, [r3, #1]
 8007d28:	b2d8      	uxtb	r0, r3
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	4a6a      	ldr	r2, [pc, #424]	; (8007ed8 <WriteMap+0x248>)
 8007d30:	7812      	ldrb	r2, [r2, #0]
 8007d32:	b2d1      	uxtb	r1, r2
 8007d34:	460c      	mov	r4, r1
 8007d36:	4a69      	ldr	r2, [pc, #420]	; (8007edc <WriteMap+0x24c>)
 8007d38:	011b      	lsls	r3, r3, #4
 8007d3a:	4413      	add	r3, r2
 8007d3c:	4423      	add	r3, r4
 8007d3e:	781a      	ldrb	r2, [r3, #0]
 8007d40:	4603      	mov	r3, r0
 8007d42:	3301      	adds	r3, #1
 8007d44:	4608      	mov	r0, r1
 8007d46:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8007d4a:	b2d1      	uxtb	r1, r2
 8007d4c:	4a63      	ldr	r2, [pc, #396]	; (8007edc <WriteMap+0x24c>)
 8007d4e:	011b      	lsls	r3, r3, #4
 8007d50:	4413      	add	r3, r2
 8007d52:	4403      	add	r3, r0
 8007d54:	460a      	mov	r2, r1
 8007d56:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.X != 15){								//
 8007d58:	4b5f      	ldr	r3, [pc, #380]	; (8007ed8 <WriteMap+0x248>)
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b0f      	cmp	r3, #15
 8007d60:	d037      	beq.n	8007dd2 <WriteMap+0x142>
		if(m_temp & 0x44){									//
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d019      	beq.n	8007da0 <WriteMap+0x110>
			map[MOUSE.Y][MOUSE.X + 1] |= 0x11;	//
 8007d6c:	4b5a      	ldr	r3, [pc, #360]	; (8007ed8 <WriteMap+0x248>)
 8007d6e:	785b      	ldrb	r3, [r3, #1]
 8007d70:	b2dc      	uxtb	r4, r3
 8007d72:	4622      	mov	r2, r4
 8007d74:	4b58      	ldr	r3, [pc, #352]	; (8007ed8 <WriteMap+0x248>)
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	b2d8      	uxtb	r0, r3
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	4957      	ldr	r1, [pc, #348]	; (8007edc <WriteMap+0x24c>)
 8007d80:	0112      	lsls	r2, r2, #4
 8007d82:	440a      	add	r2, r1
 8007d84:	4413      	add	r3, r2
 8007d86:	781a      	ldrb	r2, [r3, #0]
 8007d88:	4603      	mov	r3, r0
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	f042 0211 	orr.w	r2, r2, #17
 8007d90:	b2d0      	uxtb	r0, r2
 8007d92:	4952      	ldr	r1, [pc, #328]	; (8007edc <WriteMap+0x24c>)
 8007d94:	0122      	lsls	r2, r4, #4
 8007d96:	440a      	add	r2, r1
 8007d98:	4413      	add	r3, r2
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	701a      	strb	r2, [r3, #0]
 8007d9e:	e018      	b.n	8007dd2 <WriteMap+0x142>
		}else{												//
			map[MOUSE.Y][MOUSE.X + 1] &= 0xEE;	//
 8007da0:	4b4d      	ldr	r3, [pc, #308]	; (8007ed8 <WriteMap+0x248>)
 8007da2:	785b      	ldrb	r3, [r3, #1]
 8007da4:	b2dc      	uxtb	r4, r3
 8007da6:	4622      	mov	r2, r4
 8007da8:	4b4b      	ldr	r3, [pc, #300]	; (8007ed8 <WriteMap+0x248>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	b2d8      	uxtb	r0, r3
 8007dae:	4603      	mov	r3, r0
 8007db0:	3301      	adds	r3, #1
 8007db2:	494a      	ldr	r1, [pc, #296]	; (8007edc <WriteMap+0x24c>)
 8007db4:	0112      	lsls	r2, r2, #4
 8007db6:	440a      	add	r2, r1
 8007db8:	4413      	add	r3, r2
 8007dba:	781a      	ldrb	r2, [r3, #0]
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	f022 0211 	bic.w	r2, r2, #17
 8007dc4:	b2d0      	uxtb	r0, r2
 8007dc6:	4945      	ldr	r1, [pc, #276]	; (8007edc <WriteMap+0x24c>)
 8007dc8:	0122      	lsls	r2, r4, #4
 8007dca:	440a      	add	r2, r1
 8007dcc:	4413      	add	r3, r2
 8007dce:	4602      	mov	r2, r0
 8007dd0:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.Y != 0){									//
 8007dd2:	4b41      	ldr	r3, [pc, #260]	; (8007ed8 <WriteMap+0x248>)
 8007dd4:	785b      	ldrb	r3, [r3, #1]
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d039      	beq.n	8007e50 <WriteMap+0x1c0>
		if(m_temp & 0x22){									//
 8007ddc:	79fb      	ldrb	r3, [r7, #7]
 8007dde:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d01a      	beq.n	8007e1c <WriteMap+0x18c>
			map[MOUSE.Y - 1][MOUSE.X] |= 0x88;	//
 8007de6:	4b3c      	ldr	r3, [pc, #240]	; (8007ed8 <WriteMap+0x248>)
 8007de8:	785b      	ldrb	r3, [r3, #1]
 8007dea:	b2d8      	uxtb	r0, r3
 8007dec:	4603      	mov	r3, r0
 8007dee:	3b01      	subs	r3, #1
 8007df0:	4a39      	ldr	r2, [pc, #228]	; (8007ed8 <WriteMap+0x248>)
 8007df2:	7812      	ldrb	r2, [r2, #0]
 8007df4:	b2d1      	uxtb	r1, r2
 8007df6:	460c      	mov	r4, r1
 8007df8:	4a38      	ldr	r2, [pc, #224]	; (8007edc <WriteMap+0x24c>)
 8007dfa:	011b      	lsls	r3, r3, #4
 8007dfc:	4413      	add	r3, r2
 8007dfe:	4423      	add	r3, r4
 8007e00:	781a      	ldrb	r2, [r3, #0]
 8007e02:	4603      	mov	r3, r0
 8007e04:	3b01      	subs	r3, #1
 8007e06:	4608      	mov	r0, r1
 8007e08:	f062 0277 	orn	r2, r2, #119	; 0x77
 8007e0c:	b2d1      	uxtb	r1, r2
 8007e0e:	4a33      	ldr	r2, [pc, #204]	; (8007edc <WriteMap+0x24c>)
 8007e10:	011b      	lsls	r3, r3, #4
 8007e12:	4413      	add	r3, r2
 8007e14:	4403      	add	r3, r0
 8007e16:	460a      	mov	r2, r1
 8007e18:	701a      	strb	r2, [r3, #0]
 8007e1a:	e019      	b.n	8007e50 <WriteMap+0x1c0>
		}else{												//
			map[MOUSE.Y - 1][MOUSE.X] &= 0x77;	//
 8007e1c:	4b2e      	ldr	r3, [pc, #184]	; (8007ed8 <WriteMap+0x248>)
 8007e1e:	785b      	ldrb	r3, [r3, #1]
 8007e20:	b2d8      	uxtb	r0, r3
 8007e22:	4603      	mov	r3, r0
 8007e24:	3b01      	subs	r3, #1
 8007e26:	4a2c      	ldr	r2, [pc, #176]	; (8007ed8 <WriteMap+0x248>)
 8007e28:	7812      	ldrb	r2, [r2, #0]
 8007e2a:	b2d1      	uxtb	r1, r2
 8007e2c:	460c      	mov	r4, r1
 8007e2e:	4a2b      	ldr	r2, [pc, #172]	; (8007edc <WriteMap+0x24c>)
 8007e30:	011b      	lsls	r3, r3, #4
 8007e32:	4413      	add	r3, r2
 8007e34:	4423      	add	r3, r4
 8007e36:	781a      	ldrb	r2, [r3, #0]
 8007e38:	4603      	mov	r3, r0
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	4608      	mov	r0, r1
 8007e3e:	f002 0277 	and.w	r2, r2, #119	; 0x77
 8007e42:	b2d1      	uxtb	r1, r2
 8007e44:	4a25      	ldr	r2, [pc, #148]	; (8007edc <WriteMap+0x24c>)
 8007e46:	011b      	lsls	r3, r3, #4
 8007e48:	4413      	add	r3, r2
 8007e4a:	4403      	add	r3, r0
 8007e4c:	460a      	mov	r2, r1
 8007e4e:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.X != 0){									//
 8007e50:	4b21      	ldr	r3, [pc, #132]	; (8007ed8 <WriteMap+0x248>)
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d037      	beq.n	8007eca <WriteMap+0x23a>
		if(m_temp & 0x11){									//
 8007e5a:	79fb      	ldrb	r3, [r7, #7]
 8007e5c:	f003 0311 	and.w	r3, r3, #17
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d019      	beq.n	8007e98 <WriteMap+0x208>
			map[MOUSE.Y][MOUSE.X - 1] |= 0x44;	//
 8007e64:	4b1c      	ldr	r3, [pc, #112]	; (8007ed8 <WriteMap+0x248>)
 8007e66:	785b      	ldrb	r3, [r3, #1]
 8007e68:	b2dc      	uxtb	r4, r3
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	4b1a      	ldr	r3, [pc, #104]	; (8007ed8 <WriteMap+0x248>)
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	b2d8      	uxtb	r0, r3
 8007e72:	4603      	mov	r3, r0
 8007e74:	3b01      	subs	r3, #1
 8007e76:	4919      	ldr	r1, [pc, #100]	; (8007edc <WriteMap+0x24c>)
 8007e78:	0112      	lsls	r2, r2, #4
 8007e7a:	440a      	add	r2, r1
 8007e7c:	4413      	add	r3, r2
 8007e7e:	781a      	ldrb	r2, [r3, #0]
 8007e80:	4603      	mov	r3, r0
 8007e82:	3b01      	subs	r3, #1
 8007e84:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8007e88:	b2d0      	uxtb	r0, r2
 8007e8a:	4914      	ldr	r1, [pc, #80]	; (8007edc <WriteMap+0x24c>)
 8007e8c:	0122      	lsls	r2, r4, #4
 8007e8e:	440a      	add	r2, r1
 8007e90:	4413      	add	r3, r2
 8007e92:	4602      	mov	r2, r0
 8007e94:	701a      	strb	r2, [r3, #0]
		}else{												//
			map[MOUSE.Y][MOUSE.X - 1] &= 0xBB;	//
		}
	}
}
 8007e96:	e018      	b.n	8007eca <WriteMap+0x23a>
			map[MOUSE.Y][MOUSE.X - 1] &= 0xBB;	//
 8007e98:	4b0f      	ldr	r3, [pc, #60]	; (8007ed8 <WriteMap+0x248>)
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	b2dc      	uxtb	r4, r3
 8007e9e:	4622      	mov	r2, r4
 8007ea0:	4b0d      	ldr	r3, [pc, #52]	; (8007ed8 <WriteMap+0x248>)
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	b2d8      	uxtb	r0, r3
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	490c      	ldr	r1, [pc, #48]	; (8007edc <WriteMap+0x24c>)
 8007eac:	0112      	lsls	r2, r2, #4
 8007eae:	440a      	add	r2, r1
 8007eb0:	4413      	add	r3, r2
 8007eb2:	781a      	ldrb	r2, [r3, #0]
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	f022 0244 	bic.w	r2, r2, #68	; 0x44
 8007ebc:	b2d0      	uxtb	r0, r2
 8007ebe:	4907      	ldr	r1, [pc, #28]	; (8007edc <WriteMap+0x24c>)
 8007ec0:	0122      	lsls	r2, r4, #4
 8007ec2:	440a      	add	r2, r1
 8007ec4:	4413      	add	r3, r2
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	701a      	strb	r2, [r3, #0]
}
 8007eca:	bf00      	nop
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bc90      	pop	{r4, r7}
 8007ed2:	4770      	bx	lr
 8007ed4:	200003a4 	.word	0x200003a4
 8007ed8:	20008708 	.word	0x20008708
 8007edc:	200002a4 	.word	0x200002a4

08007ee0 <UpdatePosition>:

void UpdatePosition()
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	af00      	add	r7, sp, #0
	switch(MOUSE.DIR){
 8007ee4:	4b1f      	ldr	r3, [pc, #124]	; (8007f64 <UpdatePosition+0x84>)
 8007ee6:	789b      	ldrb	r3, [r3, #2]
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b03      	cmp	r3, #3
 8007eec:	d82a      	bhi.n	8007f44 <UpdatePosition+0x64>
 8007eee:	a201      	add	r2, pc, #4	; (adr r2, 8007ef4 <UpdatePosition+0x14>)
 8007ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef4:	08007f05 	.word	0x08007f05
 8007ef8:	08007f15 	.word	0x08007f15
 8007efc:	08007f25 	.word	0x08007f25
 8007f00:	08007f35 	.word	0x08007f35
	case NORTH:
		MOUSE.Y++;
 8007f04:	4b17      	ldr	r3, [pc, #92]	; (8007f64 <UpdatePosition+0x84>)
 8007f06:	785b      	ldrb	r3, [r3, #1]
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	b2da      	uxtb	r2, r3
 8007f0e:	4b15      	ldr	r3, [pc, #84]	; (8007f64 <UpdatePosition+0x84>)
 8007f10:	705a      	strb	r2, [r3, #1]
		break;
 8007f12:	e017      	b.n	8007f44 <UpdatePosition+0x64>
	case EAST:
		MOUSE.X++;
 8007f14:	4b13      	ldr	r3, [pc, #76]	; (8007f64 <UpdatePosition+0x84>)
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	4b11      	ldr	r3, [pc, #68]	; (8007f64 <UpdatePosition+0x84>)
 8007f20:	701a      	strb	r2, [r3, #0]
		break;
 8007f22:	e00f      	b.n	8007f44 <UpdatePosition+0x64>
	case SOUTH:
		MOUSE.Y--;
 8007f24:	4b0f      	ldr	r3, [pc, #60]	; (8007f64 <UpdatePosition+0x84>)
 8007f26:	785b      	ldrb	r3, [r3, #1]
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	4b0d      	ldr	r3, [pc, #52]	; (8007f64 <UpdatePosition+0x84>)
 8007f30:	705a      	strb	r2, [r3, #1]
		break;
 8007f32:	e007      	b.n	8007f44 <UpdatePosition+0x64>
	case WEST:
		MOUSE.X--;
 8007f34:	4b0b      	ldr	r3, [pc, #44]	; (8007f64 <UpdatePosition+0x84>)
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	4b09      	ldr	r3, [pc, #36]	; (8007f64 <UpdatePosition+0x84>)
 8007f40:	701a      	strb	r2, [r3, #0]
		break;
 8007f42:	bf00      	nop
	}
	printf("x: %d, y: %d, DIR: %x\n",MOUSE.X,MOUSE.Y,MOUSE.DIR);
 8007f44:	4b07      	ldr	r3, [pc, #28]	; (8007f64 <UpdatePosition+0x84>)
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <UpdatePosition+0x84>)
 8007f4e:	785b      	ldrb	r3, [r3, #1]
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	461a      	mov	r2, r3
 8007f54:	4b03      	ldr	r3, [pc, #12]	; (8007f64 <UpdatePosition+0x84>)
 8007f56:	789b      	ldrb	r3, [r3, #2]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	4803      	ldr	r0, [pc, #12]	; (8007f68 <UpdatePosition+0x88>)
 8007f5c:	f003 feb0 	bl	800bcc0 <iprintf>
}
 8007f60:	bf00      	nop
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	20008708 	.word	0x20008708
 8007f68:	0800de3c 	.word	0x0800de3c

08007f6c <ConfRoute_NESW>:

void ConfRoute_NESW(uint8_t goal_size)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	4603      	mov	r3, r0
 8007f74:	71fb      	strb	r3, [r7, #7]
	//--------
	WriteMap();
 8007f76:	f7ff fe8b 	bl	8007c90 <WriteMap>

	//--------
	if(wall_info & route[r_cnt]){
 8007f7a:	4b0c      	ldr	r3, [pc, #48]	; (8007fac <ConfRoute_NESW+0x40>)
 8007f7c:	781b      	ldrb	r3, [r3, #0]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	4b0b      	ldr	r3, [pc, #44]	; (8007fb0 <ConfRoute_NESW+0x44>)
 8007f82:	5c9a      	ldrb	r2, [r3, r2]
 8007f84:	4b0b      	ldr	r3, [pc, #44]	; (8007fb4 <ConfRoute_NESW+0x48>)
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	4013      	ands	r3, r2
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d008      	beq.n	8007fa2 <ConfRoute_NESW+0x36>
		MakeStepMap(goal_size);							//
 8007f90:	79fb      	ldrb	r3, [r7, #7]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f000 f828 	bl	8007fe8 <MakeStepMap>
		MakeRoute_NESW();									//
 8007f98:	f000 f954 	bl	8008244 <MakeRoute_NESW>
		r_cnt = 0;											//0
 8007f9c:	4b03      	ldr	r3, [pc, #12]	; (8007fac <ConfRoute_NESW+0x40>)
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	701a      	strb	r2, [r3, #0]
	}
}
 8007fa2:	bf00      	nop
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	20010660 	.word	0x20010660
 8007fb0:	2000c6a4 	.word	0x2000c6a4
 8007fb4:	200003a4 	.word	0x200003a4

08007fb8 <UpdateDirection>:

void UpdateDirection(uint8_t t_pat)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	71fb      	strb	r3, [r7, #7]
	MOUSE.DIR = (MOUSE.DIR + t_pat) & 0x03;					//Update Mouse Direction Along [t_pat]
 8007fc2:	4b08      	ldr	r3, [pc, #32]	; (8007fe4 <UpdateDirection+0x2c>)
 8007fc4:	789b      	ldrb	r3, [r3, #2]
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	79fb      	ldrb	r3, [r7, #7]
 8007fca:	4413      	add	r3, r2
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	f003 0303 	and.w	r3, r3, #3
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	4b03      	ldr	r3, [pc, #12]	; (8007fe4 <UpdateDirection+0x2c>)
 8007fd6:	709a      	strb	r2, [r3, #2]
}
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr
 8007fe4:	20008708 	.word	0x20008708

08007fe8 <MakeStepMap>:

void MakeStepMap(uint8_t goal_length)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	4603      	mov	r3, r0
 8007ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t x, y;
	uint8_t m_temp;											//Keep Step number

	//====Clear Step Map====
	for(y = 0; y <= 0x0f; y++){
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73bb      	strb	r3, [r7, #14]
 8007ff6:	e013      	b.n	8008020 <MakeStepMap+0x38>
		for( x = 0; x <= 0x0f; x++){
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	73fb      	strb	r3, [r7, #15]
 8007ffc:	e00a      	b.n	8008014 <MakeStepMap+0x2c>
			step_map[y][x] = 0xff;							//First, All Map Number is too bigger
 8007ffe:	7bba      	ldrb	r2, [r7, #14]
 8008000:	7bfb      	ldrb	r3, [r7, #15]
 8008002:	4989      	ldr	r1, [pc, #548]	; (8008228 <MakeStepMap+0x240>)
 8008004:	0112      	lsls	r2, r2, #4
 8008006:	440a      	add	r2, r1
 8008008:	4413      	add	r3, r2
 800800a:	22ff      	movs	r2, #255	; 0xff
 800800c:	701a      	strb	r2, [r3, #0]
		for( x = 0; x <= 0x0f; x++){
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	3301      	adds	r3, #1
 8008012:	73fb      	strb	r3, [r7, #15]
 8008014:	7bfb      	ldrb	r3, [r7, #15]
 8008016:	2b0f      	cmp	r3, #15
 8008018:	d9f1      	bls.n	8007ffe <MakeStepMap+0x16>
	for(y = 0; y <= 0x0f; y++){
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	3301      	adds	r3, #1
 800801e:	73bb      	strb	r3, [r7, #14]
 8008020:	7bbb      	ldrb	r3, [r7, #14]
 8008022:	2b0f      	cmp	r3, #15
 8008024:	d9e8      	bls.n	8007ff8 <MakeStepMap+0x10>
		}
	}

	//====Set Step Number in Goal Axis====
	step_map[goal_y][goal_x] = 0;
 8008026:	4b81      	ldr	r3, [pc, #516]	; (800822c <MakeStepMap+0x244>)
 8008028:	881b      	ldrh	r3, [r3, #0]
 800802a:	4618      	mov	r0, r3
 800802c:	4b80      	ldr	r3, [pc, #512]	; (8008230 <MakeStepMap+0x248>)
 800802e:	881b      	ldrh	r3, [r3, #0]
 8008030:	4619      	mov	r1, r3
 8008032:	4a7d      	ldr	r2, [pc, #500]	; (8008228 <MakeStepMap+0x240>)
 8008034:	0103      	lsls	r3, r0, #4
 8008036:	4413      	add	r3, r2
 8008038:	440b      	add	r3, r1
 800803a:	2200      	movs	r2, #0
 800803c:	701a      	strb	r2, [r3, #0]

	if(goal_length == 2) {
 800803e:	79fb      	ldrb	r3, [r7, #7]
 8008040:	2b02      	cmp	r3, #2
 8008042:	d123      	bne.n	800808c <MakeStepMap+0xa4>
		step_map[goal_y + 1][goal_x] = 0;
 8008044:	4b79      	ldr	r3, [pc, #484]	; (800822c <MakeStepMap+0x244>)
 8008046:	881b      	ldrh	r3, [r3, #0]
 8008048:	3301      	adds	r3, #1
 800804a:	4a79      	ldr	r2, [pc, #484]	; (8008230 <MakeStepMap+0x248>)
 800804c:	8812      	ldrh	r2, [r2, #0]
 800804e:	4611      	mov	r1, r2
 8008050:	4a75      	ldr	r2, [pc, #468]	; (8008228 <MakeStepMap+0x240>)
 8008052:	011b      	lsls	r3, r3, #4
 8008054:	4413      	add	r3, r2
 8008056:	440b      	add	r3, r1
 8008058:	2200      	movs	r2, #0
 800805a:	701a      	strb	r2, [r3, #0]
		step_map[goal_y][goal_x + 1] = 0;
 800805c:	4b73      	ldr	r3, [pc, #460]	; (800822c <MakeStepMap+0x244>)
 800805e:	881b      	ldrh	r3, [r3, #0]
 8008060:	461a      	mov	r2, r3
 8008062:	4b73      	ldr	r3, [pc, #460]	; (8008230 <MakeStepMap+0x248>)
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	3301      	adds	r3, #1
 8008068:	496f      	ldr	r1, [pc, #444]	; (8008228 <MakeStepMap+0x240>)
 800806a:	0112      	lsls	r2, r2, #4
 800806c:	440a      	add	r2, r1
 800806e:	4413      	add	r3, r2
 8008070:	2200      	movs	r2, #0
 8008072:	701a      	strb	r2, [r3, #0]
		step_map[goal_y + 1][goal_x + 1] = 0;
 8008074:	4b6d      	ldr	r3, [pc, #436]	; (800822c <MakeStepMap+0x244>)
 8008076:	881b      	ldrh	r3, [r3, #0]
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	4b6d      	ldr	r3, [pc, #436]	; (8008230 <MakeStepMap+0x248>)
 800807c:	881b      	ldrh	r3, [r3, #0]
 800807e:	3301      	adds	r3, #1
 8008080:	4969      	ldr	r1, [pc, #420]	; (8008228 <MakeStepMap+0x240>)
 8008082:	0112      	lsls	r2, r2, #4
 8008084:	440a      	add	r2, r1
 8008086:	4413      	add	r3, r2
 8008088:	2200      	movs	r2, #0
 800808a:	701a      	strb	r2, [r3, #0]
	}

	//====0====
	m_step = 0;												//Set First Step Number
 800808c:	4b69      	ldr	r3, [pc, #420]	; (8008234 <MakeStepMap+0x24c>)
 800808e:	2200      	movs	r2, #0
 8008090:	701a      	strb	r2, [r3, #0]

	//========
	do{
		//--------
		for( y = 0; y <= 0x0f; y++){						//Y
 8008092:	2300      	movs	r3, #0
 8008094:	73bb      	strb	r3, [r7, #14]
 8008096:	e0a6      	b.n	80081e6 <MakeStepMap+0x1fe>
			for( x = 0; x <= 0x0f; x++){					//X
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]
 800809c:	e09c      	b.n	80081d8 <MakeStepMap+0x1f0>
				//--------
				if( step_map[y][x] == m_step){				//m_step
 800809e:	7bba      	ldrb	r2, [r7, #14]
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
 80080a2:	4961      	ldr	r1, [pc, #388]	; (8008228 <MakeStepMap+0x240>)
 80080a4:	0112      	lsls	r2, r2, #4
 80080a6:	440a      	add	r2, r1
 80080a8:	4413      	add	r3, r2
 80080aa:	781a      	ldrb	r2, [r3, #0]
 80080ac:	4b61      	ldr	r3, [pc, #388]	; (8008234 <MakeStepMap+0x24c>)
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	f040 808e 	bne.w	80081d2 <MakeStepMap+0x1ea>
					m_temp = map[y][x];						//map
 80080b6:	7bba      	ldrb	r2, [r7, #14]
 80080b8:	7bfb      	ldrb	r3, [r7, #15]
 80080ba:	495f      	ldr	r1, [pc, #380]	; (8008238 <MakeStepMap+0x250>)
 80080bc:	0112      	lsls	r2, r2, #4
 80080be:	440a      	add	r2, r1
 80080c0:	4413      	add	r3, r2
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	737b      	strb	r3, [r7, #13]
					if(MF.FLAG.SCND){						//(MF.FLAG.SCNDTrue)
 80080c6:	4b5d      	ldr	r3, [pc, #372]	; (800823c <MakeStepMap+0x254>)
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d002      	beq.n	80080da <MakeStepMap+0xf2>
						m_temp >>= 4;						//4bit4bit
 80080d4:	7b7b      	ldrb	r3, [r7, #13]
 80080d6:	091b      	lsrs	r3, r3, #4
 80080d8:	737b      	strb	r3, [r7, #13]
					}
					//--------
					if(!(m_temp & 0x08) && y != 0x0f){		//
 80080da:	7b7b      	ldrb	r3, [r7, #13]
 80080dc:	f003 0308 	and.w	r3, r3, #8
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d119      	bne.n	8008118 <MakeStepMap+0x130>
 80080e4:	7bbb      	ldrb	r3, [r7, #14]
 80080e6:	2b0f      	cmp	r3, #15
 80080e8:	d016      	beq.n	8008118 <MakeStepMap+0x130>
						if(step_map[y+1][x] == 0xff){			//
 80080ea:	7bbb      	ldrb	r3, [r7, #14]
 80080ec:	1c5a      	adds	r2, r3, #1
 80080ee:	7bfb      	ldrb	r3, [r7, #15]
 80080f0:	494d      	ldr	r1, [pc, #308]	; (8008228 <MakeStepMap+0x240>)
 80080f2:	0112      	lsls	r2, r2, #4
 80080f4:	440a      	add	r2, r1
 80080f6:	4413      	add	r3, r2
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2bff      	cmp	r3, #255	; 0xff
 80080fc:	d10c      	bne.n	8008118 <MakeStepMap+0x130>
							step_map[y+1][x] = m_step + 1;		//
 80080fe:	4b4d      	ldr	r3, [pc, #308]	; (8008234 <MakeStepMap+0x24c>)
 8008100:	7819      	ldrb	r1, [r3, #0]
 8008102:	7bbb      	ldrb	r3, [r7, #14]
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	3101      	adds	r1, #1
 800810a:	b2c8      	uxtb	r0, r1
 800810c:	4946      	ldr	r1, [pc, #280]	; (8008228 <MakeStepMap+0x240>)
 800810e:	0112      	lsls	r2, r2, #4
 8008110:	440a      	add	r2, r1
 8008112:	4413      	add	r3, r2
 8008114:	4602      	mov	r2, r0
 8008116:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x04) && x != 0x0f){		//
 8008118:	7b7b      	ldrb	r3, [r7, #13]
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	d119      	bne.n	8008156 <MakeStepMap+0x16e>
 8008122:	7bfb      	ldrb	r3, [r7, #15]
 8008124:	2b0f      	cmp	r3, #15
 8008126:	d016      	beq.n	8008156 <MakeStepMap+0x16e>
						if(step_map[y][x+1] == 0xff){			//
 8008128:	7bba      	ldrb	r2, [r7, #14]
 800812a:	7bfb      	ldrb	r3, [r7, #15]
 800812c:	3301      	adds	r3, #1
 800812e:	493e      	ldr	r1, [pc, #248]	; (8008228 <MakeStepMap+0x240>)
 8008130:	0112      	lsls	r2, r2, #4
 8008132:	440a      	add	r2, r1
 8008134:	4413      	add	r3, r2
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	2bff      	cmp	r3, #255	; 0xff
 800813a:	d10c      	bne.n	8008156 <MakeStepMap+0x16e>
							step_map[y][x+1] = m_step + 1;		//
 800813c:	4b3d      	ldr	r3, [pc, #244]	; (8008234 <MakeStepMap+0x24c>)
 800813e:	7819      	ldrb	r1, [r3, #0]
 8008140:	7bba      	ldrb	r2, [r7, #14]
 8008142:	7bfb      	ldrb	r3, [r7, #15]
 8008144:	3301      	adds	r3, #1
 8008146:	3101      	adds	r1, #1
 8008148:	b2c8      	uxtb	r0, r1
 800814a:	4937      	ldr	r1, [pc, #220]	; (8008228 <MakeStepMap+0x240>)
 800814c:	0112      	lsls	r2, r2, #4
 800814e:	440a      	add	r2, r1
 8008150:	4413      	add	r3, r2
 8008152:	4602      	mov	r2, r0
 8008154:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x02) && y != 0){			//
 8008156:	7b7b      	ldrb	r3, [r7, #13]
 8008158:	f003 0302 	and.w	r3, r3, #2
 800815c:	2b00      	cmp	r3, #0
 800815e:	d119      	bne.n	8008194 <MakeStepMap+0x1ac>
 8008160:	7bbb      	ldrb	r3, [r7, #14]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d016      	beq.n	8008194 <MakeStepMap+0x1ac>
						if(step_map[y-1][x] == 0xff){			//
 8008166:	7bbb      	ldrb	r3, [r7, #14]
 8008168:	1e5a      	subs	r2, r3, #1
 800816a:	7bfb      	ldrb	r3, [r7, #15]
 800816c:	492e      	ldr	r1, [pc, #184]	; (8008228 <MakeStepMap+0x240>)
 800816e:	0112      	lsls	r2, r2, #4
 8008170:	440a      	add	r2, r1
 8008172:	4413      	add	r3, r2
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	2bff      	cmp	r3, #255	; 0xff
 8008178:	d10c      	bne.n	8008194 <MakeStepMap+0x1ac>
							step_map[y-1][x] = m_step + 1;		//
 800817a:	4b2e      	ldr	r3, [pc, #184]	; (8008234 <MakeStepMap+0x24c>)
 800817c:	7819      	ldrb	r1, [r3, #0]
 800817e:	7bbb      	ldrb	r3, [r7, #14]
 8008180:	1e5a      	subs	r2, r3, #1
 8008182:	7bfb      	ldrb	r3, [r7, #15]
 8008184:	3101      	adds	r1, #1
 8008186:	b2c8      	uxtb	r0, r1
 8008188:	4927      	ldr	r1, [pc, #156]	; (8008228 <MakeStepMap+0x240>)
 800818a:	0112      	lsls	r2, r2, #4
 800818c:	440a      	add	r2, r1
 800818e:	4413      	add	r3, r2
 8008190:	4602      	mov	r2, r0
 8008192:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x01) && x != 0){			//
 8008194:	7b7b      	ldrb	r3, [r7, #13]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d119      	bne.n	80081d2 <MakeStepMap+0x1ea>
 800819e:	7bfb      	ldrb	r3, [r7, #15]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d016      	beq.n	80081d2 <MakeStepMap+0x1ea>
						if(step_map[y][x-1] == 0xff){			//
 80081a4:	7bba      	ldrb	r2, [r7, #14]
 80081a6:	7bfb      	ldrb	r3, [r7, #15]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	491f      	ldr	r1, [pc, #124]	; (8008228 <MakeStepMap+0x240>)
 80081ac:	0112      	lsls	r2, r2, #4
 80081ae:	440a      	add	r2, r1
 80081b0:	4413      	add	r3, r2
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	2bff      	cmp	r3, #255	; 0xff
 80081b6:	d10c      	bne.n	80081d2 <MakeStepMap+0x1ea>
							step_map[y][x-1] = m_step + 1;		//
 80081b8:	4b1e      	ldr	r3, [pc, #120]	; (8008234 <MakeStepMap+0x24c>)
 80081ba:	7819      	ldrb	r1, [r3, #0]
 80081bc:	7bba      	ldrb	r2, [r7, #14]
 80081be:	7bfb      	ldrb	r3, [r7, #15]
 80081c0:	3b01      	subs	r3, #1
 80081c2:	3101      	adds	r1, #1
 80081c4:	b2c8      	uxtb	r0, r1
 80081c6:	4918      	ldr	r1, [pc, #96]	; (8008228 <MakeStepMap+0x240>)
 80081c8:	0112      	lsls	r2, r2, #4
 80081ca:	440a      	add	r2, r1
 80081cc:	4413      	add	r3, r2
 80081ce:	4602      	mov	r2, r0
 80081d0:	701a      	strb	r2, [r3, #0]
			for( x = 0; x <= 0x0f; x++){					//X
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
 80081d4:	3301      	adds	r3, #1
 80081d6:	73fb      	strb	r3, [r7, #15]
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
 80081da:	2b0f      	cmp	r3, #15
 80081dc:	f67f af5f 	bls.w	800809e <MakeStepMap+0xb6>
		for( y = 0; y <= 0x0f; y++){						//Y
 80081e0:	7bbb      	ldrb	r3, [r7, #14]
 80081e2:	3301      	adds	r3, #1
 80081e4:	73bb      	strb	r3, [r7, #14]
 80081e6:	7bbb      	ldrb	r3, [r7, #14]
 80081e8:	2b0f      	cmp	r3, #15
 80081ea:	f67f af55 	bls.w	8008098 <MakeStepMap+0xb0>
					}
				}
			}
		}
		//========
		m_step++;
 80081ee:	4b11      	ldr	r3, [pc, #68]	; (8008234 <MakeStepMap+0x24c>)
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	3301      	adds	r3, #1
 80081f4:	b2da      	uxtb	r2, r3
 80081f6:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <MakeStepMap+0x24c>)
 80081f8:	701a      	strb	r2, [r3, #0]
	}while(step_map[MOUSE.Y][MOUSE.X] == 0xff);		//
 80081fa:	4b11      	ldr	r3, [pc, #68]	; (8008240 <MakeStepMap+0x258>)
 80081fc:	785b      	ldrb	r3, [r3, #1]
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	4618      	mov	r0, r3
 8008202:	4b0f      	ldr	r3, [pc, #60]	; (8008240 <MakeStepMap+0x258>)
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	b2db      	uxtb	r3, r3
 8008208:	4619      	mov	r1, r3
 800820a:	4a07      	ldr	r2, [pc, #28]	; (8008228 <MakeStepMap+0x240>)
 800820c:	0103      	lsls	r3, r0, #4
 800820e:	4413      	add	r3, r2
 8008210:	440b      	add	r3, r1
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	2bff      	cmp	r3, #255	; 0xff
 8008216:	f43f af3c 	beq.w	8008092 <MakeStepMap+0xaa>
}
 800821a:	bf00      	nop
 800821c:	3714      	adds	r7, #20
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
 8008226:	bf00      	nop
 8008228:	200003c0 	.word	0x200003c0
 800822c:	20008698 	.word	0x20008698
 8008230:	2000875a 	.word	0x2000875a
 8008234:	200004c0 	.word	0x200004c0
 8008238:	200002a4 	.word	0x200002a4
 800823c:	20010650 	.word	0x20010650
 8008240:	20008708 	.word	0x20008708

08008244 <MakeRoute_NESW>:

void MakeRoute_NESW()
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
	//========
	uint8_t i = 0;
 800824a:	2300      	movs	r3, #0
 800824c:	71fb      	strb	r3, [r7, #7]
	uint8_t x, y;
	uint8_t dir_temp =  MOUSE.DIR;
 800824e:	4b92      	ldr	r3, [pc, #584]	; (8008498 <MakeRoute_NESW+0x254>)
 8008250:	789b      	ldrb	r3, [r3, #2]
 8008252:	70fb      	strb	r3, [r7, #3]
	uint8_t m_temp;					//

	//========
	do{
		route[i++] = 0xff;										//routei
 8008254:	79fb      	ldrb	r3, [r7, #7]
 8008256:	1c5a      	adds	r2, r3, #1
 8008258:	71fa      	strb	r2, [r7, #7]
 800825a:	461a      	mov	r2, r3
 800825c:	4b8f      	ldr	r3, [pc, #572]	; (800849c <MakeRoute_NESW+0x258>)
 800825e:	21ff      	movs	r1, #255	; 0xff
 8008260:	5499      	strb	r1, [r3, r2]
	}while(i != 0);												//i0(i0)
 8008262:	79fb      	ldrb	r3, [r7, #7]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1f5      	bne.n	8008254 <MakeRoute_NESW+0x10>

	//========
	m_step = step_map[MOUSE.Y][MOUSE.X];
 8008268:	4b8b      	ldr	r3, [pc, #556]	; (8008498 <MakeRoute_NESW+0x254>)
 800826a:	785b      	ldrb	r3, [r3, #1]
 800826c:	b2db      	uxtb	r3, r3
 800826e:	4618      	mov	r0, r3
 8008270:	4b89      	ldr	r3, [pc, #548]	; (8008498 <MakeRoute_NESW+0x254>)
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	b2db      	uxtb	r3, r3
 8008276:	4619      	mov	r1, r3
 8008278:	4a89      	ldr	r2, [pc, #548]	; (80084a0 <MakeRoute_NESW+0x25c>)
 800827a:	0103      	lsls	r3, r0, #4
 800827c:	4413      	add	r3, r2
 800827e:	440b      	add	r3, r1
 8008280:	781a      	ldrb	r2, [r3, #0]
 8008282:	4b88      	ldr	r3, [pc, #544]	; (80084a4 <MakeRoute_NESW+0x260>)
 8008284:	701a      	strb	r2, [r3, #0]

	//====x, y====
	x = (uint8_t)MOUSE.X;
 8008286:	4b84      	ldr	r3, [pc, #528]	; (8008498 <MakeRoute_NESW+0x254>)
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	71bb      	strb	r3, [r7, #6]
	y = (uint8_t)MOUSE.Y;
 800828c:	4b82      	ldr	r3, [pc, #520]	; (8008498 <MakeRoute_NESW+0x254>)
 800828e:	785b      	ldrb	r3, [r3, #1]
 8008290:	717b      	strb	r3, [r7, #5]

	//========
	do{
		m_temp = map[y][x];										//
 8008292:	797a      	ldrb	r2, [r7, #5]
 8008294:	79bb      	ldrb	r3, [r7, #6]
 8008296:	4984      	ldr	r1, [pc, #528]	; (80084a8 <MakeRoute_NESW+0x264>)
 8008298:	0112      	lsls	r2, r2, #4
 800829a:	440a      	add	r2, r1
 800829c:	4413      	add	r3, r2
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	713b      	strb	r3, [r7, #4]
		if(MF.FLAG.SCND){										//(MF.FLAG.SCNDTrue)
 80082a2:	4b82      	ldr	r3, [pc, #520]	; (80084ac <MakeRoute_NESW+0x268>)
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d002      	beq.n	80082b6 <MakeRoute_NESW+0x72>
			m_temp >>= 4;										//4bit4bit
 80082b0:	793b      	ldrb	r3, [r7, #4]
 80082b2:	091b      	lsrs	r3, r3, #4
 80082b4:	713b      	strb	r3, [r7, #4]
			x++;													//X
		}

*/
		//--------
		if(!(m_temp & 0x04) && (step_map[y][x+1] < m_step)){	//
 80082b6:	793b      	ldrb	r3, [r7, #4]
 80082b8:	f003 0304 	and.w	r3, r3, #4
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d125      	bne.n	800830c <MakeRoute_NESW+0xc8>
 80082c0:	797a      	ldrb	r2, [r7, #5]
 80082c2:	79bb      	ldrb	r3, [r7, #6]
 80082c4:	3301      	adds	r3, #1
 80082c6:	4976      	ldr	r1, [pc, #472]	; (80084a0 <MakeRoute_NESW+0x25c>)
 80082c8:	0112      	lsls	r2, r2, #4
 80082ca:	440a      	add	r2, r1
 80082cc:	4413      	add	r3, r2
 80082ce:	781a      	ldrb	r2, [r3, #0]
 80082d0:	4b74      	ldr	r3, [pc, #464]	; (80084a4 <MakeRoute_NESW+0x260>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d219      	bcs.n	800830c <MakeRoute_NESW+0xc8>
					route[i] = (0x01 - MOUSE.DIR) & 0x03;					//route
 80082d8:	4b6f      	ldr	r3, [pc, #444]	; (8008498 <MakeRoute_NESW+0x254>)
 80082da:	789b      	ldrb	r3, [r3, #2]
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	f1c3 0301 	rsb	r3, r3, #1
 80082e2:	b2da      	uxtb	r2, r3
 80082e4:	79fb      	ldrb	r3, [r7, #7]
 80082e6:	f002 0203 	and.w	r2, r2, #3
 80082ea:	b2d1      	uxtb	r1, r2
 80082ec:	4a6b      	ldr	r2, [pc, #428]	; (800849c <MakeRoute_NESW+0x258>)
 80082ee:	54d1      	strb	r1, [r2, r3]
					m_step = step_map[y][x+1];								//
 80082f0:	797a      	ldrb	r2, [r7, #5]
 80082f2:	79bb      	ldrb	r3, [r7, #6]
 80082f4:	3301      	adds	r3, #1
 80082f6:	496a      	ldr	r1, [pc, #424]	; (80084a0 <MakeRoute_NESW+0x25c>)
 80082f8:	0112      	lsls	r2, r2, #4
 80082fa:	440a      	add	r2, r1
 80082fc:	4413      	add	r3, r2
 80082fe:	781a      	ldrb	r2, [r3, #0]
 8008300:	4b68      	ldr	r3, [pc, #416]	; (80084a4 <MakeRoute_NESW+0x260>)
 8008302:	701a      	strb	r2, [r3, #0]
					x++;													//X
 8008304:	79bb      	ldrb	r3, [r7, #6]
 8008306:	3301      	adds	r3, #1
 8008308:	71bb      	strb	r3, [r7, #6]
 800830a:	e07e      	b.n	800840a <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x08) && (step_map[y+1][x] < m_step)){		//
 800830c:	793b      	ldrb	r3, [r7, #4]
 800830e:	f003 0308 	and.w	r3, r3, #8
 8008312:	2b00      	cmp	r3, #0
 8008314:	d124      	bne.n	8008360 <MakeRoute_NESW+0x11c>
 8008316:	797b      	ldrb	r3, [r7, #5]
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	79bb      	ldrb	r3, [r7, #6]
 800831c:	4960      	ldr	r1, [pc, #384]	; (80084a0 <MakeRoute_NESW+0x25c>)
 800831e:	0112      	lsls	r2, r2, #4
 8008320:	440a      	add	r2, r1
 8008322:	4413      	add	r3, r2
 8008324:	781a      	ldrb	r2, [r3, #0]
 8008326:	4b5f      	ldr	r3, [pc, #380]	; (80084a4 <MakeRoute_NESW+0x260>)
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	429a      	cmp	r2, r3
 800832c:	d218      	bcs.n	8008360 <MakeRoute_NESW+0x11c>
			route[i] = (0x00 - MOUSE.DIR) & 0x03;					//route
 800832e:	4b5a      	ldr	r3, [pc, #360]	; (8008498 <MakeRoute_NESW+0x254>)
 8008330:	789b      	ldrb	r3, [r3, #2]
 8008332:	b2db      	uxtb	r3, r3
 8008334:	425b      	negs	r3, r3
 8008336:	b2da      	uxtb	r2, r3
 8008338:	79fb      	ldrb	r3, [r7, #7]
 800833a:	f002 0203 	and.w	r2, r2, #3
 800833e:	b2d1      	uxtb	r1, r2
 8008340:	4a56      	ldr	r2, [pc, #344]	; (800849c <MakeRoute_NESW+0x258>)
 8008342:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y+1][x];								//
 8008344:	797b      	ldrb	r3, [r7, #5]
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	79bb      	ldrb	r3, [r7, #6]
 800834a:	4955      	ldr	r1, [pc, #340]	; (80084a0 <MakeRoute_NESW+0x25c>)
 800834c:	0112      	lsls	r2, r2, #4
 800834e:	440a      	add	r2, r1
 8008350:	4413      	add	r3, r2
 8008352:	781a      	ldrb	r2, [r3, #0]
 8008354:	4b53      	ldr	r3, [pc, #332]	; (80084a4 <MakeRoute_NESW+0x260>)
 8008356:	701a      	strb	r2, [r3, #0]
			y++;													//Y
 8008358:	797b      	ldrb	r3, [r7, #5]
 800835a:	3301      	adds	r3, #1
 800835c:	717b      	strb	r3, [r7, #5]
 800835e:	e054      	b.n	800840a <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x02) && (step_map[y-1][x] < m_step)){	//
 8008360:	793b      	ldrb	r3, [r7, #4]
 8008362:	f003 0302 	and.w	r3, r3, #2
 8008366:	2b00      	cmp	r3, #0
 8008368:	d125      	bne.n	80083b6 <MakeRoute_NESW+0x172>
 800836a:	797b      	ldrb	r3, [r7, #5]
 800836c:	1e5a      	subs	r2, r3, #1
 800836e:	79bb      	ldrb	r3, [r7, #6]
 8008370:	494b      	ldr	r1, [pc, #300]	; (80084a0 <MakeRoute_NESW+0x25c>)
 8008372:	0112      	lsls	r2, r2, #4
 8008374:	440a      	add	r2, r1
 8008376:	4413      	add	r3, r2
 8008378:	781a      	ldrb	r2, [r3, #0]
 800837a:	4b4a      	ldr	r3, [pc, #296]	; (80084a4 <MakeRoute_NESW+0x260>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	429a      	cmp	r2, r3
 8008380:	d219      	bcs.n	80083b6 <MakeRoute_NESW+0x172>
			route[i] = (0x02 - MOUSE.DIR) & 0x03;					//route
 8008382:	4b45      	ldr	r3, [pc, #276]	; (8008498 <MakeRoute_NESW+0x254>)
 8008384:	789b      	ldrb	r3, [r3, #2]
 8008386:	b2db      	uxtb	r3, r3
 8008388:	f1c3 0302 	rsb	r3, r3, #2
 800838c:	b2da      	uxtb	r2, r3
 800838e:	79fb      	ldrb	r3, [r7, #7]
 8008390:	f002 0203 	and.w	r2, r2, #3
 8008394:	b2d1      	uxtb	r1, r2
 8008396:	4a41      	ldr	r2, [pc, #260]	; (800849c <MakeRoute_NESW+0x258>)
 8008398:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y-1][x];								//
 800839a:	797b      	ldrb	r3, [r7, #5]
 800839c:	1e5a      	subs	r2, r3, #1
 800839e:	79bb      	ldrb	r3, [r7, #6]
 80083a0:	493f      	ldr	r1, [pc, #252]	; (80084a0 <MakeRoute_NESW+0x25c>)
 80083a2:	0112      	lsls	r2, r2, #4
 80083a4:	440a      	add	r2, r1
 80083a6:	4413      	add	r3, r2
 80083a8:	781a      	ldrb	r2, [r3, #0]
 80083aa:	4b3e      	ldr	r3, [pc, #248]	; (80084a4 <MakeRoute_NESW+0x260>)
 80083ac:	701a      	strb	r2, [r3, #0]
			y--;												//Y
 80083ae:	797b      	ldrb	r3, [r7, #5]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	717b      	strb	r3, [r7, #5]
 80083b4:	e029      	b.n	800840a <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x01) && (step_map[y][x-1] < m_step)){	//
 80083b6:	793b      	ldrb	r3, [r7, #4]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d124      	bne.n	800840a <MakeRoute_NESW+0x1c6>
 80083c0:	797a      	ldrb	r2, [r7, #5]
 80083c2:	79bb      	ldrb	r3, [r7, #6]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	4936      	ldr	r1, [pc, #216]	; (80084a0 <MakeRoute_NESW+0x25c>)
 80083c8:	0112      	lsls	r2, r2, #4
 80083ca:	440a      	add	r2, r1
 80083cc:	4413      	add	r3, r2
 80083ce:	781a      	ldrb	r2, [r3, #0]
 80083d0:	4b34      	ldr	r3, [pc, #208]	; (80084a4 <MakeRoute_NESW+0x260>)
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d218      	bcs.n	800840a <MakeRoute_NESW+0x1c6>
			route[i] = (0x03 - MOUSE.DIR) & 0x03;					//route
 80083d8:	4b2f      	ldr	r3, [pc, #188]	; (8008498 <MakeRoute_NESW+0x254>)
 80083da:	789b      	ldrb	r3, [r3, #2]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	f1c3 0303 	rsb	r3, r3, #3
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	79fb      	ldrb	r3, [r7, #7]
 80083e6:	f002 0203 	and.w	r2, r2, #3
 80083ea:	b2d1      	uxtb	r1, r2
 80083ec:	4a2b      	ldr	r2, [pc, #172]	; (800849c <MakeRoute_NESW+0x258>)
 80083ee:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y][x-1];								//
 80083f0:	797a      	ldrb	r2, [r7, #5]
 80083f2:	79bb      	ldrb	r3, [r7, #6]
 80083f4:	3b01      	subs	r3, #1
 80083f6:	492a      	ldr	r1, [pc, #168]	; (80084a0 <MakeRoute_NESW+0x25c>)
 80083f8:	0112      	lsls	r2, r2, #4
 80083fa:	440a      	add	r2, r1
 80083fc:	4413      	add	r3, r2
 80083fe:	781a      	ldrb	r2, [r3, #0]
 8008400:	4b28      	ldr	r3, [pc, #160]	; (80084a4 <MakeRoute_NESW+0x260>)
 8008402:	701a      	strb	r2, [r3, #0]
			x--;												//X
 8008404:	79bb      	ldrb	r3, [r7, #6]
 8008406:	3b01      	subs	r3, #1
 8008408:	71bb      	strb	r3, [r7, #6]
		}

		//--------
		switch(route[i]){										//route
 800840a:	79fb      	ldrb	r3, [r7, #7]
 800840c:	4a23      	ldr	r2, [pc, #140]	; (800849c <MakeRoute_NESW+0x258>)
 800840e:	5cd3      	ldrb	r3, [r2, r3]
 8008410:	2b03      	cmp	r3, #3
 8008412:	d828      	bhi.n	8008466 <MakeRoute_NESW+0x222>
 8008414:	a201      	add	r2, pc, #4	; (adr r2, 800841c <MakeRoute_NESW+0x1d8>)
 8008416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841a:	bf00      	nop
 800841c:	0800842d 	.word	0x0800842d
 8008420:	08008437 	.word	0x08008437
 8008424:	08008447 	.word	0x08008447
 8008428:	08008457 	.word	0x08008457
		case 0x00:												//
			route[i] = 0x88;									//
 800842c:	79fb      	ldrb	r3, [r7, #7]
 800842e:	4a1b      	ldr	r2, [pc, #108]	; (800849c <MakeRoute_NESW+0x258>)
 8008430:	2188      	movs	r1, #136	; 0x88
 8008432:	54d1      	strb	r1, [r2, r3]
			break;
 8008434:	e01c      	b.n	8008470 <MakeRoute_NESW+0x22c>
		case 0x01:												//
			UpdateDirection(DIR_SPIN_R90);								//90
 8008436:	2001      	movs	r0, #1
 8008438:	f7ff fdbe 	bl	8007fb8 <UpdateDirection>
			route[i] = 0x44;									//
 800843c:	79fb      	ldrb	r3, [r7, #7]
 800843e:	4a17      	ldr	r2, [pc, #92]	; (800849c <MakeRoute_NESW+0x258>)
 8008440:	2144      	movs	r1, #68	; 0x44
 8008442:	54d1      	strb	r1, [r2, r3]
			break;
 8008444:	e014      	b.n	8008470 <MakeRoute_NESW+0x22c>
		case 0x02:												//U
			UpdateDirection(DIR_SPIN_180);						//180
 8008446:	2002      	movs	r0, #2
 8008448:	f7ff fdb6 	bl	8007fb8 <UpdateDirection>
			route[i] = 0x22;									//
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	4a13      	ldr	r2, [pc, #76]	; (800849c <MakeRoute_NESW+0x258>)
 8008450:	2122      	movs	r1, #34	; 0x22
 8008452:	54d1      	strb	r1, [r2, r3]
			break;
 8008454:	e00c      	b.n	8008470 <MakeRoute_NESW+0x22c>
		case 0x03:												//
			UpdateDirection(DIR_SPIN_L90);						//90
 8008456:	20ff      	movs	r0, #255	; 0xff
 8008458:	f7ff fdae 	bl	8007fb8 <UpdateDirection>
			route[i] = 0x11;									//
 800845c:	79fb      	ldrb	r3, [r7, #7]
 800845e:	4a0f      	ldr	r2, [pc, #60]	; (800849c <MakeRoute_NESW+0x258>)
 8008460:	2111      	movs	r1, #17
 8008462:	54d1      	strb	r1, [r2, r3]
			break;
 8008464:	e004      	b.n	8008470 <MakeRoute_NESW+0x22c>
		default:												//
			route[i] = 0x00;									//
 8008466:	79fb      	ldrb	r3, [r7, #7]
 8008468:	4a0c      	ldr	r2, [pc, #48]	; (800849c <MakeRoute_NESW+0x258>)
 800846a:	2100      	movs	r1, #0
 800846c:	54d1      	strb	r1, [r2, r3]
			break;
 800846e:	bf00      	nop
		}
		i++;													//
 8008470:	79fb      	ldrb	r3, [r7, #7]
 8008472:	3301      	adds	r3, #1
 8008474:	71fb      	strb	r3, [r7, #7]
	}while( step_map[y][x] != 0);								//0(=)
 8008476:	797a      	ldrb	r2, [r7, #5]
 8008478:	79bb      	ldrb	r3, [r7, #6]
 800847a:	4909      	ldr	r1, [pc, #36]	; (80084a0 <MakeRoute_NESW+0x25c>)
 800847c:	0112      	lsls	r2, r2, #4
 800847e:	440a      	add	r2, r1
 8008480:	4413      	add	r3, r2
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	f47f af04 	bne.w	8008292 <MakeRoute_NESW+0x4e>
	MOUSE.DIR = dir_temp;											//
 800848a:	4a03      	ldr	r2, [pc, #12]	; (8008498 <MakeRoute_NESW+0x254>)
 800848c:	78fb      	ldrb	r3, [r7, #3]
 800848e:	7093      	strb	r3, [r2, #2]
}
 8008490:	bf00      	nop
 8008492:	3708      	adds	r7, #8
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}
 8008498:	20008708 	.word	0x20008708
 800849c:	2000c6a4 	.word	0x2000c6a4
 80084a0:	200003c0 	.word	0x200003c0
 80084a4:	200004c0 	.word	0x200004c0
 80084a8:	200002a4 	.word	0x200002a4
 80084ac:	20010650 	.word	0x20010650

080084b0 <ConvertMapIntoWall>:

void ConvertMapIntoWall()
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
	uint8_t x,y;
	//horizontal[16] -> Absolute North Wall
	//vertical[16] -> Absolute East Wall
	wall_horizontal[16] = 0xffff;
 80084b6:	4b27      	ldr	r3, [pc, #156]	; (8008554 <ConvertMapIntoWall+0xa4>)
 80084b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084bc:	841a      	strh	r2, [r3, #32]
	wall_vertical[16] = 0xffff;
 80084be:	4b26      	ldr	r3, [pc, #152]	; (8008558 <ConvertMapIntoWall+0xa8>)
 80084c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084c4:	841a      	strh	r2, [r3, #32]

	for(y=0;y<16;y++){
 80084c6:	2300      	movs	r3, #0
 80084c8:	71bb      	strb	r3, [r7, #6]
 80084ca:	e03a      	b.n	8008542 <ConvertMapIntoWall+0x92>
		for(x=0;x<16;x++){
 80084cc:	2300      	movs	r3, #0
 80084ce:	71fb      	strb	r3, [r7, #7]
 80084d0:	e031      	b.n	8008536 <ConvertMapIntoWall+0x86>
			wall_horizontal[y] += (((map[y][x] & 0x02) >> 1) << x);
 80084d2:	79bb      	ldrb	r3, [r7, #6]
 80084d4:	4a1f      	ldr	r2, [pc, #124]	; (8008554 <ConvertMapIntoWall+0xa4>)
 80084d6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80084da:	79ba      	ldrb	r2, [r7, #6]
 80084dc:	79fb      	ldrb	r3, [r7, #7]
 80084de:	481f      	ldr	r0, [pc, #124]	; (800855c <ConvertMapIntoWall+0xac>)
 80084e0:	0112      	lsls	r2, r2, #4
 80084e2:	4402      	add	r2, r0
 80084e4:	4413      	add	r3, r2
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	105b      	asrs	r3, r3, #1
 80084ea:	f003 0201 	and.w	r2, r3, #1
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	fa02 f303 	lsl.w	r3, r2, r3
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	79bb      	ldrb	r3, [r7, #6]
 80084f8:	440a      	add	r2, r1
 80084fa:	b291      	uxth	r1, r2
 80084fc:	4a15      	ldr	r2, [pc, #84]	; (8008554 <ConvertMapIntoWall+0xa4>)
 80084fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			wall_vertical[x] +=  ((map[y][x] & 0x01) << y);
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	4a14      	ldr	r2, [pc, #80]	; (8008558 <ConvertMapIntoWall+0xa8>)
 8008506:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800850a:	79ba      	ldrb	r2, [r7, #6]
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	4813      	ldr	r0, [pc, #76]	; (800855c <ConvertMapIntoWall+0xac>)
 8008510:	0112      	lsls	r2, r2, #4
 8008512:	4402      	add	r2, r0
 8008514:	4413      	add	r3, r2
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	f003 0201 	and.w	r2, r3, #1
 800851c:	79bb      	ldrb	r3, [r7, #6]
 800851e:	fa02 f303 	lsl.w	r3, r2, r3
 8008522:	b29a      	uxth	r2, r3
 8008524:	79fb      	ldrb	r3, [r7, #7]
 8008526:	440a      	add	r2, r1
 8008528:	b291      	uxth	r1, r2
 800852a:	4a0b      	ldr	r2, [pc, #44]	; (8008558 <ConvertMapIntoWall+0xa8>)
 800852c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(x=0;x<16;x++){
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	3301      	adds	r3, #1
 8008534:	71fb      	strb	r3, [r7, #7]
 8008536:	79fb      	ldrb	r3, [r7, #7]
 8008538:	2b0f      	cmp	r3, #15
 800853a:	d9ca      	bls.n	80084d2 <ConvertMapIntoWall+0x22>
	for(y=0;y<16;y++){
 800853c:	79bb      	ldrb	r3, [r7, #6]
 800853e:	3301      	adds	r3, #1
 8008540:	71bb      	strb	r3, [r7, #6]
 8008542:	79bb      	ldrb	r3, [r7, #6]
 8008544:	2b0f      	cmp	r3, #15
 8008546:	d9c1      	bls.n	80084cc <ConvertMapIntoWall+0x1c>
		}
	}
}
 8008548:	bf00      	nop
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr
 8008554:	20008778 	.word	0x20008778
 8008558:	200008e4 	.word	0x200008e4
 800855c:	200002a4 	.word	0x200002a4

08008560 <PrintWallData>:

void PrintWallData()
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
	int8_t x,y;
	for(y=16;y>0;y--){
 8008566:	2310      	movs	r3, #16
 8008568:	71bb      	strb	r3, [r7, #6]
 800856a:	e056      	b.n	800861a <PrintWallData+0xba>
		printf("+");
 800856c:	202b      	movs	r0, #43	; 0x2b
 800856e:	f003 fbbf 	bl	800bcf0 <putchar>
		for(x=0;x<16;x++){
 8008572:	2300      	movs	r3, #0
 8008574:	71fb      	strb	r3, [r7, #7]
 8008576:	e01d      	b.n	80085b4 <PrintWallData+0x54>
			if(wall_horizontal[y] & (0x01 << x)){
 8008578:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800857c:	4a3f      	ldr	r2, [pc, #252]	; (800867c <PrintWallData+0x11c>)
 800857e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008582:	461a      	mov	r2, r3
 8008584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008588:	fa42 f303 	asr.w	r3, r2, r3
 800858c:	f003 0301 	and.w	r3, r3, #1
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <PrintWallData+0x3c>
				printf("---");
 8008594:	483a      	ldr	r0, [pc, #232]	; (8008680 <PrintWallData+0x120>)
 8008596:	f003 fb93 	bl	800bcc0 <iprintf>
 800859a:	e002      	b.n	80085a2 <PrintWallData+0x42>
			}else{
				printf("   ");
 800859c:	4839      	ldr	r0, [pc, #228]	; (8008684 <PrintWallData+0x124>)
 800859e:	f003 fb8f 	bl	800bcc0 <iprintf>
			}
			printf("+");
 80085a2:	202b      	movs	r0, #43	; 0x2b
 80085a4:	f003 fba4 	bl	800bcf0 <putchar>
		for(x=0;x<16;x++){
 80085a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	3301      	adds	r3, #1
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	71fb      	strb	r3, [r7, #7]
 80085b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085b8:	2b0f      	cmp	r3, #15
 80085ba:	dddd      	ble.n	8008578 <PrintWallData+0x18>
		}
		printf("\n");
 80085bc:	200a      	movs	r0, #10
 80085be:	f003 fb97 	bl	800bcf0 <putchar>
		for(x=0;x<17;x++){
 80085c2:	2300      	movs	r3, #0
 80085c4:	71fb      	strb	r3, [r7, #7]
 80085c6:	e01b      	b.n	8008600 <PrintWallData+0xa0>
			if(wall_vertical[x] & (0x01 << (y-1))){
 80085c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085cc:	4a2e      	ldr	r2, [pc, #184]	; (8008688 <PrintWallData+0x128>)
 80085ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085d2:	461a      	mov	r2, r3
 80085d4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80085d8:	3b01      	subs	r3, #1
 80085da:	fa42 f303 	asr.w	r3, r2, r3
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <PrintWallData+0x8e>
				printf("|   ");
 80085e6:	4829      	ldr	r0, [pc, #164]	; (800868c <PrintWallData+0x12c>)
 80085e8:	f003 fb6a 	bl	800bcc0 <iprintf>
 80085ec:	e002      	b.n	80085f4 <PrintWallData+0x94>
			}else{
				printf("    ");
 80085ee:	4828      	ldr	r0, [pc, #160]	; (8008690 <PrintWallData+0x130>)
 80085f0:	f003 fb66 	bl	800bcc0 <iprintf>
		for(x=0;x<17;x++){
 80085f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	3301      	adds	r3, #1
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	71fb      	strb	r3, [r7, #7]
 8008600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008604:	2b10      	cmp	r3, #16
 8008606:	dddf      	ble.n	80085c8 <PrintWallData+0x68>
			}
		}
		printf("\n");
 8008608:	200a      	movs	r0, #10
 800860a:	f003 fb71 	bl	800bcf0 <putchar>
	for(y=16;y>0;y--){
 800860e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008612:	b2db      	uxtb	r3, r3
 8008614:	3b01      	subs	r3, #1
 8008616:	b2db      	uxtb	r3, r3
 8008618:	71bb      	strb	r3, [r7, #6]
 800861a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800861e:	2b00      	cmp	r3, #0
 8008620:	dca4      	bgt.n	800856c <PrintWallData+0xc>
	}
	printf("+");
 8008622:	202b      	movs	r0, #43	; 0x2b
 8008624:	f003 fb64 	bl	800bcf0 <putchar>
	for(x=0;x<16;x++){
 8008628:	2300      	movs	r3, #0
 800862a:	71fb      	strb	r3, [r7, #7]
 800862c:	e01a      	b.n	8008664 <PrintWallData+0x104>
		if(wall_horizontal[0] & (0x01 << x)){
 800862e:	4b13      	ldr	r3, [pc, #76]	; (800867c <PrintWallData+0x11c>)
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	461a      	mov	r2, r3
 8008634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008638:	fa42 f303 	asr.w	r3, r2, r3
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	d003      	beq.n	800864c <PrintWallData+0xec>
			printf("---");
 8008644:	480e      	ldr	r0, [pc, #56]	; (8008680 <PrintWallData+0x120>)
 8008646:	f003 fb3b 	bl	800bcc0 <iprintf>
 800864a:	e002      	b.n	8008652 <PrintWallData+0xf2>
		}else{
			printf("   ");
 800864c:	480d      	ldr	r0, [pc, #52]	; (8008684 <PrintWallData+0x124>)
 800864e:	f003 fb37 	bl	800bcc0 <iprintf>
		}
			printf("+");
 8008652:	202b      	movs	r0, #43	; 0x2b
 8008654:	f003 fb4c 	bl	800bcf0 <putchar>
	for(x=0;x<16;x++){
 8008658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800865c:	b2db      	uxtb	r3, r3
 800865e:	3301      	adds	r3, #1
 8008660:	b2db      	uxtb	r3, r3
 8008662:	71fb      	strb	r3, [r7, #7]
 8008664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008668:	2b0f      	cmp	r3, #15
 800866a:	dde0      	ble.n	800862e <PrintWallData+0xce>
	}
	printf("\n");
 800866c:	200a      	movs	r0, #10
 800866e:	f003 fb3f 	bl	800bcf0 <putchar>
}
 8008672:	bf00      	nop
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	20008778 	.word	0x20008778
 8008680:	0800de54 	.word	0x0800de54
 8008684:	0800de58 	.word	0x0800de58
 8008688:	200008e4 	.word	0x200008e4
 800868c:	0800de5c 	.word	0x0800de5c
 8008690:	0800de64 	.word	0x0800de64

08008694 <MelodySummer>:

#include"tim.h"
#include"Mouse/global.h"

void MelodySummer(void)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	af00      	add	r7, sp, #0
	Melody(g6,100);
 8008698:	2164      	movs	r1, #100	; 0x64
 800869a:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 800869e:	f000 f99b 	bl	80089d8 <Melody>
	Melody(c7,100);
 80086a2:	2164      	movs	r1, #100	; 0x64
 80086a4:	f640 002d 	movw	r0, #2093	; 0x82d
 80086a8:	f000 f996 	bl	80089d8 <Melody>
	Melody(d7,100);
 80086ac:	2164      	movs	r1, #100	; 0x64
 80086ae:	f640 102d 	movw	r0, #2349	; 0x92d
 80086b2:	f000 f991 	bl	80089d8 <Melody>
	Melody(e7,100);
 80086b6:	2164      	movs	r1, #100	; 0x64
 80086b8:	f640 204d 	movw	r0, #2637	; 0xa4d
 80086bc:	f000 f98c 	bl	80089d8 <Melody>
	Melody(d7,100);
 80086c0:	2164      	movs	r1, #100	; 0x64
 80086c2:	f640 102d 	movw	r0, #2349	; 0x92d
 80086c6:	f000 f987 	bl	80089d8 <Melody>
	WaitMs(50);
 80086ca:	2032      	movs	r0, #50	; 0x32
 80086cc:	f7fc fa1e 	bl	8004b0c <WaitMs>
	Melody(c7,50);
 80086d0:	2132      	movs	r1, #50	; 0x32
 80086d2:	f640 002d 	movw	r0, #2093	; 0x82d
 80086d6:	f000 f97f 	bl	80089d8 <Melody>
	WaitMs(50);
 80086da:	2032      	movs	r0, #50	; 0x32
 80086dc:	f7fc fa16 	bl	8004b0c <WaitMs>
	Melody(c7,200);
 80086e0:	21c8      	movs	r1, #200	; 0xc8
 80086e2:	f640 002d 	movw	r0, #2093	; 0x82d
 80086e6:	f000 f977 	bl	80089d8 <Melody>
}
 80086ea:	bf00      	nop
 80086ec:	bd80      	pop	{r7, pc}

080086ee <MelodyRayearth>:

void MelodyRayearth(void){
 80086ee:	b580      	push	{r7, lr}
 80086f0:	af00      	add	r7, sp, #0
	Melody(f5,100);
 80086f2:	2164      	movs	r1, #100	; 0x64
 80086f4:	f240 20ba 	movw	r0, #698	; 0x2ba
 80086f8:	f000 f96e 	bl	80089d8 <Melody>
	WaitMs(10);
 80086fc:	200a      	movs	r0, #10
 80086fe:	f7fc fa05 	bl	8004b0c <WaitMs>
	Melody(f5,600);
 8008702:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008706:	f240 20ba 	movw	r0, #698	; 0x2ba
 800870a:	f000 f965 	bl	80089d8 <Melody>
	Melody(c6,400);
 800870e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008712:	f240 4016 	movw	r0, #1046	; 0x416
 8008716:	f000 f95f 	bl	80089d8 <Melody>
	Melody(d6,200);
 800871a:	21c8      	movs	r1, #200	; 0xc8
 800871c:	f240 4096 	movw	r0, #1174	; 0x496
 8008720:	f000 f95a 	bl	80089d8 <Melody>
	Melody(a5h,600);
 8008724:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008728:	f44f 7069 	mov.w	r0, #932	; 0x3a4
 800872c:	f000 f954 	bl	80089d8 <Melody>
}
 8008730:	bf00      	nop
 8008732:	bd80      	pop	{r7, pc}

08008734 <MelodyGoal>:

void MelodyGoal(void)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	af00      	add	r7, sp, #0
	Melody(g6,300);
 8008738:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800873c:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8008740:	f000 f94a 	bl	80089d8 <Melody>
	Melody(f6,300);
 8008744:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008748:	f240 5075 	movw	r0, #1397	; 0x575
 800874c:	f000 f944 	bl	80089d8 <Melody>
	Melody(e6,300);
 8008750:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008754:	f240 5026 	movw	r0, #1318	; 0x526
 8008758:	f000 f93e 	bl	80089d8 <Melody>
}
 800875c:	bf00      	nop
 800875e:	bd80      	pop	{r7, pc}

08008760 <MelodyUrara>:

void MelodyUrara(void){
 8008760:	b580      	push	{r7, lr}
 8008762:	af00      	add	r7, sp, #0
	Melody(d7,100);
 8008764:	2164      	movs	r1, #100	; 0x64
 8008766:	f640 102d 	movw	r0, #2349	; 0x92d
 800876a:	f000 f935 	bl	80089d8 <Melody>
	Melody(a6,100);
 800876e:	2164      	movs	r1, #100	; 0x64
 8008770:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 8008774:	f000 f930 	bl	80089d8 <Melody>
	WaitMs(10);
 8008778:	200a      	movs	r0, #10
 800877a:	f7fc f9c7 	bl	8004b0c <WaitMs>
	Melody(a6,200);
 800877e:	21c8      	movs	r1, #200	; 0xc8
 8008780:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 8008784:	f000 f928 	bl	80089d8 <Melody>
	WaitMs(50);
 8008788:	2032      	movs	r0, #50	; 0x32
 800878a:	f7fc f9bf 	bl	8004b0c <WaitMs>

	Melody(d7,100);
 800878e:	2164      	movs	r1, #100	; 0x64
 8008790:	f640 102d 	movw	r0, #2349	; 0x92d
 8008794:	f000 f920 	bl	80089d8 <Melody>
	Melody(a6,100);
 8008798:	2164      	movs	r1, #100	; 0x64
 800879a:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 800879e:	f000 f91b 	bl	80089d8 <Melody>
	WaitMs(10);
 80087a2:	200a      	movs	r0, #10
 80087a4:	f7fc f9b2 	bl	8004b0c <WaitMs>
	Melody(a6,200);
 80087a8:	21c8      	movs	r1, #200	; 0xc8
 80087aa:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 80087ae:	f000 f913 	bl	80089d8 <Melody>
	WaitMs(50);
 80087b2:	2032      	movs	r0, #50	; 0x32
 80087b4:	f7fc f9aa 	bl	8004b0c <WaitMs>

	Melody(d7,100);
 80087b8:	2164      	movs	r1, #100	; 0x64
 80087ba:	f640 102d 	movw	r0, #2349	; 0x92d
 80087be:	f000 f90b 	bl	80089d8 <Melody>
	Melody(c7,100);
 80087c2:	2164      	movs	r1, #100	; 0x64
 80087c4:	f640 002d 	movw	r0, #2093	; 0x82d
 80087c8:	f000 f906 	bl	80089d8 <Melody>
	Melody(d7,100);
 80087cc:	2164      	movs	r1, #100	; 0x64
 80087ce:	f640 102d 	movw	r0, #2349	; 0x92d
 80087d2:	f000 f901 	bl	80089d8 <Melody>
	Melody(c7,100);
 80087d6:	2164      	movs	r1, #100	; 0x64
 80087d8:	f640 002d 	movw	r0, #2093	; 0x82d
 80087dc:	f000 f8fc 	bl	80089d8 <Melody>
	Melody(a6,200);
 80087e0:	21c8      	movs	r1, #200	; 0xc8
 80087e2:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 80087e6:	f000 f8f7 	bl	80089d8 <Melody>
	WaitMs(50);
 80087ea:	2032      	movs	r0, #50	; 0x32
 80087ec:	f7fc f98e 	bl	8004b0c <WaitMs>

}
 80087f0:	bf00      	nop
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <MelodyMrLawrence>:

void MelodyMrLawrence()
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	af00      	add	r7, sp, #0
	Melody(d7,100);
 80087f8:	2164      	movs	r1, #100	; 0x64
 80087fa:	f640 102d 	movw	r0, #2349	; 0x92d
 80087fe:	f000 f8eb 	bl	80089d8 <Melody>
	Melody(e7,100);
 8008802:	2164      	movs	r1, #100	; 0x64
 8008804:	f640 204d 	movw	r0, #2637	; 0xa4d
 8008808:	f000 f8e6 	bl	80089d8 <Melody>
	Melody(d7,100);
 800880c:	2164      	movs	r1, #100	; 0x64
 800880e:	f640 102d 	movw	r0, #2349	; 0x92d
 8008812:	f000 f8e1 	bl	80089d8 <Melody>
	Melody(a6,100);
 8008816:	2164      	movs	r1, #100	; 0x64
 8008818:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 800881c:	f000 f8dc 	bl	80089d8 <Melody>
	Melody(d7,100);
 8008820:	2164      	movs	r1, #100	; 0x64
 8008822:	f640 102d 	movw	r0, #2349	; 0x92d
 8008826:	f000 f8d7 	bl	80089d8 <Melody>

	WaitMs(400);
 800882a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800882e:	f7fc f96d 	bl	8004b0c <WaitMs>

	Melody(d7,100);
 8008832:	2164      	movs	r1, #100	; 0x64
 8008834:	f640 102d 	movw	r0, #2349	; 0x92d
 8008838:	f000 f8ce 	bl	80089d8 <Melody>
	Melody(e7,100);
 800883c:	2164      	movs	r1, #100	; 0x64
 800883e:	f640 204d 	movw	r0, #2637	; 0xa4d
 8008842:	f000 f8c9 	bl	80089d8 <Melody>
	Melody(d7,100);
 8008846:	2164      	movs	r1, #100	; 0x64
 8008848:	f640 102d 	movw	r0, #2349	; 0x92d
 800884c:	f000 f8c4 	bl	80089d8 <Melody>
	Melody(e6,100);
 8008850:	2164      	movs	r1, #100	; 0x64
 8008852:	f240 5026 	movw	r0, #1318	; 0x526
 8008856:	f000 f8bf 	bl	80089d8 <Melody>
	Melody(g7,100);
 800885a:	2164      	movs	r1, #100	; 0x64
 800885c:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 8008860:	f000 f8ba 	bl	80089d8 <Melody>
	Melody(e6,100);
 8008864:	2164      	movs	r1, #100	; 0x64
 8008866:	f240 5026 	movw	r0, #1318	; 0x526
 800886a:	f000 f8b5 	bl	80089d8 <Melody>
	Melody(d7,100);
 800886e:	2164      	movs	r1, #100	; 0x64
 8008870:	f640 102d 	movw	r0, #2349	; 0x92d
 8008874:	f000 f8b0 	bl	80089d8 <Melody>
	Melody(e7,100);
 8008878:	2164      	movs	r1, #100	; 0x64
 800887a:	f640 204d 	movw	r0, #2637	; 0xa4d
 800887e:	f000 f8ab 	bl	80089d8 <Melody>
	Melody(d7,100);
 8008882:	2164      	movs	r1, #100	; 0x64
 8008884:	f640 102d 	movw	r0, #2349	; 0x92d
 8008888:	f000 f8a6 	bl	80089d8 <Melody>
	Melody(c7,100);
 800888c:	2164      	movs	r1, #100	; 0x64
 800888e:	f640 002d 	movw	r0, #2093	; 0x82d
 8008892:	f000 f8a1 	bl	80089d8 <Melody>
	Melody(a6,100);
 8008896:	2164      	movs	r1, #100	; 0x64
 8008898:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 800889c:	f000 f89c 	bl	80089d8 <Melody>
}
 80088a0:	bf00      	nop
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <MelodyNatsumatsuri>:

void MelodyNatsumatsuri()
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	af00      	add	r7, sp, #0
	Melody(d6,200);
 80088a8:	21c8      	movs	r1, #200	; 0xc8
 80088aa:	f240 4096 	movw	r0, #1174	; 0x496
 80088ae:	f000 f893 	bl	80089d8 <Melody>
	Melody(f6,200);
 80088b2:	21c8      	movs	r1, #200	; 0xc8
 80088b4:	f240 5075 	movw	r0, #1397	; 0x575
 80088b8:	f000 f88e 	bl	80089d8 <Melody>
	Melody(g6,200);
 80088bc:	21c8      	movs	r1, #200	; 0xc8
 80088be:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 80088c2:	f000 f889 	bl	80089d8 <Melody>
	Melody(f6,100);
 80088c6:	2164      	movs	r1, #100	; 0x64
 80088c8:	f240 5075 	movw	r0, #1397	; 0x575
 80088cc:	f000 f884 	bl	80089d8 <Melody>
	Melody(g6,100);
 80088d0:	2164      	movs	r1, #100	; 0x64
 80088d2:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 80088d6:	f000 f87f 	bl	80089d8 <Melody>
	Melody(a6,200);
 80088da:	21c8      	movs	r1, #200	; 0xc8
 80088dc:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 80088e0:	f000 f87a 	bl	80089d8 <Melody>
	Melody(c6,200);
 80088e4:	21c8      	movs	r1, #200	; 0xc8
 80088e6:	f240 4016 	movw	r0, #1046	; 0x416
 80088ea:	f000 f875 	bl	80089d8 <Melody>
	Melody(d6,200);
 80088ee:	21c8      	movs	r1, #200	; 0xc8
 80088f0:	f240 4096 	movw	r0, #1174	; 0x496
 80088f4:	f000 f870 	bl	80089d8 <Melody>

}
 80088f8:	bf00      	nop
 80088fa:	bd80      	pop	{r7, pc}

080088fc <MelodyKurenai>:

void MelodyKurenai(void){
 80088fc:	b580      	push	{r7, lr}
 80088fe:	af00      	add	r7, sp, #0
	Melody(c7,300);
 8008900:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008904:	f640 002d 	movw	r0, #2093	; 0x82d
 8008908:	f000 f866 	bl	80089d8 <Melody>
	WaitMs(10);
 800890c:	200a      	movs	r0, #10
 800890e:	f7fc f8fd 	bl	8004b0c <WaitMs>
	Melody(c7,100);
 8008912:	2164      	movs	r1, #100	; 0x64
 8008914:	f640 002d 	movw	r0, #2093	; 0x82d
 8008918:	f000 f85e 	bl	80089d8 <Melody>
	Melody(b6,100);
 800891c:	2164      	movs	r1, #100	; 0x64
 800891e:	f44f 60f7 	mov.w	r0, #1976	; 0x7b8
 8008922:	f000 f859 	bl	80089d8 <Melody>
	Melody(c7,300);
 8008926:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800892a:	f640 002d 	movw	r0, #2093	; 0x82d
 800892e:	f000 f853 	bl	80089d8 <Melody>
	WaitMs(10);
 8008932:	200a      	movs	r0, #10
 8008934:	f7fc f8ea 	bl	8004b0c <WaitMs>
	Melody(d6,100);
 8008938:	2164      	movs	r1, #100	; 0x64
 800893a:	f240 4096 	movw	r0, #1174	; 0x496
 800893e:	f000 f84b 	bl	80089d8 <Melody>
	Melody(e7,300);
 8008942:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008946:	f640 204d 	movw	r0, #2637	; 0xa4d
 800894a:	f000 f845 	bl	80089d8 <Melody>
	Melody(d7,100);
 800894e:	2164      	movs	r1, #100	; 0x64
 8008950:	f640 102d 	movw	r0, #2349	; 0x92d
 8008954:	f000 f840 	bl	80089d8 <Melody>
	Melody(c7,100);
 8008958:	2164      	movs	r1, #100	; 0x64
 800895a:	f640 002d 	movw	r0, #2093	; 0x82d
 800895e:	f000 f83b 	bl	80089d8 <Melody>
	Melody(b6,300);
 8008962:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008966:	f44f 60f7 	mov.w	r0, #1976	; 0x7b8
 800896a:	f000 f835 	bl	80089d8 <Melody>
}
 800896e:	bf00      	nop
 8008970:	bd80      	pop	{r7, pc}

08008972 <MelodyYamato>:

void MelodyYamato(){
 8008972:	b580      	push	{r7, lr}
 8008974:	af00      	add	r7, sp, #0
	Melody(e6,100);
 8008976:	2164      	movs	r1, #100	; 0x64
 8008978:	f240 5026 	movw	r0, #1318	; 0x526
 800897c:	f000 f82c 	bl	80089d8 <Melody>
	WaitMs(10);
 8008980:	200a      	movs	r0, #10
 8008982:	f7fc f8c3 	bl	8004b0c <WaitMs>
	Melody(e6,200);
 8008986:	21c8      	movs	r1, #200	; 0xc8
 8008988:	f240 5026 	movw	r0, #1318	; 0x526
 800898c:	f000 f824 	bl	80089d8 <Melody>
	Melody(f6,100);
 8008990:	2164      	movs	r1, #100	; 0x64
 8008992:	f240 5075 	movw	r0, #1397	; 0x575
 8008996:	f000 f81f 	bl	80089d8 <Melody>
	Melody(e6,200);
 800899a:	21c8      	movs	r1, #200	; 0xc8
 800899c:	f240 5026 	movw	r0, #1318	; 0x526
 80089a0:	f000 f81a 	bl	80089d8 <Melody>
	Melody(c6,200);
 80089a4:	21c8      	movs	r1, #200	; 0xc8
 80089a6:	f240 4016 	movw	r0, #1046	; 0x416
 80089aa:	f000 f815 	bl	80089d8 <Melody>

	Melody(f6,400);
 80089ae:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80089b2:	f240 5075 	movw	r0, #1397	; 0x575
 80089b6:	f000 f80f 	bl	80089d8 <Melody>
	Melody(e6,400);
 80089ba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80089be:	f240 5026 	movw	r0, #1318	; 0x526
 80089c2:	f000 f809 	bl	80089d8 <Melody>
	Melody(d6,400);
 80089c6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80089ca:	f240 4096 	movw	r0, #1174	; 0x496
 80089ce:	f000 f803 	bl	80089d8 <Melody>
}
 80089d2:	bf00      	nop
 80089d4:	bd80      	pop	{r7, pc}
	...

080089d8 <Melody>:

void Melody(uint32_t hz, uint32_t ms)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b08a      	sub	sp, #40	; 0x28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
	TIM_OC_InitTypeDef sConfigOC;
//TIM8 Setting
	htim8.Instance = TIM8;
 80089e2:	4b28      	ldr	r3, [pc, #160]	; (8008a84 <Melody+0xac>)
 80089e4:	4a28      	ldr	r2, [pc, #160]	; (8008a88 <Melody+0xb0>)
 80089e6:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 840-1;
 80089e8:	4b26      	ldr	r3, [pc, #152]	; (8008a84 <Melody+0xac>)
 80089ea:	f240 3247 	movw	r2, #839	; 0x347
 80089ee:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80089f0:	4b24      	ldr	r3, [pc, #144]	; (8008a84 <Melody+0xac>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 100000 / hz;
 80089f6:	4a25      	ldr	r2, [pc, #148]	; (8008a8c <Melody+0xb4>)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80089fe:	4a21      	ldr	r2, [pc, #132]	; (8008a84 <Melody+0xac>)
 8008a00:	60d3      	str	r3, [r2, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a02:	4b20      	ldr	r3, [pc, #128]	; (8008a84 <Melody+0xac>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8008a08:	4b1e      	ldr	r3, [pc, #120]	; (8008a84 <Melody+0xac>)
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a0e:	4b1d      	ldr	r3, [pc, #116]	; (8008a84 <Melody+0xac>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	619a      	str	r2, [r3, #24]
//Config Setting
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008a14:	2360      	movs	r3, #96	; 0x60
 8008a16:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse =  95000 / hz ;
 8008a18:	4a1d      	ldr	r2, [pc, #116]	; (8008a90 <Melody+0xb8>)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a20:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008a22:	2300      	movs	r3, #0
 8008a24:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008a26:	2300      	movs	r3, #0
 8008a28:	61fb      	str	r3, [r7, #28]
//TIM8 OUTPUT
	if(HAL_TIM_PWM_Init(&htim8) != HAL_OK){
 8008a2a:	4816      	ldr	r0, [pc, #88]	; (8008a84 <Melody+0xac>)
 8008a2c:	f7fa fcfb 	bl	8003426 <HAL_TIM_PWM_Init>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d001      	beq.n	8008a3a <Melody+0x62>
		Error_Handler();
 8008a36:	f001 fd6d 	bl	800a514 <Error_Handler>
	}
	if(HAL_TIM_PWM_ConfigChannel(&htim8,&sConfigOC,TIM_CHANNEL_4) != HAL_OK){
 8008a3a:	f107 030c 	add.w	r3, r7, #12
 8008a3e:	220c      	movs	r2, #12
 8008a40:	4619      	mov	r1, r3
 8008a42:	4810      	ldr	r0, [pc, #64]	; (8008a84 <Melody+0xac>)
 8008a44:	f7fa ffc8 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <Melody+0x7a>
		Error_Handler();
 8008a4e:	f001 fd61 	bl	800a514 <Error_Handler>
	}
	if(HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_4) != HAL_OK){
 8008a52:	210c      	movs	r1, #12
 8008a54:	480b      	ldr	r0, [pc, #44]	; (8008a84 <Melody+0xac>)
 8008a56:	f7fa fd11 	bl	800347c <HAL_TIM_PWM_Start>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <Melody+0x8c>
		Error_Handler();
 8008a60:	f001 fd58 	bl	800a514 <Error_Handler>
	}
	WaitMs(ms);
 8008a64:	6838      	ldr	r0, [r7, #0]
 8008a66:	f7fc f851 	bl	8004b0c <WaitMs>

	if(HAL_TIM_PWM_Stop(&htim8,TIM_CHANNEL_4) != HAL_OK){
 8008a6a:	210c      	movs	r1, #12
 8008a6c:	4805      	ldr	r0, [pc, #20]	; (8008a84 <Melody+0xac>)
 8008a6e:	f7fa fd43 	bl	80034f8 <HAL_TIM_PWM_Stop>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <Melody+0xa4>
		Error_Handler();
 8008a78:	f001 fd4c 	bl	800a514 <Error_Handler>
	}
}
 8008a7c:	bf00      	nop
 8008a7e:	3728      	adds	r7, #40	; 0x28
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	200106bc 	.word	0x200106bc
 8008a88:	40010400 	.word	0x40010400
 8008a8c:	000186a0 	.word	0x000186a0
 8008a90:	00017318 	.word	0x00017318

08008a94 <SearchOneSection>:
===========================================================*/
/*-----------------------------------------------------------
		()
-----------------------------------------------------------*/
void SearchOneSection(uint8_t goal_length)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	71fb      	strb	r3, [r7, #7]
	InitializeMap();
 8008a9e:	f7ff f88b 	bl	8007bb8 <InitializeMap>
	GyroInit();
 8008aa2:	f7fc fc2f 	bl	8005304 <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 8008aa6:	4b3c      	ldr	r3, [pc, #240]	; (8008b98 <SearchOneSection+0x104>)
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	701a      	strb	r2, [r3, #0]
 8008aac:	4b3a      	ldr	r3, [pc, #232]	; (8008b98 <SearchOneSection+0x104>)
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	4b3a      	ldr	r3, [pc, #232]	; (8008b9c <SearchOneSection+0x108>)
 8008ab2:	701a      	strb	r2, [r3, #0]
	GetWallData();
 8008ab4:	f000 fdd0 	bl	8009658 <GetWallData>
	WriteMap();											//
 8008ab8:	f7ff f8ea 	bl	8007c90 <WriteMap>
	MakeStepMap(goal_length);								//
 8008abc:	79fb      	ldrb	r3, [r7, #7]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7ff fa92 	bl	8007fe8 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 8008ac4:	f7ff fbbe 	bl	8008244 <MakeRoute_NESW>

	SetMotionDirection(FORWARD);
 8008ac8:	2000      	movs	r0, #0
 8008aca:	f7fd fef7 	bl	80068bc <SetMotionDirection>
	StartTimer();
 8008ace:	f000 fe51 	bl	8009774 <StartTimer>

	//========
	do{

		//--------
		switch(route[r_cnt++]){								//route
 8008ad2:	4b31      	ldr	r3, [pc, #196]	; (8008b98 <SearchOneSection+0x104>)
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	b2d1      	uxtb	r1, r2
 8008ada:	4a2f      	ldr	r2, [pc, #188]	; (8008b98 <SearchOneSection+0x104>)
 8008adc:	7011      	strb	r1, [r2, #0]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	4b2f      	ldr	r3, [pc, #188]	; (8008ba0 <SearchOneSection+0x10c>)
 8008ae2:	5c9b      	ldrb	r3, [r3, r2]
 8008ae4:	2b22      	cmp	r3, #34	; 0x22
 8008ae6:	d018      	beq.n	8008b1a <SearchOneSection+0x86>
 8008ae8:	2b22      	cmp	r3, #34	; 0x22
 8008aea:	dc02      	bgt.n	8008af2 <SearchOneSection+0x5e>
 8008aec:	2b11      	cmp	r3, #17
 8008aee:	d020      	beq.n	8008b32 <SearchOneSection+0x9e>
 8008af0:	e02b      	b.n	8008b4a <SearchOneSection+0xb6>
 8008af2:	2b44      	cmp	r3, #68	; 0x44
 8008af4:	d005      	beq.n	8008b02 <SearchOneSection+0x6e>
 8008af6:	2b88      	cmp	r3, #136	; 0x88
 8008af8:	d127      	bne.n	8008b4a <SearchOneSection+0xb6>

			case STRAIGHT:
				SetMotionDirection(FORWARD);
 8008afa:	2000      	movs	r0, #0
 8008afc:	f7fd fede 	bl	80068bc <SetMotionDirection>
				break;
 8008b00:	e023      	b.n	8008b4a <SearchOneSection+0xb6>

			case TURN_RIGHT:
				SpinR90();
 8008b02:	f7fc fd79 	bl	80055f8 <SpinR90>
				UpdateDirection(DIR_SPIN_R90);				//
 8008b06:	2001      	movs	r0, #1
 8008b08:	f7ff fa56 	bl	8007fb8 <UpdateDirection>
				HAL_Delay(100);								//
 8008b0c:	2064      	movs	r0, #100	; 0x64
 8008b0e:	f7f8 fb9b 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 8008b12:	2000      	movs	r0, #0
 8008b14:	f7fd fed2 	bl	80068bc <SetMotionDirection>
				break;
 8008b18:	e017      	b.n	8008b4a <SearchOneSection+0xb6>

			case TURN_BACK:
				Spin180();
 8008b1a:	f7fc ff73 	bl	8005a04 <Spin180>
				UpdateDirection(DIR_SPIN_180);				//180
 8008b1e:	2002      	movs	r0, #2
 8008b20:	f7ff fa4a 	bl	8007fb8 <UpdateDirection>
				HAL_Delay(100);
 8008b24:	2064      	movs	r0, #100	; 0x64
 8008b26:	f7f8 fb8f 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	f7fd fec6 	bl	80068bc <SetMotionDirection>
				break;
 8008b30:	e00b      	b.n	8008b4a <SearchOneSection+0xb6>

			case TURN_LEFT:
				SpinL90();
 8008b32:	f7fc fdd3 	bl	80056dc <SpinL90>
				UpdateDirection(DIR_SPIN_L90);				//
 8008b36:	20ff      	movs	r0, #255	; 0xff
 8008b38:	f7ff fa3e 	bl	8007fb8 <UpdateDirection>
				HAL_Delay(100);								//
 8008b3c:	2064      	movs	r0, #100	; 0x64
 8008b3e:	f7f8 fb83 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 8008b42:	2000      	movs	r0, #0
 8008b44:	f7fd feba 	bl	80068bc <SetMotionDirection>
				break;
 8008b48:	bf00      	nop

		}

		GoOneSectionStop();
 8008b4a:	f7fc fd3d 	bl	80055c8 <GoOneSectionStop>
		UpdatePosition();									//
 8008b4e:	f7ff f9c7 	bl	8007ee0 <UpdatePosition>
		ConfRoute_NESW(goal_length);						//
 8008b52:	79fb      	ldrb	r3, [r7, #7]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7ff fa09 	bl	8007f6c <ConfRoute_NESW>

//	}while((MOUSE.X != goal_x) || (MOUSE.Y != goal_y));
	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length));
 8008b5a:	4b12      	ldr	r3, [pc, #72]	; (8008ba4 <SearchOneSection+0x110>)
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	b2d8      	uxtb	r0, r3
 8008b60:	4b10      	ldr	r3, [pc, #64]	; (8008ba4 <SearchOneSection+0x110>)
 8008b62:	785b      	ldrb	r3, [r3, #1]
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	79fa      	ldrb	r2, [r7, #7]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	f000 fa0b 	bl	8008f84 <CheckGoal>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1ae      	bne.n	8008ad2 <SearchOneSection+0x3e>

	WaitMs(200);											//***2***
 8008b74:	20c8      	movs	r0, #200	; 0xc8
 8008b76:	f7fb ffc9 	bl	8004b0c <WaitMs>
	MelodyGoal();
 8008b7a:	f7ff fddb 	bl	8008734 <MelodyGoal>
	Spin180();												//180
 8008b7e:	f7fc ff41 	bl	8005a04 <Spin180>
	UpdateDirection(DIR_SPIN_180);							//180
 8008b82:	2002      	movs	r0, #2
 8008b84:	f7ff fa18 	bl	8007fb8 <UpdateDirection>
	StopTimer();
 8008b88:	f000 fe16 	bl	80097b8 <StopTimer>
	DisableMotor();
 8008b8c:	f7fd fefa 	bl	8006984 <DisableMotor>
}
 8008b90:	bf00      	nop
 8008b92:	3708      	adds	r7, #8
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	20010660 	.word	0x20010660
 8008b9c:	200004c0 	.word	0x200004c0
 8008ba0:	2000c6a4 	.word	0x2000c6a4
 8008ba4:	20008708 	.word	0x20008708

08008ba8 <SearchContinuous>:

void SearchContinuous(uint8_t goal_length)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	4603      	mov	r3, r0
 8008bb0:	71fb      	strb	r3, [r7, #7]
	uint8_t fix_flag = 0;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	73fb      	strb	r3, [r7, #15]

	if(MF.FLAG.SEARCH)	InitializeMap();
 8008bb6:	4b72      	ldr	r3, [pc, #456]	; (8008d80 <SearchContinuous+0x1d8>)
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d001      	beq.n	8008bc8 <SearchContinuous+0x20>
 8008bc4:	f7fe fff8 	bl	8007bb8 <InitializeMap>
	if(MF.FLAG.SCND)	LoadMapFromEeprom();
 8008bc8:	4b6d      	ldr	r3, [pc, #436]	; (8008d80 <SearchContinuous+0x1d8>)
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <SearchContinuous+0x32>
 8008bd6:	f7fe f8d5 	bl	8006d84 <LoadMapFromEeprom>

	GyroInit();
 8008bda:	f7fc fb93 	bl	8005304 <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 8008bde:	4b69      	ldr	r3, [pc, #420]	; (8008d84 <SearchContinuous+0x1dc>)
 8008be0:	2200      	movs	r2, #0
 8008be2:	701a      	strb	r2, [r3, #0]
 8008be4:	4b67      	ldr	r3, [pc, #412]	; (8008d84 <SearchContinuous+0x1dc>)
 8008be6:	781a      	ldrb	r2, [r3, #0]
 8008be8:	4b67      	ldr	r3, [pc, #412]	; (8008d88 <SearchContinuous+0x1e0>)
 8008bea:	701a      	strb	r2, [r3, #0]
	GetWallData();
 8008bec:	f000 fd34 	bl	8009658 <GetWallData>
	WriteMap();											//
 8008bf0:	f7ff f84e 	bl	8007c90 <WriteMap>
	MakeStepMap(goal_length);								//
 8008bf4:	79fb      	ldrb	r3, [r7, #7]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f7ff f9f6 	bl	8007fe8 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 8008bfc:	f7ff fb22 	bl	8008244 <MakeRoute_NESW>

	SetMotionDirection(FORWARD);
 8008c00:	2000      	movs	r0, #0
 8008c02:	f7fd fe5b 	bl	80068bc <SetMotionDirection>
	StartTimer();
 8008c06:	f000 fdb5 	bl	8009774 <StartTimer>

	if(wall_ff.val > WALL_TURN_VALUE ){
 8008c0a:	4b60      	ldr	r3, [pc, #384]	; (8008d8c <SearchContinuous+0x1e4>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2b78      	cmp	r3, #120	; 0x78
 8008c10:	d910      	bls.n	8008c34 <SearchContinuous+0x8c>
		Spin180();
 8008c12:	f7fc fef7 	bl	8005a04 <Spin180>
		HAL_Delay(100);
 8008c16:	2064      	movs	r0, #100	; 0x64
 8008c18:	f7f8 fb16 	bl	8001248 <HAL_Delay>
		UpdateDirection(DIR_SPIN_180);
 8008c1c:	2002      	movs	r0, #2
 8008c1e:	f7ff f9cb 	bl	8007fb8 <UpdateDirection>
		if(wall_ff.val > wall_ff.threshold){
 8008c22:	4b5a      	ldr	r3, [pc, #360]	; (8008d8c <SearchContinuous+0x1e4>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a59      	ldr	r2, [pc, #356]	; (8008d8c <SearchContinuous+0x1e4>)
 8008c28:	8a12      	ldrh	r2, [r2, #16]
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d902      	bls.n	8008c34 <SearchContinuous+0x8c>
			FixPosition(0);
 8008c2e:	2000      	movs	r0, #0
 8008c30:	f7fc fefe 	bl	8005a30 <FixPosition>
		}

	}
	if(goal_x == 0 && goal_y == 0){
 8008c34:	4b56      	ldr	r3, [pc, #344]	; (8008d90 <SearchContinuous+0x1e8>)
 8008c36:	881b      	ldrh	r3, [r3, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d103      	bne.n	8008c44 <SearchContinuous+0x9c>
 8008c3c:	4b55      	ldr	r3, [pc, #340]	; (8008d94 <SearchContinuous+0x1ec>)
 8008c3e:	881b      	ldrh	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d004      	beq.n	8008c4e <SearchContinuous+0xa6>

	}else{
		DriveAccel(SET_MM,0);
 8008c44:	2000      	movs	r0, #0
 8008c46:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8008d98 <SearchContinuous+0x1f0>
 8008c4a:	f7fc ff49 	bl	8005ae0 <DriveAccel>
	}
	SetMotionDirection(FORWARD);
 8008c4e:	2000      	movs	r0, #0
 8008c50:	f7fd fe34 	bl	80068bc <SetMotionDirection>
	HalfSectionAccel(GET_WALL_ON);;
 8008c54:	2001      	movs	r0, #1
 8008c56:	f7fc fc83 	bl	8005560 <HalfSectionAccel>
	UpdatePosition();
 8008c5a:	f7ff f941 	bl	8007ee0 <UpdatePosition>
	r_cnt++;
 8008c5e:	4b49      	ldr	r3, [pc, #292]	; (8008d84 <SearchContinuous+0x1dc>)
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	3301      	adds	r3, #1
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	4b47      	ldr	r3, [pc, #284]	; (8008d84 <SearchContinuous+0x1dc>)
 8008c68:	701a      	strb	r2, [r3, #0]
	ConfRoute_NESW(goal_length);
 8008c6a:	79fb      	ldrb	r3, [r7, #7]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff f97d 	bl	8007f6c <ConfRoute_NESW>

	//========
	do{
		switch(route[r_cnt++]){
 8008c72:	4b44      	ldr	r3, [pc, #272]	; (8008d84 <SearchContinuous+0x1dc>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	b2d1      	uxtb	r1, r2
 8008c7a:	4a42      	ldr	r2, [pc, #264]	; (8008d84 <SearchContinuous+0x1dc>)
 8008c7c:	7011      	strb	r1, [r2, #0]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	4b46      	ldr	r3, [pc, #280]	; (8008d9c <SearchContinuous+0x1f4>)
 8008c82:	5c9b      	ldrb	r3, [r3, r2]
 8008c84:	2b22      	cmp	r3, #34	; 0x22
 8008c86:	d01c      	beq.n	8008cc2 <SearchContinuous+0x11a>
 8008c88:	2b22      	cmp	r3, #34	; 0x22
 8008c8a:	dc02      	bgt.n	8008c92 <SearchContinuous+0xea>
 8008c8c:	2b11      	cmp	r3, #17
 8008c8e:	d038      	beq.n	8008d02 <SearchContinuous+0x15a>
 8008c90:	e048      	b.n	8008d24 <SearchContinuous+0x17c>
 8008c92:	2b44      	cmp	r3, #68	; 0x44
 8008c94:	d004      	beq.n	8008ca0 <SearchContinuous+0xf8>
 8008c96:	2b88      	cmp	r3, #136	; 0x88
 8008c98:	d144      	bne.n	8008d24 <SearchContinuous+0x17c>

			case STRAIGHT:
				GoOneSectionContinuous();
 8008c9a:	f7fc fca2 	bl	80055e2 <GoOneSectionContinuous>
				break;
 8008c9e:	e041      	b.n	8008d24 <SearchContinuous+0x17c>

			case TURN_RIGHT:
				HalfSectionDecel();
 8008ca0:	f7fc fc80 	bl	80055a4 <HalfSectionDecel>
				SpinR90();
 8008ca4:	f7fc fca8 	bl	80055f8 <SpinR90>
				HAL_Delay(100);
 8008ca8:	2064      	movs	r0, #100	; 0x64
 8008caa:	f7f8 facd 	bl	8001248 <HAL_Delay>

				UpdateDirection(DIR_SPIN_R90);
 8008cae:	2001      	movs	r0, #1
 8008cb0:	f7ff f982 	bl	8007fb8 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	f7fd fe01 	bl	80068bc <SetMotionDirection>
				HalfSectionAccel(GET_WALL_ON);;
 8008cba:	2001      	movs	r0, #1
 8008cbc:	f7fc fc50 	bl	8005560 <HalfSectionAccel>
				break;
 8008cc0:	e030      	b.n	8008d24 <SearchContinuous+0x17c>

			case TURN_BACK:
				HalfSectionDecel();
 8008cc2:	f7fc fc6f 	bl	80055a4 <HalfSectionDecel>
				if(wall_ff.val > WALL_TURN_VALUE){
 8008cc6:	4b31      	ldr	r3, [pc, #196]	; (8008d8c <SearchContinuous+0x1e4>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2b78      	cmp	r3, #120	; 0x78
 8008ccc:	d901      	bls.n	8008cd2 <SearchContinuous+0x12a>
					fix_flag = 1;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	73fb      	strb	r3, [r7, #15]
				}
				Spin180();
 8008cd2:	f7fc fe97 	bl	8005a04 <Spin180>
//				HAL_Delay(100);
				UpdateDirection(DIR_SPIN_180);
 8008cd6:	2002      	movs	r0, #2
 8008cd8:	f7ff f96e 	bl	8007fb8 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8008cdc:	2000      	movs	r0, #0
 8008cde:	f7fd fded 	bl	80068bc <SetMotionDirection>

				if(fix_flag == 1){
 8008ce2:	7bfb      	ldrb	r3, [r7, #15]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d104      	bne.n	8008cf2 <SearchContinuous+0x14a>
					FixPosition(0);
 8008ce8:	2000      	movs	r0, #0
 8008cea:	f7fc fea1 	bl	8005a30 <FixPosition>
					fix_flag = 0;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	73fb      	strb	r3, [r7, #15]
				}
				DriveAccel(HALF_MM,0);
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8008da0 <SearchContinuous+0x1f8>
 8008cf8:	f7fc fef2 	bl	8005ae0 <DriveAccel>
				GetWallData();
 8008cfc:	f000 fcac 	bl	8009658 <GetWallData>
				break;
 8008d00:	e010      	b.n	8008d24 <SearchContinuous+0x17c>

			case TURN_LEFT:
				HalfSectionDecel();
 8008d02:	f7fc fc4f 	bl	80055a4 <HalfSectionDecel>

				SpinL90();
 8008d06:	f7fc fce9 	bl	80056dc <SpinL90>
				HAL_Delay(100);
 8008d0a:	2064      	movs	r0, #100	; 0x64
 8008d0c:	f7f8 fa9c 	bl	8001248 <HAL_Delay>

				UpdateDirection(DIR_SPIN_L90);
 8008d10:	20ff      	movs	r0, #255	; 0xff
 8008d12:	f7ff f951 	bl	8007fb8 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8008d16:	2000      	movs	r0, #0
 8008d18:	f7fd fdd0 	bl	80068bc <SetMotionDirection>

				HalfSectionAccel(GET_WALL_ON);;
 8008d1c:	2001      	movs	r0, #1
 8008d1e:	f7fc fc1f 	bl	8005560 <HalfSectionAccel>
				break;
 8008d22:	bf00      	nop
		}
		UpdatePosition();
 8008d24:	f7ff f8dc 	bl	8007ee0 <UpdatePosition>
		ConfRoute_NESW(goal_length);
 8008d28:	79fb      	ldrb	r3, [r7, #7]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f7ff f91e 	bl	8007f6c <ConfRoute_NESW>
	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length));
 8008d30:	4b1c      	ldr	r3, [pc, #112]	; (8008da4 <SearchContinuous+0x1fc>)
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	b2d8      	uxtb	r0, r3
 8008d36:	4b1b      	ldr	r3, [pc, #108]	; (8008da4 <SearchContinuous+0x1fc>)
 8008d38:	785b      	ldrb	r3, [r3, #1]
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	79fa      	ldrb	r2, [r7, #7]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	f000 f920 	bl	8008f84 <CheckGoal>
 8008d44:	4603      	mov	r3, r0
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d193      	bne.n	8008c72 <SearchContinuous+0xca>

	HalfSectionDecel();
 8008d4a:	f7fc fc2b 	bl	80055a4 <HalfSectionDecel>
	StopTimer();
 8008d4e:	f000 fd33 	bl	80097b8 <StopTimer>
	WaitMs(100);
 8008d52:	2064      	movs	r0, #100	; 0x64
 8008d54:	f7fb feda 	bl	8004b0c <WaitMs>
	if(MF.FLAG.SCND == 0)   SaveMapInEeprom();
 8008d58:	4b09      	ldr	r3, [pc, #36]	; (8008d80 <SearchContinuous+0x1d8>)
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d101      	bne.n	8008d6a <SearchContinuous+0x1c2>
 8008d66:	f7fd ffdd 	bl	8006d24 <SaveMapInEeprom>

	StartTimer();
 8008d6a:	f000 fd03 	bl	8009774 <StartTimer>
	WaitMs(100);
 8008d6e:	2064      	movs	r0, #100	; 0x64
 8008d70:	f7fb fecc 	bl	8004b0c <WaitMs>
	MelodyGoal();
 8008d74:	f7ff fcde 	bl	8008734 <MelodyGoal>
}
 8008d78:	bf00      	nop
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	20010650 	.word	0x20010650
 8008d84:	20010660 	.word	0x20010660
 8008d88:	200004c0 	.word	0x200004c0
 8008d8c:	2000c7a4 	.word	0x2000c7a4
 8008d90:	2000875a 	.word	0x2000875a
 8008d94:	20008698 	.word	0x20008698
 8008d98:	42780000 	.word	0x42780000
 8008d9c:	2000c6a4 	.word	0x2000c6a4
 8008da0:	42b40000 	.word	0x42b40000
 8008da4:	20008708 	.word	0x20008708

08008da8 <SearchSlalom>:

void SearchSlalom(uint8_t goal_length)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	4603      	mov	r3, r0
 8008db0:	71fb      	strb	r3, [r7, #7]
	uint8_t fix_flag = 0;
 8008db2:	2300      	movs	r3, #0
 8008db4:	73fb      	strb	r3, [r7, #15]
//	uint8_t buff = 0x00;

	if(MF.FLAG.SEARCH == 1)	InitializeMap();
 8008db6:	4b69      	ldr	r3, [pc, #420]	; (8008f5c <SearchSlalom+0x1b4>)
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d101      	bne.n	8008dc8 <SearchSlalom+0x20>
 8008dc4:	f7fe fef8 	bl	8007bb8 <InitializeMap>

	GyroInit();
 8008dc8:	f7fc fa9c 	bl	8005304 <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 8008dcc:	4b64      	ldr	r3, [pc, #400]	; (8008f60 <SearchSlalom+0x1b8>)
 8008dce:	2200      	movs	r2, #0
 8008dd0:	701a      	strb	r2, [r3, #0]
 8008dd2:	4b63      	ldr	r3, [pc, #396]	; (8008f60 <SearchSlalom+0x1b8>)
 8008dd4:	781a      	ldrb	r2, [r3, #0]
 8008dd6:	4b63      	ldr	r3, [pc, #396]	; (8008f64 <SearchSlalom+0x1bc>)
 8008dd8:	701a      	strb	r2, [r3, #0]
	GetWallData();
 8008dda:	f000 fc3d 	bl	8009658 <GetWallData>
	WriteMap();											//
 8008dde:	f7fe ff57 	bl	8007c90 <WriteMap>
	MakeStepMap(goal_length);							//
 8008de2:	79fb      	ldrb	r3, [r7, #7]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7ff f8ff 	bl	8007fe8 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 8008dea:	f7ff fa2b 	bl	8008244 <MakeRoute_NESW>

	SetMotionDirection(FORWARD);
 8008dee:	2000      	movs	r0, #0
 8008df0:	f7fd fd64 	bl	80068bc <SetMotionDirection>
	StartTimer();
 8008df4:	f000 fcbe 	bl	8009774 <StartTimer>

	if(wall_ff.val > WALL_TURN_VALUE){
 8008df8:	4b5b      	ldr	r3, [pc, #364]	; (8008f68 <SearchSlalom+0x1c0>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b78      	cmp	r3, #120	; 0x78
 8008dfe:	d910      	bls.n	8008e22 <SearchSlalom+0x7a>
		Spin180();
 8008e00:	f7fc fe00 	bl	8005a04 <Spin180>
		HAL_Delay(100);
 8008e04:	2064      	movs	r0, #100	; 0x64
 8008e06:	f7f8 fa1f 	bl	8001248 <HAL_Delay>
		UpdateDirection(DIR_SPIN_180);
 8008e0a:	2002      	movs	r0, #2
 8008e0c:	f7ff f8d4 	bl	8007fb8 <UpdateDirection>
		if(wall_ff.val > wall_ff.threshold){
 8008e10:	4b55      	ldr	r3, [pc, #340]	; (8008f68 <SearchSlalom+0x1c0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a54      	ldr	r2, [pc, #336]	; (8008f68 <SearchSlalom+0x1c0>)
 8008e16:	8a12      	ldrh	r2, [r2, #16]
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d902      	bls.n	8008e22 <SearchSlalom+0x7a>
			FixPosition(0);
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	f7fc fe07 	bl	8005a30 <FixPosition>
		}
	}

	utsutsu_time = 0;
 8008e22:	4b52      	ldr	r3, [pc, #328]	; (8008f6c <SearchSlalom+0x1c4>)
 8008e24:	2200      	movs	r2, #0
 8008e26:	801a      	strh	r2, [r3, #0]
	MF.FLAG.CTRL = 0;
 8008e28:	4a4c      	ldr	r2, [pc, #304]	; (8008f5c <SearchSlalom+0x1b4>)
 8008e2a:	7813      	ldrb	r3, [r2, #0]
 8008e2c:	f36f 03c3 	bfc	r3, #3, #1
 8008e30:	7013      	strb	r3, [r2, #0]

	if(goal_x == 0 && goal_y == 0){
 8008e32:	4b4f      	ldr	r3, [pc, #316]	; (8008f70 <SearchSlalom+0x1c8>)
 8008e34:	881b      	ldrh	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d103      	bne.n	8008e42 <SearchSlalom+0x9a>
 8008e3a:	4b4e      	ldr	r3, [pc, #312]	; (8008f74 <SearchSlalom+0x1cc>)
 8008e3c:	881b      	ldrh	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d004      	beq.n	8008e4c <SearchSlalom+0xa4>

	}else{
		DriveAccel(SET_MM,0);
 8008e42:	2000      	movs	r0, #0
 8008e44:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8008f78 <SearchSlalom+0x1d0>
 8008e48:	f7fc fe4a 	bl	8005ae0 <DriveAccel>
	}
	SetMotionDirection(FORWARD);
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	f7fd fd35 	bl	80068bc <SetMotionDirection>
	HalfSectionAccel(GET_WALL_ON);
 8008e52:	2001      	movs	r0, #1
 8008e54:	f7fc fb84 	bl	8005560 <HalfSectionAccel>
	UpdatePosition();
 8008e58:	f7ff f842 	bl	8007ee0 <UpdatePosition>
	r_cnt++;
 8008e5c:	4b40      	ldr	r3, [pc, #256]	; (8008f60 <SearchSlalom+0x1b8>)
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	3301      	adds	r3, #1
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	4b3e      	ldr	r3, [pc, #248]	; (8008f60 <SearchSlalom+0x1b8>)
 8008e66:	701a      	strb	r2, [r3, #0]
	ConfRoute_NESW(goal_length);
 8008e68:	79fb      	ldrb	r3, [r7, #7]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7ff f87e 	bl	8007f6c <ConfRoute_NESW>

	//========
	do{
		switch(route[r_cnt++]){								//route
 8008e70:	4b3b      	ldr	r3, [pc, #236]	; (8008f60 <SearchSlalom+0x1b8>)
 8008e72:	781b      	ldrb	r3, [r3, #0]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	b2d1      	uxtb	r1, r2
 8008e78:	4a39      	ldr	r2, [pc, #228]	; (8008f60 <SearchSlalom+0x1b8>)
 8008e7a:	7011      	strb	r1, [r2, #0]
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	4b3f      	ldr	r3, [pc, #252]	; (8008f7c <SearchSlalom+0x1d4>)
 8008e80:	5c9b      	ldrb	r3, [r3, r2]
 8008e82:	2b22      	cmp	r3, #34	; 0x22
 8008e84:	d014      	beq.n	8008eb0 <SearchSlalom+0x108>
 8008e86:	2b22      	cmp	r3, #34	; 0x22
 8008e88:	dc02      	bgt.n	8008e90 <SearchSlalom+0xe8>
 8008e8a:	2b11      	cmp	r3, #17
 8008e8c:	d02f      	beq.n	8008eee <SearchSlalom+0x146>
 8008e8e:	e037      	b.n	8008f00 <SearchSlalom+0x158>
 8008e90:	2b44      	cmp	r3, #68	; 0x44
 8008e92:	d004      	beq.n	8008e9e <SearchSlalom+0xf6>
 8008e94:	2b88      	cmp	r3, #136	; 0x88
 8008e96:	d133      	bne.n	8008f00 <SearchSlalom+0x158>
			case STRAIGHT:
//				buff = 0x00;
//				LedDisplay(&buff);

				GoOneSectionContinuous();                                //
 8008e98:	f7fc fba3 	bl	80055e2 <GoOneSectionContinuous>
				break;
 8008e9c:	e030      	b.n	8008f00 <SearchSlalom+0x158>

			case TURN_RIGHT:
//				buff = 0x10;
//				LedDisplay(&buff);

				SlalomR90();
 8008e9e:	f7fc fbc5 	bl	800562c <SlalomR90>
				UpdateDirection(DIR_SPIN_R90);
 8008ea2:	2001      	movs	r0, #1
 8008ea4:	f7ff f888 	bl	8007fb8 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8008ea8:	2000      	movs	r0, #0
 8008eaa:	f7fd fd07 	bl	80068bc <SetMotionDirection>
				break;
 8008eae:	e027      	b.n	8008f00 <SearchSlalom+0x158>

			case TURN_BACK:
//			buff = 0x11;
//				LedDisplay(&buff);

				if(wall_ff.val > WALL_TURN_VALUE){
 8008eb0:	4b2d      	ldr	r3, [pc, #180]	; (8008f68 <SearchSlalom+0x1c0>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2b78      	cmp	r3, #120	; 0x78
 8008eb6:	d901      	bls.n	8008ebc <SearchSlalom+0x114>
					fix_flag = 1;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	73fb      	strb	r3, [r7, #15]
				}
				HalfSectionDecel();
 8008ebc:	f7fc fb72 	bl	80055a4 <HalfSectionDecel>

				Spin180();
 8008ec0:	f7fc fda0 	bl	8005a04 <Spin180>
				HAL_Delay(100);
 8008ec4:	2064      	movs	r0, #100	; 0x64
 8008ec6:	f7f8 f9bf 	bl	8001248 <HAL_Delay>
				UpdateDirection(DIR_SPIN_180);
 8008eca:	2002      	movs	r0, #2
 8008ecc:	f7ff f874 	bl	8007fb8 <UpdateDirection>

				if(fix_flag == 1){
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d104      	bne.n	8008ee0 <SearchSlalom+0x138>
					FixPosition(0);
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	f7fc fdaa 	bl	8005a30 <FixPosition>
					fix_flag = 0;
 8008edc:	2300      	movs	r3, #0
 8008ede:	73fb      	strb	r3, [r7, #15]
				}
				SetMotionDirection(FORWARD);
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	f7fd fceb 	bl	80068bc <SetMotionDirection>
				HalfSectionAccel(GET_WALL_ON);
 8008ee6:	2001      	movs	r0, #1
 8008ee8:	f7fc fb3a 	bl	8005560 <HalfSectionAccel>
				break;
 8008eec:	e008      	b.n	8008f00 <SearchSlalom+0x158>

			case TURN_LEFT:
//				buff = 0x01;
//				LedDisplay(&buff);

				SlalomL90();
 8008eee:	f7fc fc0f 	bl	8005710 <SlalomL90>
				UpdateDirection(DIR_SPIN_L90);
 8008ef2:	20ff      	movs	r0, #255	; 0xff
 8008ef4:	f7ff f860 	bl	8007fb8 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8008ef8:	2000      	movs	r0, #0
 8008efa:	f7fd fcdf 	bl	80068bc <SetMotionDirection>

				break;
 8008efe:	bf00      	nop
		}

		UpdatePosition();
 8008f00:	f7fe ffee 	bl	8007ee0 <UpdatePosition>
		ConfRoute_NESW(goal_length);
 8008f04:	79fb      	ldrb	r3, [r7, #7]
 8008f06:	4618      	mov	r0, r3
 8008f08:	f7ff f830 	bl	8007f6c <ConfRoute_NESW>

	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length) != GOAL_OK);
 8008f0c:	4b1c      	ldr	r3, [pc, #112]	; (8008f80 <SearchSlalom+0x1d8>)
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	b2d8      	uxtb	r0, r3
 8008f12:	4b1b      	ldr	r3, [pc, #108]	; (8008f80 <SearchSlalom+0x1d8>)
 8008f14:	785b      	ldrb	r3, [r3, #1]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	79fa      	ldrb	r2, [r7, #7]
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	f000 f832 	bl	8008f84 <CheckGoal>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1a4      	bne.n	8008e70 <SearchSlalom+0xc8>

	HalfSectionDecel();
 8008f26:	f7fc fb3d 	bl	80055a4 <HalfSectionDecel>
	StopTimer();
 8008f2a:	f000 fc45 	bl	80097b8 <StopTimer>
	WaitMs(100);
 8008f2e:	2064      	movs	r0, #100	; 0x64
 8008f30:	f7fb fdec 	bl	8004b0c <WaitMs>
	if(MF.FLAG.SCND == 0)  SaveMapInEeprom();
 8008f34:	4b09      	ldr	r3, [pc, #36]	; (8008f5c <SearchSlalom+0x1b4>)
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008f3c:	b2db      	uxtb	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <SearchSlalom+0x19e>
 8008f42:	f7fd feef 	bl	8006d24 <SaveMapInEeprom>
	WaitMs(100);
 8008f46:	2064      	movs	r0, #100	; 0x64
 8008f48:	f7fb fde0 	bl	8004b0c <WaitMs>
	MelodyGoal();
 8008f4c:	f7ff fbf2 	bl	8008734 <MelodyGoal>
	StartTimer();
 8008f50:	f000 fc10 	bl	8009774 <StartTimer>
}
 8008f54:	bf00      	nop
 8008f56:	3710      	adds	r7, #16
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	20010650 	.word	0x20010650
 8008f60:	20010660 	.word	0x20010660
 8008f64:	200004c0 	.word	0x200004c0
 8008f68:	2000c7a4 	.word	0x2000c7a4
 8008f6c:	20008758 	.word	0x20008758
 8008f70:	2000875a 	.word	0x2000875a
 8008f74:	20008698 	.word	0x20008698
 8008f78:	42780000 	.word	0x42780000
 8008f7c:	2000c6a4 	.word	0x2000c6a4
 8008f80:	20008708 	.word	0x20008708

08008f84 <CheckGoal>:

uint8_t CheckGoal(uint8_t x, uint8_t y, uint8_t length)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	71fb      	strb	r3, [r7, #7]
 8008f8e:	460b      	mov	r3, r1
 8008f90:	71bb      	strb	r3, [r7, #6]
 8008f92:	4613      	mov	r3, r2
 8008f94:	717b      	strb	r3, [r7, #5]
	uint8_t goal_check_x = GOAL_FAIL;
 8008f96:	2301      	movs	r3, #1
 8008f98:	73fb      	strb	r3, [r7, #15]
	uint8_t goal_check_y = GOAL_FAIL;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	737b      	strb	r3, [r7, #13]
	uint8_t x_flag = 0;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	733b      	strb	r3, [r7, #12]
	uint8_t y_flag = 0;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	72fb      	strb	r3, [r7, #11]
	uint8_t new_goal_x = 0;
 8008faa:	2300      	movs	r3, #0
 8008fac:	72bb      	strb	r3, [r7, #10]
	uint8_t new_goal_y = 0;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	727b      	strb	r3, [r7, #9]

	for(i=0;i<length;i++){
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	737b      	strb	r3, [r7, #13]
 8008fb6:	e030      	b.n	800901a <CheckGoal+0x96>
		new_goal_x = goal_x + i;
 8008fb8:	4b24      	ldr	r3, [pc, #144]	; (800904c <CheckGoal+0xc8>)
 8008fba:	881b      	ldrh	r3, [r3, #0]
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	7b7b      	ldrb	r3, [r7, #13]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	72bb      	strb	r3, [r7, #10]
		new_goal_y = goal_y + i;
 8008fc4:	4b22      	ldr	r3, [pc, #136]	; (8009050 <CheckGoal+0xcc>)
 8008fc6:	881b      	ldrh	r3, [r3, #0]
 8008fc8:	b2da      	uxtb	r2, r3
 8008fca:	7b7b      	ldrb	r3, [r7, #13]
 8008fcc:	4413      	add	r3, r2
 8008fce:	727b      	strb	r3, [r7, #9]

		if((x == new_goal_x)&& (x_flag == 0)){
 8008fd0:	79fa      	ldrb	r2, [r7, #7]
 8008fd2:	7abb      	ldrb	r3, [r7, #10]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d107      	bne.n	8008fe8 <CheckGoal+0x64>
 8008fd8:	7b3b      	ldrb	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d104      	bne.n	8008fe8 <CheckGoal+0x64>
			goal_check_x = GOAL_OK;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	73fb      	strb	r3, [r7, #15]
			x_flag = 1;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	733b      	strb	r3, [r7, #12]
 8008fe6:	e004      	b.n	8008ff2 <CheckGoal+0x6e>
		}else if(x_flag == 0){
 8008fe8:	7b3b      	ldrb	r3, [r7, #12]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <CheckGoal+0x6e>
			goal_check_x = GOAL_FAIL;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	73fb      	strb	r3, [r7, #15]
		}
		if((y == new_goal_y) && (y_flag == 0)){
 8008ff2:	79ba      	ldrb	r2, [r7, #6]
 8008ff4:	7a7b      	ldrb	r3, [r7, #9]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d107      	bne.n	800900a <CheckGoal+0x86>
 8008ffa:	7afb      	ldrb	r3, [r7, #11]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d104      	bne.n	800900a <CheckGoal+0x86>
			goal_check_y = GOAL_OK;
 8009000:	2300      	movs	r3, #0
 8009002:	73bb      	strb	r3, [r7, #14]
			y_flag = 1;
 8009004:	2301      	movs	r3, #1
 8009006:	72fb      	strb	r3, [r7, #11]
 8009008:	e004      	b.n	8009014 <CheckGoal+0x90>
		}else if(y_flag == 0){
 800900a:	7afb      	ldrb	r3, [r7, #11]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <CheckGoal+0x90>
			goal_check_y = GOAL_FAIL;
 8009010:	2301      	movs	r3, #1
 8009012:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<length;i++){
 8009014:	7b7b      	ldrb	r3, [r7, #13]
 8009016:	3301      	adds	r3, #1
 8009018:	737b      	strb	r3, [r7, #13]
 800901a:	7b7a      	ldrb	r2, [r7, #13]
 800901c:	797b      	ldrb	r3, [r7, #5]
 800901e:	429a      	cmp	r2, r3
 8009020:	d3ca      	bcc.n	8008fb8 <CheckGoal+0x34>
		}
	}

	if((goal_check_x == GOAL_OK) && (goal_check_y == GOAL_OK)) {
 8009022:	7bfb      	ldrb	r3, [r7, #15]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d109      	bne.n	800903c <CheckGoal+0xb8>
 8009028:	7bbb      	ldrb	r3, [r7, #14]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d106      	bne.n	800903c <CheckGoal+0xb8>
		MF.FLAG.SEARCH = 0;
 800902e:	4a09      	ldr	r2, [pc, #36]	; (8009054 <CheckGoal+0xd0>)
 8009030:	7813      	ldrb	r3, [r2, #0]
 8009032:	f36f 0382 	bfc	r3, #2, #1
 8009036:	7013      	strb	r3, [r2, #0]
		return GOAL_OK;
 8009038:	2300      	movs	r3, #0
 800903a:	e000      	b.n	800903e <CheckGoal+0xba>
	}
	else{
		return GOAL_FAIL;
 800903c:	2301      	movs	r3, #1
	}

}
 800903e:	4618      	mov	r0, r3
 8009040:	3714      	adds	r7, #20
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	2000875a 	.word	0x2000875a
 8009050:	20008698 	.word	0x20008698
 8009054:	20010650 	.word	0x20010650

08009058 <MakePass>:

void MakePass(void)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
	uint16_t j = 0;
 800905e:	2300      	movs	r3, #0
 8009060:	81fb      	strh	r3, [r7, #14]
	uint16_t pass_count = 0;
 8009062:	2300      	movs	r3, #0
 8009064:	81bb      	strh	r3, [r7, #12]
	uint16_t route_count = 1;
 8009066:	2301      	movs	r3, #1
 8009068:	817b      	strh	r3, [r7, #10]
//	uint16_t show_counter;
	uint16_t big_turn_flag = 0;
 800906a:	2300      	movs	r3, #0
 800906c:	813b      	strh	r3, [r7, #8]
	uint16_t normal_turn_flag = 0;
 800906e:	2300      	movs	r3, #0
 8009070:	80fb      	strh	r3, [r7, #6]
	uint16_t return_flag = 0;
 8009072:	2300      	movs	r3, #0
 8009074:	80bb      	strh	r3, [r7, #4]
	int8_t half_straight_count = 0;				//First Action is Always STRAIGHT
 8009076:	2300      	movs	r3, #0
 8009078:	70fb      	strb	r3, [r7, #3]

	for(pass_count=0;pass_count<1024;pass_count++){
 800907a:	2300      	movs	r3, #0
 800907c:	81bb      	strh	r3, [r7, #12]
 800907e:	e006      	b.n	800908e <MakePass+0x36>
		pass[pass_count] = 100;
 8009080:	89bb      	ldrh	r3, [r7, #12]
 8009082:	4a8f      	ldr	r2, [pc, #572]	; (80092c0 <MakePass+0x268>)
 8009084:	2164      	movs	r1, #100	; 0x64
 8009086:	54d1      	strb	r1, [r2, r3]
	for(pass_count=0;pass_count<1024;pass_count++){
 8009088:	89bb      	ldrh	r3, [r7, #12]
 800908a:	3301      	adds	r3, #1
 800908c:	81bb      	strh	r3, [r7, #12]
 800908e:	89bb      	ldrh	r3, [r7, #12]
 8009090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009094:	d3f4      	bcc.n	8009080 <MakePass+0x28>
	}
	half_straight_count = 1;
 8009096:	2301      	movs	r3, #1
 8009098:	70fb      	strb	r3, [r7, #3]
	pass_count = 0;
 800909a:	2300      	movs	r3, #0
 800909c:	81bb      	strh	r3, [r7, #12]

	j = route_count;
 800909e:	897b      	ldrh	r3, [r7, #10]
 80090a0:	81fb      	strh	r3, [r7, #14]
	while(route[j] == STRAIGHT){
 80090a2:	e006      	b.n	80090b2 <MakePass+0x5a>
		half_straight_count += 2;
 80090a4:	78fb      	ldrb	r3, [r7, #3]
 80090a6:	3302      	adds	r3, #2
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	70fb      	strb	r3, [r7, #3]
		j++;
 80090ac:	89fb      	ldrh	r3, [r7, #14]
 80090ae:	3301      	adds	r3, #1
 80090b0:	81fb      	strh	r3, [r7, #14]
	while(route[j] == STRAIGHT){
 80090b2:	89fb      	ldrh	r3, [r7, #14]
 80090b4:	4a83      	ldr	r2, [pc, #524]	; (80092c4 <MakePass+0x26c>)
 80090b6:	5cd3      	ldrb	r3, [r2, r3]
 80090b8:	2b88      	cmp	r3, #136	; 0x88
 80090ba:	d0f3      	beq.n	80090a4 <MakePass+0x4c>
	}
	pass[pass_count] = half_straight_count;
 80090bc:	89bb      	ldrh	r3, [r7, #12]
 80090be:	4980      	ldr	r1, [pc, #512]	; (80092c0 <MakePass+0x268>)
 80090c0:	78fa      	ldrb	r2, [r7, #3]
 80090c2:	54ca      	strb	r2, [r1, r3]
	pass_count++;
 80090c4:	89bb      	ldrh	r3, [r7, #12]
 80090c6:	3301      	adds	r3, #1
 80090c8:	81bb      	strh	r3, [r7, #12]

	half_straight_count = 0;
 80090ca:	2300      	movs	r3, #0
 80090cc:	70fb      	strb	r3, [r7, #3]
	if((j-1) > 0)	route_count = j-1;			//Next is Straight
 80090ce:	89fb      	ldrh	r3, [r7, #14]
 80090d0:	3b01      	subs	r3, #1
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	dd03      	ble.n	80090de <MakePass+0x86>
 80090d6:	89fb      	ldrh	r3, [r7, #14]
 80090d8:	3b01      	subs	r3, #1
 80090da:	817b      	strh	r3, [r7, #10]
 80090dc:	e001      	b.n	80090e2 <MakePass+0x8a>
	else			route_count = j;
 80090de:	89fb      	ldrh	r3, [r7, #14]
 80090e0:	817b      	strh	r3, [r7, #10]

	normal_turn_flag = 1;
 80090e2:	2301      	movs	r3, #1
 80090e4:	80fb      	strh	r3, [r7, #6]

	if(route[route_count+1] == 0xff)	return_flag = 1;
 80090e6:	897b      	ldrh	r3, [r7, #10]
 80090e8:	3301      	adds	r3, #1
 80090ea:	4a76      	ldr	r2, [pc, #472]	; (80092c4 <MakePass+0x26c>)
 80090ec:	5cd3      	ldrb	r3, [r2, r3]
 80090ee:	2bff      	cmp	r3, #255	; 0xff
 80090f0:	d101      	bne.n	80090f6 <MakePass+0x9e>
 80090f2:	2301      	movs	r3, #1
 80090f4:	80bb      	strh	r3, [r7, #4]
				if(pass[show_counter] == 100) break;
				printf("pass[%d] = %d\n",show_counter,pass[show_counter]);
		}
		printf("\n");
*/
		switch(route[route_count]){
 80090f6:	897b      	ldrh	r3, [r7, #10]
 80090f8:	4a72      	ldr	r2, [pc, #456]	; (80092c4 <MakePass+0x26c>)
 80090fa:	5cd3      	ldrb	r3, [r2, r3]
 80090fc:	2b44      	cmp	r3, #68	; 0x44
 80090fe:	f000 8166 	beq.w	80093ce <MakePass+0x376>
 8009102:	2b88      	cmp	r3, #136	; 0x88
 8009104:	d003      	beq.n	800910e <MakePass+0xb6>
 8009106:	2b11      	cmp	r3, #17
 8009108:	f000 8170 	beq.w	80093ec <MakePass+0x394>
 800910c:	e17d      	b.n	800940a <MakePass+0x3b2>
			case STRAIGHT:

				if((route[route_count+1] == TURN_RIGHT) && (route[route_count+2] == STRAIGHT)){
 800910e:	897b      	ldrh	r3, [r7, #10]
 8009110:	3301      	adds	r3, #1
 8009112:	4a6c      	ldr	r2, [pc, #432]	; (80092c4 <MakePass+0x26c>)
 8009114:	5cd3      	ldrb	r3, [r2, r3]
 8009116:	2b44      	cmp	r3, #68	; 0x44
 8009118:	d13f      	bne.n	800919a <MakePass+0x142>
 800911a:	897b      	ldrh	r3, [r7, #10]
 800911c:	3302      	adds	r3, #2
 800911e:	4a69      	ldr	r2, [pc, #420]	; (80092c4 <MakePass+0x26c>)
 8009120:	5cd3      	ldrb	r3, [r2, r3]
 8009122:	2b88      	cmp	r3, #136	; 0x88
 8009124:	d139      	bne.n	800919a <MakePass+0x142>

					if((pass_count > 0) && (pass[pass_count-1] > 0))	pass[pass_count-1] -= 1;
 8009126:	89bb      	ldrh	r3, [r7, #12]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d012      	beq.n	8009152 <MakePass+0xfa>
 800912c:	89bb      	ldrh	r3, [r7, #12]
 800912e:	3b01      	subs	r3, #1
 8009130:	4a63      	ldr	r2, [pc, #396]	; (80092c0 <MakePass+0x268>)
 8009132:	56d3      	ldrsb	r3, [r2, r3]
 8009134:	2b00      	cmp	r3, #0
 8009136:	dd0c      	ble.n	8009152 <MakePass+0xfa>
 8009138:	89bb      	ldrh	r3, [r7, #12]
 800913a:	3b01      	subs	r3, #1
 800913c:	4a60      	ldr	r2, [pc, #384]	; (80092c0 <MakePass+0x268>)
 800913e:	56d3      	ldrsb	r3, [r2, r3]
 8009140:	b2db      	uxtb	r3, r3
 8009142:	3b01      	subs	r3, #1
 8009144:	b2da      	uxtb	r2, r3
 8009146:	89bb      	ldrh	r3, [r7, #12]
 8009148:	3b01      	subs	r3, #1
 800914a:	b251      	sxtb	r1, r2
 800914c:	4a5c      	ldr	r2, [pc, #368]	; (80092c0 <MakePass+0x268>)
 800914e:	54d1      	strb	r1, [r2, r3]
 8009150:	e014      	b.n	800917c <MakePass+0x124>
					else if(pass[pass_count-1] == -1 || pass[pass_count-1] == -2){
 8009152:	89bb      	ldrh	r3, [r7, #12]
 8009154:	3b01      	subs	r3, #1
 8009156:	4a5a      	ldr	r2, [pc, #360]	; (80092c0 <MakePass+0x268>)
 8009158:	56d3      	ldrsb	r3, [r2, r3]
 800915a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800915e:	d006      	beq.n	800916e <MakePass+0x116>
 8009160:	89bb      	ldrh	r3, [r7, #12]
 8009162:	3b01      	subs	r3, #1
 8009164:	4a56      	ldr	r2, [pc, #344]	; (80092c0 <MakePass+0x268>)
 8009166:	56d3      	ldrsb	r3, [r2, r3]
 8009168:	f113 0f02 	cmn.w	r3, #2
 800916c:	d106      	bne.n	800917c <MakePass+0x124>
						pass[pass_count] = 1;
 800916e:	89bb      	ldrh	r3, [r7, #12]
 8009170:	4a53      	ldr	r2, [pc, #332]	; (80092c0 <MakePass+0x268>)
 8009172:	2101      	movs	r1, #1
 8009174:	54d1      	strb	r1, [r2, r3]
						pass_count++;
 8009176:	89bb      	ldrh	r3, [r7, #12]
 8009178:	3301      	adds	r3, #1
 800917a:	81bb      	strh	r3, [r7, #12]
					}

					pass[pass_count] = BIG_R90;
 800917c:	89bb      	ldrh	r3, [r7, #12]
 800917e:	4a50      	ldr	r2, [pc, #320]	; (80092c0 <MakePass+0x268>)
 8009180:	21fd      	movs	r1, #253	; 0xfd
 8009182:	54d1      	strb	r1, [r2, r3]
					pass_count++;
 8009184:	89bb      	ldrh	r3, [r7, #12]
 8009186:	3301      	adds	r3, #1
 8009188:	81bb      	strh	r3, [r7, #12]
					route_count += 2;
 800918a:	897b      	ldrh	r3, [r7, #10]
 800918c:	3302      	adds	r3, #2
 800918e:	817b      	strh	r3, [r7, #10]
					big_turn_flag = 1;
 8009190:	2301      	movs	r3, #1
 8009192:	813b      	strh	r3, [r7, #8]
					normal_turn_flag = 0;
 8009194:	2300      	movs	r3, #0
 8009196:	80fb      	strh	r3, [r7, #6]
					break;
 8009198:	e142      	b.n	8009420 <MakePass+0x3c8>
				}else if((route[route_count+1] == TURN_RIGHT) && (route[route_count+2] == TURN_RIGHT) && (route[route_count+3] == STRAIGHT)){
 800919a:	897b      	ldrh	r3, [r7, #10]
 800919c:	3301      	adds	r3, #1
 800919e:	4a49      	ldr	r2, [pc, #292]	; (80092c4 <MakePass+0x26c>)
 80091a0:	5cd3      	ldrb	r3, [r2, r3]
 80091a2:	2b44      	cmp	r3, #68	; 0x44
 80091a4:	d145      	bne.n	8009232 <MakePass+0x1da>
 80091a6:	897b      	ldrh	r3, [r7, #10]
 80091a8:	3302      	adds	r3, #2
 80091aa:	4a46      	ldr	r2, [pc, #280]	; (80092c4 <MakePass+0x26c>)
 80091ac:	5cd3      	ldrb	r3, [r2, r3]
 80091ae:	2b44      	cmp	r3, #68	; 0x44
 80091b0:	d13f      	bne.n	8009232 <MakePass+0x1da>
 80091b2:	897b      	ldrh	r3, [r7, #10]
 80091b4:	3303      	adds	r3, #3
 80091b6:	4a43      	ldr	r2, [pc, #268]	; (80092c4 <MakePass+0x26c>)
 80091b8:	5cd3      	ldrb	r3, [r2, r3]
 80091ba:	2b88      	cmp	r3, #136	; 0x88
 80091bc:	d139      	bne.n	8009232 <MakePass+0x1da>

					if((pass_count > 0) && (pass[pass_count-1] > 0))	pass[pass_count-1] -= 1;
 80091be:	89bb      	ldrh	r3, [r7, #12]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d012      	beq.n	80091ea <MakePass+0x192>
 80091c4:	89bb      	ldrh	r3, [r7, #12]
 80091c6:	3b01      	subs	r3, #1
 80091c8:	4a3d      	ldr	r2, [pc, #244]	; (80092c0 <MakePass+0x268>)
 80091ca:	56d3      	ldrsb	r3, [r2, r3]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	dd0c      	ble.n	80091ea <MakePass+0x192>
 80091d0:	89bb      	ldrh	r3, [r7, #12]
 80091d2:	3b01      	subs	r3, #1
 80091d4:	4a3a      	ldr	r2, [pc, #232]	; (80092c0 <MakePass+0x268>)
 80091d6:	56d3      	ldrsb	r3, [r2, r3]
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	3b01      	subs	r3, #1
 80091dc:	b2da      	uxtb	r2, r3
 80091de:	89bb      	ldrh	r3, [r7, #12]
 80091e0:	3b01      	subs	r3, #1
 80091e2:	b251      	sxtb	r1, r2
 80091e4:	4a36      	ldr	r2, [pc, #216]	; (80092c0 <MakePass+0x268>)
 80091e6:	54d1      	strb	r1, [r2, r3]
 80091e8:	e014      	b.n	8009214 <MakePass+0x1bc>
					else if(pass[pass_count-1] == -1 || pass[pass_count-1] == -2){
 80091ea:	89bb      	ldrh	r3, [r7, #12]
 80091ec:	3b01      	subs	r3, #1
 80091ee:	4a34      	ldr	r2, [pc, #208]	; (80092c0 <MakePass+0x268>)
 80091f0:	56d3      	ldrsb	r3, [r2, r3]
 80091f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f6:	d006      	beq.n	8009206 <MakePass+0x1ae>
 80091f8:	89bb      	ldrh	r3, [r7, #12]
 80091fa:	3b01      	subs	r3, #1
 80091fc:	4a30      	ldr	r2, [pc, #192]	; (80092c0 <MakePass+0x268>)
 80091fe:	56d3      	ldrsb	r3, [r2, r3]
 8009200:	f113 0f02 	cmn.w	r3, #2
 8009204:	d106      	bne.n	8009214 <MakePass+0x1bc>
						pass[pass_count] = 1;
 8009206:	89bb      	ldrh	r3, [r7, #12]
 8009208:	4a2d      	ldr	r2, [pc, #180]	; (80092c0 <MakePass+0x268>)
 800920a:	2101      	movs	r1, #1
 800920c:	54d1      	strb	r1, [r2, r3]
						pass_count++;
 800920e:	89bb      	ldrh	r3, [r7, #12]
 8009210:	3301      	adds	r3, #1
 8009212:	81bb      	strh	r3, [r7, #12]
					}

					pass[pass_count] = BIG_R180;
 8009214:	89bb      	ldrh	r3, [r7, #12]
 8009216:	4a2a      	ldr	r2, [pc, #168]	; (80092c0 <MakePass+0x268>)
 8009218:	21fb      	movs	r1, #251	; 0xfb
 800921a:	54d1      	strb	r1, [r2, r3]

					pass_count++;
 800921c:	89bb      	ldrh	r3, [r7, #12]
 800921e:	3301      	adds	r3, #1
 8009220:	81bb      	strh	r3, [r7, #12]
					route_count += 3;
 8009222:	897b      	ldrh	r3, [r7, #10]
 8009224:	3303      	adds	r3, #3
 8009226:	817b      	strh	r3, [r7, #10]
					big_turn_flag = 1;
 8009228:	2301      	movs	r3, #1
 800922a:	813b      	strh	r3, [r7, #8]
					normal_turn_flag = 0;
 800922c:	2300      	movs	r3, #0
 800922e:	80fb      	strh	r3, [r7, #6]
					break;
 8009230:	e0f6      	b.n	8009420 <MakePass+0x3c8>
				}else if((route[route_count+1] == TURN_LEFT) && (route[route_count+2] == STRAIGHT)){
 8009232:	897b      	ldrh	r3, [r7, #10]
 8009234:	3301      	adds	r3, #1
 8009236:	4a23      	ldr	r2, [pc, #140]	; (80092c4 <MakePass+0x26c>)
 8009238:	5cd3      	ldrb	r3, [r2, r3]
 800923a:	2b11      	cmp	r3, #17
 800923c:	d144      	bne.n	80092c8 <MakePass+0x270>
 800923e:	897b      	ldrh	r3, [r7, #10]
 8009240:	3302      	adds	r3, #2
 8009242:	4a20      	ldr	r2, [pc, #128]	; (80092c4 <MakePass+0x26c>)
 8009244:	5cd3      	ldrb	r3, [r2, r3]
 8009246:	2b88      	cmp	r3, #136	; 0x88
 8009248:	d13e      	bne.n	80092c8 <MakePass+0x270>
					if((pass_count > 0) && (pass[pass_count-1] > 0))	pass[pass_count-1] -= 1;
 800924a:	89bb      	ldrh	r3, [r7, #12]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d012      	beq.n	8009276 <MakePass+0x21e>
 8009250:	89bb      	ldrh	r3, [r7, #12]
 8009252:	3b01      	subs	r3, #1
 8009254:	4a1a      	ldr	r2, [pc, #104]	; (80092c0 <MakePass+0x268>)
 8009256:	56d3      	ldrsb	r3, [r2, r3]
 8009258:	2b00      	cmp	r3, #0
 800925a:	dd0c      	ble.n	8009276 <MakePass+0x21e>
 800925c:	89bb      	ldrh	r3, [r7, #12]
 800925e:	3b01      	subs	r3, #1
 8009260:	4a17      	ldr	r2, [pc, #92]	; (80092c0 <MakePass+0x268>)
 8009262:	56d3      	ldrsb	r3, [r2, r3]
 8009264:	b2db      	uxtb	r3, r3
 8009266:	3b01      	subs	r3, #1
 8009268:	b2da      	uxtb	r2, r3
 800926a:	89bb      	ldrh	r3, [r7, #12]
 800926c:	3b01      	subs	r3, #1
 800926e:	b251      	sxtb	r1, r2
 8009270:	4a13      	ldr	r2, [pc, #76]	; (80092c0 <MakePass+0x268>)
 8009272:	54d1      	strb	r1, [r2, r3]
 8009274:	e014      	b.n	80092a0 <MakePass+0x248>
					else if(pass[pass_count-1] == -1 || pass[pass_count-1] == -2){
 8009276:	89bb      	ldrh	r3, [r7, #12]
 8009278:	3b01      	subs	r3, #1
 800927a:	4a11      	ldr	r2, [pc, #68]	; (80092c0 <MakePass+0x268>)
 800927c:	56d3      	ldrsb	r3, [r2, r3]
 800927e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009282:	d006      	beq.n	8009292 <MakePass+0x23a>
 8009284:	89bb      	ldrh	r3, [r7, #12]
 8009286:	3b01      	subs	r3, #1
 8009288:	4a0d      	ldr	r2, [pc, #52]	; (80092c0 <MakePass+0x268>)
 800928a:	56d3      	ldrsb	r3, [r2, r3]
 800928c:	f113 0f02 	cmn.w	r3, #2
 8009290:	d106      	bne.n	80092a0 <MakePass+0x248>
						pass[pass_count] = 1;
 8009292:	89bb      	ldrh	r3, [r7, #12]
 8009294:	4a0a      	ldr	r2, [pc, #40]	; (80092c0 <MakePass+0x268>)
 8009296:	2101      	movs	r1, #1
 8009298:	54d1      	strb	r1, [r2, r3]
						pass_count++;
 800929a:	89bb      	ldrh	r3, [r7, #12]
 800929c:	3301      	adds	r3, #1
 800929e:	81bb      	strh	r3, [r7, #12]
					}
					pass[pass_count] = BIG_L90;
 80092a0:	89bb      	ldrh	r3, [r7, #12]
 80092a2:	4a07      	ldr	r2, [pc, #28]	; (80092c0 <MakePass+0x268>)
 80092a4:	21fc      	movs	r1, #252	; 0xfc
 80092a6:	54d1      	strb	r1, [r2, r3]
					pass_count++;
 80092a8:	89bb      	ldrh	r3, [r7, #12]
 80092aa:	3301      	adds	r3, #1
 80092ac:	81bb      	strh	r3, [r7, #12]
					route_count += 2;
 80092ae:	897b      	ldrh	r3, [r7, #10]
 80092b0:	3302      	adds	r3, #2
 80092b2:	817b      	strh	r3, [r7, #10]
					big_turn_flag = 1;
 80092b4:	2301      	movs	r3, #1
 80092b6:	813b      	strh	r3, [r7, #8]
					normal_turn_flag = 0;
 80092b8:	2300      	movs	r3, #0
 80092ba:	80fb      	strh	r3, [r7, #6]
					break;
 80092bc:	e0b0      	b.n	8009420 <MakePass+0x3c8>
 80092be:	bf00      	nop
 80092c0:	200004c4 	.word	0x200004c4
 80092c4:	2000c6a4 	.word	0x2000c6a4
				}else if((route[route_count+1] == TURN_LEFT) && (route[route_count+2] == TURN_LEFT) && (route[route_count+3] == STRAIGHT)){
 80092c8:	897b      	ldrh	r3, [r7, #10]
 80092ca:	3301      	adds	r3, #1
 80092cc:	4a5d      	ldr	r2, [pc, #372]	; (8009444 <MakePass+0x3ec>)
 80092ce:	5cd3      	ldrb	r3, [r2, r3]
 80092d0:	2b11      	cmp	r3, #17
 80092d2:	d145      	bne.n	8009360 <MakePass+0x308>
 80092d4:	897b      	ldrh	r3, [r7, #10]
 80092d6:	3302      	adds	r3, #2
 80092d8:	4a5a      	ldr	r2, [pc, #360]	; (8009444 <MakePass+0x3ec>)
 80092da:	5cd3      	ldrb	r3, [r2, r3]
 80092dc:	2b11      	cmp	r3, #17
 80092de:	d13f      	bne.n	8009360 <MakePass+0x308>
 80092e0:	897b      	ldrh	r3, [r7, #10]
 80092e2:	3303      	adds	r3, #3
 80092e4:	4a57      	ldr	r2, [pc, #348]	; (8009444 <MakePass+0x3ec>)
 80092e6:	5cd3      	ldrb	r3, [r2, r3]
 80092e8:	2b88      	cmp	r3, #136	; 0x88
 80092ea:	d139      	bne.n	8009360 <MakePass+0x308>
					if((pass_count > 0) && (pass[pass_count-1] > 0))	pass[pass_count-1] -= 1;
 80092ec:	89bb      	ldrh	r3, [r7, #12]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d012      	beq.n	8009318 <MakePass+0x2c0>
 80092f2:	89bb      	ldrh	r3, [r7, #12]
 80092f4:	3b01      	subs	r3, #1
 80092f6:	4a54      	ldr	r2, [pc, #336]	; (8009448 <MakePass+0x3f0>)
 80092f8:	56d3      	ldrsb	r3, [r2, r3]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	dd0c      	ble.n	8009318 <MakePass+0x2c0>
 80092fe:	89bb      	ldrh	r3, [r7, #12]
 8009300:	3b01      	subs	r3, #1
 8009302:	4a51      	ldr	r2, [pc, #324]	; (8009448 <MakePass+0x3f0>)
 8009304:	56d3      	ldrsb	r3, [r2, r3]
 8009306:	b2db      	uxtb	r3, r3
 8009308:	3b01      	subs	r3, #1
 800930a:	b2da      	uxtb	r2, r3
 800930c:	89bb      	ldrh	r3, [r7, #12]
 800930e:	3b01      	subs	r3, #1
 8009310:	b251      	sxtb	r1, r2
 8009312:	4a4d      	ldr	r2, [pc, #308]	; (8009448 <MakePass+0x3f0>)
 8009314:	54d1      	strb	r1, [r2, r3]
 8009316:	e014      	b.n	8009342 <MakePass+0x2ea>
					else if(pass[pass_count-1] == -1 || pass[pass_count-1] == -2){
 8009318:	89bb      	ldrh	r3, [r7, #12]
 800931a:	3b01      	subs	r3, #1
 800931c:	4a4a      	ldr	r2, [pc, #296]	; (8009448 <MakePass+0x3f0>)
 800931e:	56d3      	ldrsb	r3, [r2, r3]
 8009320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009324:	d006      	beq.n	8009334 <MakePass+0x2dc>
 8009326:	89bb      	ldrh	r3, [r7, #12]
 8009328:	3b01      	subs	r3, #1
 800932a:	4a47      	ldr	r2, [pc, #284]	; (8009448 <MakePass+0x3f0>)
 800932c:	56d3      	ldrsb	r3, [r2, r3]
 800932e:	f113 0f02 	cmn.w	r3, #2
 8009332:	d106      	bne.n	8009342 <MakePass+0x2ea>
						pass[pass_count] = 1;
 8009334:	89bb      	ldrh	r3, [r7, #12]
 8009336:	4a44      	ldr	r2, [pc, #272]	; (8009448 <MakePass+0x3f0>)
 8009338:	2101      	movs	r1, #1
 800933a:	54d1      	strb	r1, [r2, r3]
						pass_count++;
 800933c:	89bb      	ldrh	r3, [r7, #12]
 800933e:	3301      	adds	r3, #1
 8009340:	81bb      	strh	r3, [r7, #12]
					}
					pass[pass_count] = BIG_L180;
 8009342:	89bb      	ldrh	r3, [r7, #12]
 8009344:	4a40      	ldr	r2, [pc, #256]	; (8009448 <MakePass+0x3f0>)
 8009346:	21fa      	movs	r1, #250	; 0xfa
 8009348:	54d1      	strb	r1, [r2, r3]
					pass_count++;
 800934a:	89bb      	ldrh	r3, [r7, #12]
 800934c:	3301      	adds	r3, #1
 800934e:	81bb      	strh	r3, [r7, #12]
					route_count += 3;
 8009350:	897b      	ldrh	r3, [r7, #10]
 8009352:	3303      	adds	r3, #3
 8009354:	817b      	strh	r3, [r7, #10]
					big_turn_flag = 1;
 8009356:	2301      	movs	r3, #1
 8009358:	813b      	strh	r3, [r7, #8]
					normal_turn_flag = 0;
 800935a:	2300      	movs	r3, #0
 800935c:	80fb      	strh	r3, [r7, #6]
					break;
 800935e:	e05f      	b.n	8009420 <MakePass+0x3c8>
				}else if(normal_turn_flag == 1){
 8009360:	88fb      	ldrh	r3, [r7, #6]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d105      	bne.n	8009372 <MakePass+0x31a>
					route_count++;
 8009366:	897b      	ldrh	r3, [r7, #10]
 8009368:	3301      	adds	r3, #1
 800936a:	817b      	strh	r3, [r7, #10]
					normal_turn_flag = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	80fb      	strh	r3, [r7, #6]
					break;
 8009370:	e056      	b.n	8009420 <MakePass+0x3c8>
				}

				j = route_count;
 8009372:	897b      	ldrh	r3, [r7, #10]
 8009374:	81fb      	strh	r3, [r7, #14]
				while(route[j] == STRAIGHT){
 8009376:	e00e      	b.n	8009396 <MakePass+0x33e>
					if(big_turn_flag == 1){
 8009378:	893b      	ldrh	r3, [r7, #8]
 800937a:	2b01      	cmp	r3, #1
 800937c:	d104      	bne.n	8009388 <MakePass+0x330>
						half_straight_count  = 1;
 800937e:	2301      	movs	r3, #1
 8009380:	70fb      	strb	r3, [r7, #3]
						big_turn_flag = 0;
 8009382:	2300      	movs	r3, #0
 8009384:	813b      	strh	r3, [r7, #8]
 8009386:	e003      	b.n	8009390 <MakePass+0x338>
					}else{
						half_straight_count += 2;
 8009388:	78fb      	ldrb	r3, [r7, #3]
 800938a:	3302      	adds	r3, #2
 800938c:	b2db      	uxtb	r3, r3
 800938e:	70fb      	strb	r3, [r7, #3]
					}
					j++;
 8009390:	89fb      	ldrh	r3, [r7, #14]
 8009392:	3301      	adds	r3, #1
 8009394:	81fb      	strh	r3, [r7, #14]
				while(route[j] == STRAIGHT){
 8009396:	89fb      	ldrh	r3, [r7, #14]
 8009398:	4a2a      	ldr	r2, [pc, #168]	; (8009444 <MakePass+0x3ec>)
 800939a:	5cd3      	ldrb	r3, [r2, r3]
 800939c:	2b88      	cmp	r3, #136	; 0x88
 800939e:	d0eb      	beq.n	8009378 <MakePass+0x320>
				}
				pass[pass_count] = half_straight_count;
 80093a0:	89bb      	ldrh	r3, [r7, #12]
 80093a2:	4929      	ldr	r1, [pc, #164]	; (8009448 <MakePass+0x3f0>)
 80093a4:	78fa      	ldrb	r2, [r7, #3]
 80093a6:	54ca      	strb	r2, [r1, r3]
				pass_count++;
 80093a8:	89bb      	ldrh	r3, [r7, #12]
 80093aa:	3301      	adds	r3, #1
 80093ac:	81bb      	strh	r3, [r7, #12]

				half_straight_count = 0;
 80093ae:	2300      	movs	r3, #0
 80093b0:	70fb      	strb	r3, [r7, #3]
				route_count = j - 1;
 80093b2:	89fb      	ldrh	r3, [r7, #14]
 80093b4:	3b01      	subs	r3, #1
 80093b6:	817b      	strh	r3, [r7, #10]
				normal_turn_flag = 1;
 80093b8:	2301      	movs	r3, #1
 80093ba:	80fb      	strh	r3, [r7, #6]

				if(route[route_count+1] == 0xff)	return_flag = 1;
 80093bc:	897b      	ldrh	r3, [r7, #10]
 80093be:	3301      	adds	r3, #1
 80093c0:	4a20      	ldr	r2, [pc, #128]	; (8009444 <MakePass+0x3ec>)
 80093c2:	5cd3      	ldrb	r3, [r2, r3]
 80093c4:	2bff      	cmp	r3, #255	; 0xff
 80093c6:	d12a      	bne.n	800941e <MakePass+0x3c6>
 80093c8:	2301      	movs	r3, #1
 80093ca:	80bb      	strh	r3, [r7, #4]

				break;
 80093cc:	e027      	b.n	800941e <MakePass+0x3c6>

			case TURN_RIGHT:
				normal_turn_flag = 0;
 80093ce:	2300      	movs	r3, #0
 80093d0:	80fb      	strh	r3, [r7, #6]
				half_straight_count = 0;
 80093d2:	2300      	movs	r3, #0
 80093d4:	70fb      	strb	r3, [r7, #3]
				pass[pass_count] = R90;
 80093d6:	89bb      	ldrh	r3, [r7, #12]
 80093d8:	4a1b      	ldr	r2, [pc, #108]	; (8009448 <MakePass+0x3f0>)
 80093da:	21ff      	movs	r1, #255	; 0xff
 80093dc:	54d1      	strb	r1, [r2, r3]
				pass_count++;
 80093de:	89bb      	ldrh	r3, [r7, #12]
 80093e0:	3301      	adds	r3, #1
 80093e2:	81bb      	strh	r3, [r7, #12]
				route_count++;
 80093e4:	897b      	ldrh	r3, [r7, #10]
 80093e6:	3301      	adds	r3, #1
 80093e8:	817b      	strh	r3, [r7, #10]
				break;
 80093ea:	e019      	b.n	8009420 <MakePass+0x3c8>

			case TURN_LEFT:
				normal_turn_flag = 0;
 80093ec:	2300      	movs	r3, #0
 80093ee:	80fb      	strh	r3, [r7, #6]
				half_straight_count = 0;
 80093f0:	2300      	movs	r3, #0
 80093f2:	70fb      	strb	r3, [r7, #3]
				pass[pass_count] = L90;
 80093f4:	89bb      	ldrh	r3, [r7, #12]
 80093f6:	4a14      	ldr	r2, [pc, #80]	; (8009448 <MakePass+0x3f0>)
 80093f8:	21fe      	movs	r1, #254	; 0xfe
 80093fa:	54d1      	strb	r1, [r2, r3]
				pass_count++;
 80093fc:	89bb      	ldrh	r3, [r7, #12]
 80093fe:	3301      	adds	r3, #1
 8009400:	81bb      	strh	r3, [r7, #12]
				route_count++;
 8009402:	897b      	ldrh	r3, [r7, #10]
 8009404:	3301      	adds	r3, #1
 8009406:	817b      	strh	r3, [r7, #10]
				break;
 8009408:	e00a      	b.n	8009420 <MakePass+0x3c8>

			default:
				pass_end_count = pass_count;
 800940a:	4a10      	ldr	r2, [pc, #64]	; (800944c <MakePass+0x3f4>)
 800940c:	89bb      	ldrh	r3, [r7, #12]
 800940e:	8013      	strh	r3, [r2, #0]
				printf("pass_end_count : %d\n",pass_end_count);
 8009410:	4b0e      	ldr	r3, [pc, #56]	; (800944c <MakePass+0x3f4>)
 8009412:	881b      	ldrh	r3, [r3, #0]
 8009414:	4619      	mov	r1, r3
 8009416:	480e      	ldr	r0, [pc, #56]	; (8009450 <MakePass+0x3f8>)
 8009418:	f002 fc52 	bl	800bcc0 <iprintf>
				return;
 800941c:	e00f      	b.n	800943e <MakePass+0x3e6>
				break;
 800941e:	bf00      	nop
				break;
		}
		if(return_flag == 1)	break;
 8009420:	88bb      	ldrh	r3, [r7, #4]
 8009422:	2b01      	cmp	r3, #1
 8009424:	d000      	beq.n	8009428 <MakePass+0x3d0>
		switch(route[route_count]){
 8009426:	e666      	b.n	80090f6 <MakePass+0x9e>
		if(return_flag == 1)	break;
 8009428:	bf00      	nop
	}
	pass_end_count = pass_count;
 800942a:	4a08      	ldr	r2, [pc, #32]	; (800944c <MakePass+0x3f4>)
 800942c:	89bb      	ldrh	r3, [r7, #12]
 800942e:	8013      	strh	r3, [r2, #0]
	printf("pass_end_count : %d\n",pass_end_count);
 8009430:	4b06      	ldr	r3, [pc, #24]	; (800944c <MakePass+0x3f4>)
 8009432:	881b      	ldrh	r3, [r3, #0]
 8009434:	4619      	mov	r1, r3
 8009436:	4806      	ldr	r0, [pc, #24]	; (8009450 <MakePass+0x3f8>)
 8009438:	f002 fc42 	bl	800bcc0 <iprintf>
	return;
 800943c:	bf00      	nop
}
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}
 8009444:	2000c6a4 	.word	0x2000c6a4
 8009448:	200004c4 	.word	0x200004c4
 800944c:	20000938 	.word	0x20000938
 8009450:	0800de90 	.word	0x0800de90

08009454 <ReadPass>:

void ReadPass(void)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800945a:	2300      	movs	r3, #0
 800945c:	80fb      	strh	r3, [r7, #6]
	uint8_t buff;
	utsutsu_time = 0;
 800945e:	4b52      	ldr	r3, [pc, #328]	; (80095a8 <ReadPass+0x154>)
 8009460:	2200      	movs	r2, #0
 8009462:	801a      	strh	r2, [r3, #0]

	MF.FLAG.CTRL = 1;
 8009464:	4a51      	ldr	r2, [pc, #324]	; (80095ac <ReadPass+0x158>)
 8009466:	7813      	ldrb	r3, [r2, #0]
 8009468:	f043 0308 	orr.w	r3, r3, #8
 800946c:	7013      	strb	r3, [r2, #0]
	DriveAccel(SET_MM,FRONT_CONTROL_FLAG);
 800946e:	2000      	movs	r0, #0
 8009470:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 80095b0 <ReadPass+0x15c>
 8009474:	f7fc fb34 	bl	8005ae0 <DriveAccel>

	while(i != pass_end_count){
 8009478:	e080      	b.n	800957c <ReadPass+0x128>
		if(pass[i] > 0)	{
 800947a:	88fb      	ldrh	r3, [r7, #6]
 800947c:	4a4d      	ldr	r2, [pc, #308]	; (80095b4 <ReadPass+0x160>)
 800947e:	56d3      	ldrsb	r3, [r2, r3]
 8009480:	2b00      	cmp	r3, #0
 8009482:	dd29      	ble.n	80094d8 <ReadPass+0x84>
			buff = 0x00;
 8009484:	2300      	movs	r3, #0
 8009486:	717b      	strb	r3, [r7, #5]
			LedDisplay(&buff);
 8009488:	1d7b      	adds	r3, r7, #5
 800948a:	4618      	mov	r0, r3
 800948c:	f7fb fd00 	bl	8004e90 <LedDisplay>
			MF.FLAG.CTRL = 1;
 8009490:	4a46      	ldr	r2, [pc, #280]	; (80095ac <ReadPass+0x158>)
 8009492:	7813      	ldrb	r3, [r2, #0]
 8009494:	f043 0308 	orr.w	r3, r3, #8
 8009498:	7013      	strb	r3, [r2, #0]
			DriveTrapezoid(HALF_MM *(float)pass[i],params_now.big_vel_max,params_now.vel_max,params_now.accel);
 800949a:	88fb      	ldrh	r3, [r7, #6]
 800949c:	4a45      	ldr	r2, [pc, #276]	; (80095b4 <ReadPass+0x160>)
 800949e:	56d3      	ldrsb	r3, [r2, r3]
 80094a0:	ee07 3a90 	vmov	s15, r3
 80094a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094a8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80095b8 <ReadPass+0x164>
 80094ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80094b0:	4b42      	ldr	r3, [pc, #264]	; (80095bc <ReadPass+0x168>)
 80094b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80094b6:	4b41      	ldr	r3, [pc, #260]	; (80095bc <ReadPass+0x168>)
 80094b8:	edd3 6a00 	vldr	s13, [r3]
 80094bc:	4b3f      	ldr	r3, [pc, #252]	; (80095bc <ReadPass+0x168>)
 80094be:	ed93 6a02 	vldr	s12, [r3, #8]
 80094c2:	eef0 1a46 	vmov.f32	s3, s12
 80094c6:	eeb0 1a66 	vmov.f32	s2, s13
 80094ca:	eef0 0a47 	vmov.f32	s1, s14
 80094ce:	eeb0 0a67 	vmov.f32	s0, s15
 80094d2:	f7fd f855 	bl	8006580 <DriveTrapezoid>
 80094d6:	e04e      	b.n	8009576 <ReadPass+0x122>
		}else{
			switch(pass[i]){
 80094d8:	88fb      	ldrh	r3, [r7, #6]
 80094da:	4a36      	ldr	r2, [pc, #216]	; (80095b4 <ReadPass+0x160>)
 80094dc:	56d3      	ldrsb	r3, [r2, r3]
 80094de:	3306      	adds	r3, #6
 80094e0:	2b05      	cmp	r3, #5
 80094e2:	d845      	bhi.n	8009570 <ReadPass+0x11c>
 80094e4:	a201      	add	r2, pc, #4	; (adr r2, 80094ec <ReadPass+0x98>)
 80094e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ea:	bf00      	nop
 80094ec:	0800955f 	.word	0x0800955f
 80094f0:	0800954d 	.word	0x0800954d
 80094f4:	0800953b 	.word	0x0800953b
 80094f8:	08009529 	.word	0x08009529
 80094fc:	08009517 	.word	0x08009517
 8009500:	08009505 	.word	0x08009505
				case R90:
					buff = 0x10;
 8009504:	2310      	movs	r3, #16
 8009506:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 8009508:	1d7b      	adds	r3, r7, #5
 800950a:	4618      	mov	r0, r3
 800950c:	f7fb fcc0 	bl	8004e90 <LedDisplay>
					SlalomR90();
 8009510:	f7fc f88c 	bl	800562c <SlalomR90>
					break;
 8009514:	e02f      	b.n	8009576 <ReadPass+0x122>
				case L90:
					buff = 0x01;
 8009516:	2301      	movs	r3, #1
 8009518:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 800951a:	1d7b      	adds	r3, r7, #5
 800951c:	4618      	mov	r0, r3
 800951e:	f7fb fcb7 	bl	8004e90 <LedDisplay>
					SlalomL90();
 8009522:	f7fc f8f5 	bl	8005710 <SlalomL90>
					break;
 8009526:	e026      	b.n	8009576 <ReadPass+0x122>
				case BIG_R90:
					buff = 0x08;
 8009528:	2308      	movs	r3, #8
 800952a:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 800952c:	1d7b      	adds	r3, r7, #5
 800952e:	4618      	mov	r0, r3
 8009530:	f7fb fcae 	bl	8004e90 <LedDisplay>

					BigSlalomR90();
 8009534:	f7fc f942 	bl	80057bc <BigSlalomR90>
					break;
 8009538:	e01d      	b.n	8009576 <ReadPass+0x122>
				case BIG_L90:
					buff = 0x02;
 800953a:	2302      	movs	r3, #2
 800953c:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 800953e:	1d7b      	adds	r3, r7, #5
 8009540:	4618      	mov	r0, r3
 8009542:	f7fb fca5 	bl	8004e90 <LedDisplay>

					BigSlalomL90();
 8009546:	f7fc f983 	bl	8005850 <BigSlalomL90>
					break;
 800954a:	e014      	b.n	8009576 <ReadPass+0x122>
				case BIG_R180:
					buff = 0x18;
 800954c:	2318      	movs	r3, #24
 800954e:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 8009550:	1d7b      	adds	r3, r7, #5
 8009552:	4618      	mov	r0, r3
 8009554:	f7fb fc9c 	bl	8004e90 <LedDisplay>
					BigSlalomR180();
 8009558:	f7fc f9c2 	bl	80058e0 <BigSlalomR180>
					break;
 800955c:	e00b      	b.n	8009576 <ReadPass+0x122>
				case BIG_L180:
					buff = 0x03;
 800955e:	2303      	movs	r3, #3
 8009560:	717b      	strb	r3, [r7, #5]
					LedDisplay(&buff);
 8009562:	1d7b      	adds	r3, r7, #5
 8009564:	4618      	mov	r0, r3
 8009566:	f7fb fc93 	bl	8004e90 <LedDisplay>

					BigSlalomL180();
 800956a:	f7fc fa03 	bl	8005974 <BigSlalomL180>
					break;
 800956e:	e002      	b.n	8009576 <ReadPass+0x122>
				default:
					FailSafe();
 8009570:	f7fb fe7a 	bl	8005268 <FailSafe>
					break;
 8009574:	bf00      	nop
			}
		}
		i++;
 8009576:	88fb      	ldrh	r3, [r7, #6]
 8009578:	3301      	adds	r3, #1
 800957a:	80fb      	strh	r3, [r7, #6]
	while(i != pass_end_count){
 800957c:	4b10      	ldr	r3, [pc, #64]	; (80095c0 <ReadPass+0x16c>)
 800957e:	881b      	ldrh	r3, [r3, #0]
 8009580:	88fa      	ldrh	r2, [r7, #6]
 8009582:	429a      	cmp	r2, r3
 8009584:	f47f af79 	bne.w	800947a <ReadPass+0x26>
	}

	HalfSectionDecel();
 8009588:	f7fc f80c 	bl	80055a4 <HalfSectionDecel>
	printf("PASS END\n");
 800958c:	480d      	ldr	r0, [pc, #52]	; (80095c4 <ReadPass+0x170>)
 800958e:	f002 fc1f 	bl	800bdd0 <puts>
	DisableMotor();
 8009592:	f7fd f9f7 	bl	8006984 <DisableMotor>
	StopTimer();
 8009596:	f000 f90f 	bl	80097b8 <StopTimer>

	MelodyGoal();
 800959a:	f7ff f8cb 	bl	8008734 <MelodyGoal>

}
 800959e:	bf00      	nop
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
 80095a6:	bf00      	nop
 80095a8:	20008758 	.word	0x20008758
 80095ac:	20010650 	.word	0x20010650
 80095b0:	42780000 	.word	0x42780000
 80095b4:	200004c4 	.word	0x200004c4
 80095b8:	42b40000 	.word	0x42b40000
 80095bc:	20008798 	.word	0x20008798
 80095c0:	20000938 	.word	0x20000938
 80095c4:	0800dea8 	.word	0x0800dea8

080095c8 <ShowPass>:

void ShowPass(void){
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
	uint16_t i;

	for(i=0;i<256;i++){
 80095ce:	2300      	movs	r3, #0
 80095d0:	80fb      	strh	r3, [r7, #6]
 80095d2:	e00f      	b.n	80095f4 <ShowPass+0x2c>
		if(route[i] == 0xff) break;
 80095d4:	88fb      	ldrh	r3, [r7, #6]
 80095d6:	4a1b      	ldr	r2, [pc, #108]	; (8009644 <ShowPass+0x7c>)
 80095d8:	5cd3      	ldrb	r3, [r2, r3]
 80095da:	2bff      	cmp	r3, #255	; 0xff
 80095dc:	d00e      	beq.n	80095fc <ShowPass+0x34>
		printf("route[%d] : %x\n",i,route[i]);
 80095de:	88f9      	ldrh	r1, [r7, #6]
 80095e0:	88fb      	ldrh	r3, [r7, #6]
 80095e2:	4a18      	ldr	r2, [pc, #96]	; (8009644 <ShowPass+0x7c>)
 80095e4:	5cd3      	ldrb	r3, [r2, r3]
 80095e6:	461a      	mov	r2, r3
 80095e8:	4817      	ldr	r0, [pc, #92]	; (8009648 <ShowPass+0x80>)
 80095ea:	f002 fb69 	bl	800bcc0 <iprintf>
	for(i=0;i<256;i++){
 80095ee:	88fb      	ldrh	r3, [r7, #6]
 80095f0:	3301      	adds	r3, #1
 80095f2:	80fb      	strh	r3, [r7, #6]
 80095f4:	88fb      	ldrh	r3, [r7, #6]
 80095f6:	2bff      	cmp	r3, #255	; 0xff
 80095f8:	d9ec      	bls.n	80095d4 <ShowPass+0xc>
 80095fa:	e000      	b.n	80095fe <ShowPass+0x36>
		if(route[i] == 0xff) break;
 80095fc:	bf00      	nop
	}
	printf("\n");
 80095fe:	200a      	movs	r0, #10
 8009600:	f002 fb76 	bl	800bcf0 <putchar>

	for(i=0;i<1024;i++){
 8009604:	2300      	movs	r3, #0
 8009606:	80fb      	strh	r3, [r7, #6]
 8009608:	e00f      	b.n	800962a <ShowPass+0x62>
		if(pass[i] == 100) break;
 800960a:	88fb      	ldrh	r3, [r7, #6]
 800960c:	4a0f      	ldr	r2, [pc, #60]	; (800964c <ShowPass+0x84>)
 800960e:	56d3      	ldrsb	r3, [r2, r3]
 8009610:	2b64      	cmp	r3, #100	; 0x64
 8009612:	d00f      	beq.n	8009634 <ShowPass+0x6c>
		printf("pass[%d] : %d\n",i,pass[i]);
 8009614:	88f9      	ldrh	r1, [r7, #6]
 8009616:	88fb      	ldrh	r3, [r7, #6]
 8009618:	4a0c      	ldr	r2, [pc, #48]	; (800964c <ShowPass+0x84>)
 800961a:	56d3      	ldrsb	r3, [r2, r3]
 800961c:	461a      	mov	r2, r3
 800961e:	480c      	ldr	r0, [pc, #48]	; (8009650 <ShowPass+0x88>)
 8009620:	f002 fb4e 	bl	800bcc0 <iprintf>
	for(i=0;i<1024;i++){
 8009624:	88fb      	ldrh	r3, [r7, #6]
 8009626:	3301      	adds	r3, #1
 8009628:	80fb      	strh	r3, [r7, #6]
 800962a:	88fb      	ldrh	r3, [r7, #6]
 800962c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009630:	d3eb      	bcc.n	800960a <ShowPass+0x42>
 8009632:	e000      	b.n	8009636 <ShowPass+0x6e>
		if(pass[i] == 100) break;
 8009634:	bf00      	nop
	}
	printf("End Print\n");
 8009636:	4807      	ldr	r0, [pc, #28]	; (8009654 <ShowPass+0x8c>)
 8009638:	f002 fbca 	bl	800bdd0 <puts>
}
 800963c:	bf00      	nop
 800963e:	3708      	adds	r7, #8
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}
 8009644:	2000c6a4 	.word	0x2000c6a4
 8009648:	0800deb4 	.word	0x0800deb4
 800964c:	200004c4 	.word	0x200004c4
 8009650:	0800dec4 	.word	0x0800dec4
 8009654:	0800ded4 	.word	0x0800ded4

08009658 <GetWallData>:
#include <Mouse/global.h>
#include "tim.h"
#include "adc.h"

void GetWallData()
{
 8009658:	b480      	push	{r7}
 800965a:	af00      	add	r7, sp, #0
	//----Clear Wall Buff----
	wall_info = 0x00;
 800965c:	4b17      	ldr	r3, [pc, #92]	; (80096bc <GetWallData+0x64>)
 800965e:	2200      	movs	r2, #0
 8009660:	701a      	strb	r2, [r3, #0]

	//----Check Front----
	if(wall_ff.val > wall_ff.threshold){
 8009662:	4b17      	ldr	r3, [pc, #92]	; (80096c0 <GetWallData+0x68>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a16      	ldr	r2, [pc, #88]	; (80096c0 <GetWallData+0x68>)
 8009668:	8a12      	ldrh	r2, [r2, #16]
 800966a:	4293      	cmp	r3, r2
 800966c:	d906      	bls.n	800967c <GetWallData+0x24>
		wall_info |= 0x88;
 800966e:	4b13      	ldr	r3, [pc, #76]	; (80096bc <GetWallData+0x64>)
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	f063 0377 	orn	r3, r3, #119	; 0x77
 8009676:	b2da      	uxtb	r2, r3
 8009678:	4b10      	ldr	r3, [pc, #64]	; (80096bc <GetWallData+0x64>)
 800967a:	701a      	strb	r2, [r3, #0]
	}
	//----Check Right----
	if(wall_r.val > wall_r.threshold){
 800967c:	4b11      	ldr	r3, [pc, #68]	; (80096c4 <GetWallData+0x6c>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a10      	ldr	r2, [pc, #64]	; (80096c4 <GetWallData+0x6c>)
 8009682:	8a12      	ldrh	r2, [r2, #16]
 8009684:	4293      	cmp	r3, r2
 8009686:	d906      	bls.n	8009696 <GetWallData+0x3e>
		wall_info |= 0x44;
 8009688:	4b0c      	ldr	r3, [pc, #48]	; (80096bc <GetWallData+0x64>)
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8009690:	b2da      	uxtb	r2, r3
 8009692:	4b0a      	ldr	r3, [pc, #40]	; (80096bc <GetWallData+0x64>)
 8009694:	701a      	strb	r2, [r3, #0]
	}
	//----Check Left----
	if(wall_l.val > wall_l.threshold){
 8009696:	4b0c      	ldr	r3, [pc, #48]	; (80096c8 <GetWallData+0x70>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a0b      	ldr	r2, [pc, #44]	; (80096c8 <GetWallData+0x70>)
 800969c:	8a12      	ldrh	r2, [r2, #16]
 800969e:	4293      	cmp	r3, r2
 80096a0:	d906      	bls.n	80096b0 <GetWallData+0x58>
		wall_info |= 0x11;								//Apdating Wall Data
 80096a2:	4b06      	ldr	r3, [pc, #24]	; (80096bc <GetWallData+0x64>)
 80096a4:	781b      	ldrb	r3, [r3, #0]
 80096a6:	f043 0311 	orr.w	r3, r3, #17
 80096aa:	b2da      	uxtb	r2, r3
 80096ac:	4b03      	ldr	r3, [pc, #12]	; (80096bc <GetWallData+0x64>)
 80096ae:	701a      	strb	r2, [r3, #0]
	}

}
 80096b0:	bf00      	nop
 80096b2:	46bd      	mov	sp, r7
 80096b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b8:	4770      	bx	lr
 80096ba:	bf00      	nop
 80096bc:	200003a4 	.word	0x200003a4
 80096c0:	2000c7a4 	.word	0x2000c7a4
 80096c4:	2000869c 	.word	0x2000869c
 80096c8:	2000875c 	.word	0x2000875c

080096cc <EncoderGyroTest>:

void EncoderGyroTest()
{
 80096cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096d0:	b086      	sub	sp, #24
 80096d2:	af06      	add	r7, sp, #24
	ResetDistance();
 80096d4:	f7fb fc1e 	bl	8004f14 <ResetDistance>
	utsutsu_time = 0;
 80096d8:	4b20      	ldr	r3, [pc, #128]	; (800975c <EncoderGyroTest+0x90>)
 80096da:	2200      	movs	r2, #0
 80096dc:	801a      	strh	r2, [r3, #0]
	center.angle = 0;
 80096de:	4b20      	ldr	r3, [pc, #128]	; (8009760 <EncoderGyroTest+0x94>)
 80096e0:	f04f 0200 	mov.w	r2, #0
 80096e4:	639a      	str	r2, [r3, #56]	; 0x38

	MF.FLAG.WCTRL = 0;
 80096e6:	4a1f      	ldr	r2, [pc, #124]	; (8009764 <EncoderGyroTest+0x98>)
 80096e8:	7853      	ldrb	r3, [r2, #1]
 80096ea:	f36f 0341 	bfc	r3, #1, #1
 80096ee:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 0;
 80096f0:	4a1c      	ldr	r2, [pc, #112]	; (8009764 <EncoderGyroTest+0x98>)
 80096f2:	7853      	ldrb	r3, [r2, #1]
 80096f4:	f36f 0300 	bfc	r3, #0, #1
 80096f8:	7053      	strb	r3, [r2, #1]

	DisableMotor();
 80096fa:	f7fd f943 	bl	8006984 <DisableMotor>
	StartTimer();
 80096fe:	f000 f839 	bl	8009774 <StartTimer>

	while(1){
//		totalR_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_r % 4096) / 4096;
//		totalL_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_l % 4096) / 4096;
		printf("R_dist:%4lf L_dist%4lf Omega:%4lf Accel;%4lf \n",encoder_r.distance,encoder_l.distance,center.angle,center.accel);
 8009702:	4b19      	ldr	r3, [pc, #100]	; (8009768 <EncoderGyroTest+0x9c>)
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	4618      	mov	r0, r3
 8009708:	f7f6 ff1e 	bl	8000548 <__aeabi_f2d>
 800970c:	4682      	mov	sl, r0
 800970e:	468b      	mov	fp, r1
 8009710:	4b16      	ldr	r3, [pc, #88]	; (800976c <EncoderGyroTest+0xa0>)
 8009712:	691b      	ldr	r3, [r3, #16]
 8009714:	4618      	mov	r0, r3
 8009716:	f7f6 ff17 	bl	8000548 <__aeabi_f2d>
 800971a:	4604      	mov	r4, r0
 800971c:	460d      	mov	r5, r1
 800971e:	4b10      	ldr	r3, [pc, #64]	; (8009760 <EncoderGyroTest+0x94>)
 8009720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009722:	4618      	mov	r0, r3
 8009724:	f7f6 ff10 	bl	8000548 <__aeabi_f2d>
 8009728:	4680      	mov	r8, r0
 800972a:	4689      	mov	r9, r1
 800972c:	4b0c      	ldr	r3, [pc, #48]	; (8009760 <EncoderGyroTest+0x94>)
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	4618      	mov	r0, r3
 8009732:	f7f6 ff09 	bl	8000548 <__aeabi_f2d>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800973e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009742:	e9cd 4500 	strd	r4, r5, [sp]
 8009746:	4652      	mov	r2, sl
 8009748:	465b      	mov	r3, fp
 800974a:	4809      	ldr	r0, [pc, #36]	; (8009770 <EncoderGyroTest+0xa4>)
 800974c:	f002 fab8 	bl	800bcc0 <iprintf>
		WaitMs(500);
 8009750:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009754:	f7fb f9da 	bl	8004b0c <WaitMs>
		printf("R_dist:%4lf L_dist%4lf Omega:%4lf Accel;%4lf \n",encoder_r.distance,encoder_l.distance,center.angle,center.accel);
 8009758:	e7d3      	b.n	8009702 <EncoderGyroTest+0x36>
 800975a:	bf00      	nop
 800975c:	20008758 	.word	0x20008758
 8009760:	200086c4 	.word	0x200086c4
 8009764:	20010650 	.word	0x20010650
 8009768:	20010638 	.word	0x20010638
 800976c:	20008740 	.word	0x20008740
 8009770:	0800dee0 	.word	0x0800dee0

08009774 <StartTimer>:
	}

}

void StartTimer()
{
 8009774:	b580      	push	{r7, lr}
 8009776:	af00      	add	r7, sp, #0
//	ResetDistance();

	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8009778:	213c      	movs	r1, #60	; 0x3c
 800977a:	480c      	ldr	r0, [pc, #48]	; (80097ac <StartTimer+0x38>)
 800977c:	f7f9 ffa6 	bl	80036cc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8009780:	213c      	movs	r1, #60	; 0x3c
 8009782:	480b      	ldr	r0, [pc, #44]	; (80097b0 <StartTimer+0x3c>)
 8009784:	f7f9 ffa2 	bl	80036cc <HAL_TIM_Encoder_Start>

	/*Basic Timer Start*/
	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8009788:	4b0a      	ldr	r3, [pc, #40]	; (80097b4 <StartTimer+0x40>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f06f 0201 	mvn.w	r2, #1
 8009790:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 8009792:	4b08      	ldr	r3, [pc, #32]	; (80097b4 <StartTimer+0x40>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	68da      	ldr	r2, [r3, #12]
 8009798:	4b06      	ldr	r3, [pc, #24]	; (80097b4 <StartTimer+0x40>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f042 0201 	orr.w	r2, r2, #1
 80097a0:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 80097a2:	4804      	ldr	r0, [pc, #16]	; (80097b4 <StartTimer+0x40>)
 80097a4:	f7f9 fdc5 	bl	8003332 <HAL_TIM_Base_Start>

}
 80097a8:	bf00      	nop
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	2001073c 	.word	0x2001073c
 80097b0:	200106fc 	.word	0x200106fc
 80097b4:	200107bc 	.word	0x200107bc

080097b8 <StopTimer>:

//Only Use Velocity = 0

void StopTimer()
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 80097bc:	4807      	ldr	r0, [pc, #28]	; (80097dc <StopTimer+0x24>)
 80097be:	f7f9 fe07 	bl	80033d0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 80097c2:	213c      	movs	r1, #60	; 0x3c
 80097c4:	4806      	ldr	r0, [pc, #24]	; (80097e0 <StopTimer+0x28>)
 80097c6:	f7f9 ffb8 	bl	800373a <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 80097ca:	213c      	movs	r1, #60	; 0x3c
 80097cc:	4805      	ldr	r0, [pc, #20]	; (80097e4 <StopTimer+0x2c>)
 80097ce:	f7f9 ffb4 	bl	800373a <HAL_TIM_Encoder_Stop>

	ResetDistance();
 80097d2:	f7fb fb9f 	bl	8004f14 <ResetDistance>
}
 80097d6:	bf00      	nop
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	200107bc 	.word	0x200107bc
 80097e0:	2001073c 	.word	0x2001073c
 80097e4:	200106fc 	.word	0x200106fc

080097e8 <CheckSensor>:

void CheckSensor()
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b082      	sub	sp, #8
 80097ec:	af00      	add	r7, sp, #0
	uint8_t buff;

	printf("Timer Start!\n");
 80097ee:	4834      	ldr	r0, [pc, #208]	; (80098c0 <CheckSensor+0xd8>)
 80097f0:	f002 faee 	bl	800bdd0 <puts>
	GetControlBaseValue();
 80097f4:	f000 fa00 	bl	8009bf8 <GetControlBaseValue>
	printf("base_r : %d, base_l : %d\n",wall_r.base,wall_l.base);
 80097f8:	4b32      	ldr	r3, [pc, #200]	; (80098c4 <CheckSensor+0xdc>)
 80097fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80097fe:	4619      	mov	r1, r3
 8009800:	4b31      	ldr	r3, [pc, #196]	; (80098c8 <CheckSensor+0xe0>)
 8009802:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009806:	461a      	mov	r2, r3
 8009808:	4830      	ldr	r0, [pc, #192]	; (80098cc <CheckSensor+0xe4>)
 800980a:	f002 fa59 	bl	800bcc0 <iprintf>

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 800980e:	4b30      	ldr	r3, [pc, #192]	; (80098d0 <CheckSensor+0xe8>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f06f 0201 	mvn.w	r2, #1
 8009816:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 8009818:	4b2d      	ldr	r3, [pc, #180]	; (80098d0 <CheckSensor+0xe8>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	68da      	ldr	r2, [r3, #12]
 800981e:	4b2c      	ldr	r3, [pc, #176]	; (80098d0 <CheckSensor+0xe8>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0201 	orr.w	r2, r2, #1
 8009826:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 8009828:	4829      	ldr	r0, [pc, #164]	; (80098d0 <CheckSensor+0xe8>)
 800982a:	f7f9 fd82 	bl	8003332 <HAL_TIM_Base_Start>

//	HAL_TIM_Base_Start_IT(&htim6);	<- Do not Use

	while(1){
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \n", wall_l.val, wall_ff.val,wall_r.val);
 800982e:	4b26      	ldr	r3, [pc, #152]	; (80098c8 <CheckSensor+0xe0>)
 8009830:	6819      	ldr	r1, [r3, #0]
 8009832:	4b28      	ldr	r3, [pc, #160]	; (80098d4 <CheckSensor+0xec>)
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	4b23      	ldr	r3, [pc, #140]	; (80098c4 <CheckSensor+0xdc>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4827      	ldr	r0, [pc, #156]	; (80098d8 <CheckSensor+0xf0>)
 800983c:	f002 fa40 	bl	800bcc0 <iprintf>
		if(wall_fr.val > wall_fr.threshold)	buff = buff | 0x10;
 8009840:	4b26      	ldr	r3, [pc, #152]	; (80098dc <CheckSensor+0xf4>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a25      	ldr	r2, [pc, #148]	; (80098dc <CheckSensor+0xf4>)
 8009846:	8a12      	ldrh	r2, [r2, #16]
 8009848:	4293      	cmp	r3, r2
 800984a:	d904      	bls.n	8009856 <CheckSensor+0x6e>
 800984c:	79fb      	ldrb	r3, [r7, #7]
 800984e:	f043 0310 	orr.w	r3, r3, #16
 8009852:	b2db      	uxtb	r3, r3
 8009854:	71fb      	strb	r3, [r7, #7]
		if(wall_r.val > wall_r.threshold)	buff = buff | 0x08;
 8009856:	4b1b      	ldr	r3, [pc, #108]	; (80098c4 <CheckSensor+0xdc>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a1a      	ldr	r2, [pc, #104]	; (80098c4 <CheckSensor+0xdc>)
 800985c:	8a12      	ldrh	r2, [r2, #16]
 800985e:	4293      	cmp	r3, r2
 8009860:	d904      	bls.n	800986c <CheckSensor+0x84>
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	f043 0308 	orr.w	r3, r3, #8
 8009868:	b2db      	uxtb	r3, r3
 800986a:	71fb      	strb	r3, [r7, #7]
		if(wall_ff.val > wall_ff.threshold)	buff = buff | 0x04;
 800986c:	4b19      	ldr	r3, [pc, #100]	; (80098d4 <CheckSensor+0xec>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a18      	ldr	r2, [pc, #96]	; (80098d4 <CheckSensor+0xec>)
 8009872:	8a12      	ldrh	r2, [r2, #16]
 8009874:	4293      	cmp	r3, r2
 8009876:	d904      	bls.n	8009882 <CheckSensor+0x9a>
 8009878:	79fb      	ldrb	r3, [r7, #7]
 800987a:	f043 0304 	orr.w	r3, r3, #4
 800987e:	b2db      	uxtb	r3, r3
 8009880:	71fb      	strb	r3, [r7, #7]
		if(wall_l.val > wall_l.threshold)	buff = buff | 0x02;
 8009882:	4b11      	ldr	r3, [pc, #68]	; (80098c8 <CheckSensor+0xe0>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a10      	ldr	r2, [pc, #64]	; (80098c8 <CheckSensor+0xe0>)
 8009888:	8a12      	ldrh	r2, [r2, #16]
 800988a:	4293      	cmp	r3, r2
 800988c:	d904      	bls.n	8009898 <CheckSensor+0xb0>
 800988e:	79fb      	ldrb	r3, [r7, #7]
 8009890:	f043 0302 	orr.w	r3, r3, #2
 8009894:	b2db      	uxtb	r3, r3
 8009896:	71fb      	strb	r3, [r7, #7]
		if(wall_fl.val > wall_fl.threshold)	buff = buff | 0x01;
 8009898:	4b11      	ldr	r3, [pc, #68]	; (80098e0 <CheckSensor+0xf8>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a10      	ldr	r2, [pc, #64]	; (80098e0 <CheckSensor+0xf8>)
 800989e:	8a12      	ldrh	r2, [r2, #16]
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d904      	bls.n	80098ae <CheckSensor+0xc6>
 80098a4:	79fb      	ldrb	r3, [r7, #7]
 80098a6:	f043 0301 	orr.w	r3, r3, #1
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	71fb      	strb	r3, [r7, #7]

		LedDisplay(&buff);
 80098ae:	1dfb      	adds	r3, r7, #7
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fb faed 	bl	8004e90 <LedDisplay>
		WaitMs(1000);
 80098b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80098ba:	f7fb f927 	bl	8004b0c <WaitMs>
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \n", wall_l.val, wall_ff.val,wall_r.val);
 80098be:	e7b6      	b.n	800982e <CheckSensor+0x46>
 80098c0:	0800df10 	.word	0x0800df10
 80098c4:	2000869c 	.word	0x2000869c
 80098c8:	2000875c 	.word	0x2000875c
 80098cc:	0800df20 	.word	0x0800df20
 80098d0:	200107bc 	.word	0x200107bc
 80098d4:	2000c7a4 	.word	0x2000c7a4
 80098d8:	0800df3c 	.word	0x0800df3c
 80098dc:	2000c64c 	.word	0x2000c64c
 80098e0:	200086b0 	.word	0x200086b0

080098e4 <Tim6WaitUs>:
	center.angle = 0.0f;


}

void Tim6WaitUs(uint16_t us){
 80098e4:	b480      	push	{r7}
 80098e6:	b085      	sub	sp, #20
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	4603      	mov	r3, r0
 80098ec:	80fb      	strh	r3, [r7, #6]
	uint16_t delay = __HAL_TIM_GET_COUNTER(&htim6) + us;
 80098ee:	4b0a      	ldr	r3, [pc, #40]	; (8009918 <Tim6WaitUs+0x34>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	b29a      	uxth	r2, r3
 80098f6:	88fb      	ldrh	r3, [r7, #6]
 80098f8:	4413      	add	r3, r2
 80098fa:	81fb      	strh	r3, [r7, #14]
	while(__HAL_TIM_GET_COUNTER(&htim6) < delay);
 80098fc:	bf00      	nop
 80098fe:	4b06      	ldr	r3, [pc, #24]	; (8009918 <Tim6WaitUs+0x34>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009904:	89fb      	ldrh	r3, [r7, #14]
 8009906:	429a      	cmp	r2, r3
 8009908:	d3f9      	bcc.n	80098fe <Tim6WaitUs+0x1a>

}
 800990a:	bf00      	nop
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	200107bc 	.word	0x200107bc

0800991c <GetEncoderLeft>:

int16_t GetEncoderLeft(void){
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
	int16_t count = 0;
 8009922:	2300      	movs	r3, #0
 8009924:	80fb      	strh	r3, [r7, #6]
	uint16_t enc_val = TIM3->CNT;
 8009926:	4b0d      	ldr	r3, [pc, #52]	; (800995c <GetEncoderLeft+0x40>)
 8009928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992a:	80bb      	strh	r3, [r7, #4]
	TIM3->CNT = 0;
 800992c:	4b0b      	ldr	r3, [pc, #44]	; (800995c <GetEncoderLeft+0x40>)
 800992e:	2200      	movs	r2, #0
 8009930:	625a      	str	r2, [r3, #36]	; 0x24

	if(enc_val > 32767){
 8009932:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009936:	2b00      	cmp	r3, #0
 8009938:	da04      	bge.n	8009944 <GetEncoderLeft+0x28>
		count = (int16_t)(65536 - enc_val);
 800993a:	88bb      	ldrh	r3, [r7, #4]
 800993c:	425b      	negs	r3, r3
 800993e:	b29b      	uxth	r3, r3
 8009940:	80fb      	strh	r3, [r7, #6]
 8009942:	e003      	b.n	800994c <GetEncoderLeft+0x30>
	}else{
		count = -(int16_t)enc_val;
 8009944:	88bb      	ldrh	r3, [r7, #4]
 8009946:	425b      	negs	r3, r3
 8009948:	b29b      	uxth	r3, r3
 800994a:	80fb      	strh	r3, [r7, #6]
	}
	return count;
 800994c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8009950:	4618      	mov	r0, r3
 8009952:	370c      	adds	r7, #12
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr
 800995c:	40000400 	.word	0x40000400

08009960 <GetEncoderRight>:

int16_t GetEncoderRight(void)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
	int16_t count = 0;
 8009966:	2300      	movs	r3, #0
 8009968:	80fb      	strh	r3, [r7, #6]
	uint16_t enc_val = TIM4->CNT;
 800996a:	4b0b      	ldr	r3, [pc, #44]	; (8009998 <GetEncoderRight+0x38>)
 800996c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996e:	80bb      	strh	r3, [r7, #4]
	TIM4->CNT = 0;
 8009970:	4b09      	ldr	r3, [pc, #36]	; (8009998 <GetEncoderRight+0x38>)
 8009972:	2200      	movs	r2, #0
 8009974:	625a      	str	r2, [r3, #36]	; 0x24

	if(enc_val > 32767){
 8009976:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	da02      	bge.n	8009984 <GetEncoderRight+0x24>
		count = -(int16_t)(65536 - enc_val);
 800997e:	88bb      	ldrh	r3, [r7, #4]
 8009980:	80fb      	strh	r3, [r7, #6]
 8009982:	e001      	b.n	8009988 <GetEncoderRight+0x28>
	}else{
		count = (int16_t)enc_val;
 8009984:	88bb      	ldrh	r3, [r7, #4]
 8009986:	80fb      	strh	r3, [r7, #6]
	}

	return count;
 8009988:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 800998c:	4618      	mov	r0, r3
 800998e:	370c      	adds	r7, #12
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	40000800 	.word	0x40000800
 800999c:	00000000 	.word	0x00000000

080099a0 <UpdateGyro>:

void UpdateGyro(void)
{
 80099a0:	b5b0      	push	{r4, r5, r7, lr}
 80099a2:	af00      	add	r7, sp, #0
	center.omega_deg = ReadGyroOmegaZ() - gyro_omega_base;
 80099a4:	f7fb fd2c 	bl	8005400 <ReadGyroOmegaZ>
 80099a8:	eeb0 7a40 	vmov.f32	s14, s0
 80099ac:	4b2c      	ldr	r3, [pc, #176]	; (8009a60 <UpdateGyro+0xc0>)
 80099ae:	edd3 7a00 	vldr	s15, [r3]
 80099b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099b6:	4b2b      	ldr	r3, [pc, #172]	; (8009a64 <UpdateGyro+0xc4>)
 80099b8:	edc3 7a07 	vstr	s15, [r3, #28]
	center.omega_rad = center.omega_deg * KW;
 80099bc:	4b29      	ldr	r3, [pc, #164]	; (8009a64 <UpdateGyro+0xc4>)
 80099be:	edd3 7a07 	vldr	s15, [r3, #28]
 80099c2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009a68 <UpdateGyro+0xc8>
 80099c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80099ca:	4b26      	ldr	r3, [pc, #152]	; (8009a64 <UpdateGyro+0xc4>)
 80099cc:	edc3 7a06 	vstr	s15, [r3, #24]
	center.angle += (center.omega_deg + center.pre_omega_deg) * 0.5 * 0.001;
 80099d0:	4b24      	ldr	r3, [pc, #144]	; (8009a64 <UpdateGyro+0xc4>)
 80099d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7f6 fdb7 	bl	8000548 <__aeabi_f2d>
 80099da:	4604      	mov	r4, r0
 80099dc:	460d      	mov	r5, r1
 80099de:	4b21      	ldr	r3, [pc, #132]	; (8009a64 <UpdateGyro+0xc4>)
 80099e0:	ed93 7a07 	vldr	s14, [r3, #28]
 80099e4:	4b1f      	ldr	r3, [pc, #124]	; (8009a64 <UpdateGyro+0xc4>)
 80099e6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80099ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099ee:	ee17 0a90 	vmov	r0, s15
 80099f2:	f7f6 fda9 	bl	8000548 <__aeabi_f2d>
 80099f6:	f04f 0200 	mov.w	r2, #0
 80099fa:	4b1c      	ldr	r3, [pc, #112]	; (8009a6c <UpdateGyro+0xcc>)
 80099fc:	f7f6 fdfc 	bl	80005f8 <__aeabi_dmul>
 8009a00:	4602      	mov	r2, r0
 8009a02:	460b      	mov	r3, r1
 8009a04:	4610      	mov	r0, r2
 8009a06:	4619      	mov	r1, r3
 8009a08:	a313      	add	r3, pc, #76	; (adr r3, 8009a58 <UpdateGyro+0xb8>)
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	f7f6 fdf3 	bl	80005f8 <__aeabi_dmul>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	4620      	mov	r0, r4
 8009a18:	4629      	mov	r1, r5
 8009a1a:	f7f6 fc37 	bl	800028c <__adddf3>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	460c      	mov	r4, r1
 8009a22:	4618      	mov	r0, r3
 8009a24:	4621      	mov	r1, r4
 8009a26:	f7f7 f8bf 	bl	8000ba8 <__aeabi_d2f>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	4b0d      	ldr	r3, [pc, #52]	; (8009a64 <UpdateGyro+0xc4>)
 8009a2e:	639a      	str	r2, [r3, #56]	; 0x38
	center.pre_omega_deg = center.omega_deg;
 8009a30:	4b0c      	ldr	r3, [pc, #48]	; (8009a64 <UpdateGyro+0xc4>)
 8009a32:	69db      	ldr	r3, [r3, #28]
 8009a34:	4a0b      	ldr	r2, [pc, #44]	; (8009a64 <UpdateGyro+0xc4>)
 8009a36:	62d3      	str	r3, [r2, #44]	; 0x2c


	center.accel = ReadGyroAccelX() - gyro_accel_base;
 8009a38:	f7fb fd08 	bl	800544c <ReadGyroAccelX>
 8009a3c:	eeb0 7a40 	vmov.f32	s14, s0
 8009a40:	4b0b      	ldr	r3, [pc, #44]	; (8009a70 <UpdateGyro+0xd0>)
 8009a42:	edd3 7a00 	vldr	s15, [r3]
 8009a46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a4a:	4b06      	ldr	r3, [pc, #24]	; (8009a64 <UpdateGyro+0xc4>)
 8009a4c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8009a50:	bf00      	nop
 8009a52:	bdb0      	pop	{r4, r5, r7, pc}
 8009a54:	f3af 8000 	nop.w
 8009a58:	d2f1a9fc 	.word	0xd2f1a9fc
 8009a5c:	3f50624d 	.word	0x3f50624d
 8009a60:	2000c660 	.word	0x2000c660
 8009a64:	200086c4 	.word	0x200086c4
 8009a68:	3c8ede55 	.word	0x3c8ede55
 8009a6c:	3fe00000 	.word	0x3fe00000
 8009a70:	20008774 	.word	0x20008774

08009a74 <UpdateEncoder>:


void UpdateEncoder(void)
{
 8009a74:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009a78:	af00      	add	r7, sp, #0
	encoder_r.pulse = GetEncoderRight();
 8009a7a:	f7ff ff71 	bl	8009960 <GetEncoderRight>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	461a      	mov	r2, r3
 8009a82:	4b45      	ldr	r3, [pc, #276]	; (8009b98 <UpdateEncoder+0x124>)
 8009a84:	801a      	strh	r2, [r3, #0]
	encoder_l.pulse = GetEncoderLeft();
 8009a86:	f7ff ff49 	bl	800991c <GetEncoderLeft>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4b43      	ldr	r3, [pc, #268]	; (8009b9c <UpdateEncoder+0x128>)
 8009a90:	801a      	strh	r2, [r3, #0]

	encoder_r.sum += encoder_r.pulse;
 8009a92:	4b41      	ldr	r3, [pc, #260]	; (8009b98 <UpdateEncoder+0x124>)
 8009a94:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009a98:	4b3f      	ldr	r3, [pc, #252]	; (8009b98 <UpdateEncoder+0x124>)
 8009a9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009a9e:	fa0f fb83 	sxth.w	fp, r3
 8009aa2:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8009aa6:	eb1b 0301 	adds.w	r3, fp, r1
 8009aaa:	eb4c 0402 	adc.w	r4, ip, r2
 8009aae:	4a3a      	ldr	r2, [pc, #232]	; (8009b98 <UpdateEncoder+0x124>)
 8009ab0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_l.sum += encoder_l.pulse;
 8009ab4:	4b39      	ldr	r3, [pc, #228]	; (8009b9c <UpdateEncoder+0x128>)
 8009ab6:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009aba:	4b38      	ldr	r3, [pc, #224]	; (8009b9c <UpdateEncoder+0x128>)
 8009abc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ac0:	fa0f fb83 	sxth.w	fp, r3
 8009ac4:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8009ac8:	eb1b 0301 	adds.w	r3, fp, r1
 8009acc:	eb4c 0402 	adc.w	r4, ip, r2
 8009ad0:	4a32      	ldr	r2, [pc, #200]	; (8009b9c <UpdateEncoder+0x128>)
 8009ad2:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_r.distance = Kxr * encoder_r.sum;
 8009ad6:	4b30      	ldr	r3, [pc, #192]	; (8009b98 <UpdateEncoder+0x124>)
 8009ad8:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8009adc:	4618      	mov	r0, r3
 8009ade:	4621      	mov	r1, r4
 8009ae0:	f7f7 f982 	bl	8000de8 <__aeabi_l2f>
 8009ae4:	ee07 0a10 	vmov	s14, r0
 8009ae8:	4b2d      	ldr	r3, [pc, #180]	; (8009ba0 <UpdateEncoder+0x12c>)
 8009aea:	edd3 7a00 	vldr	s15, [r3]
 8009aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009af2:	4b29      	ldr	r3, [pc, #164]	; (8009b98 <UpdateEncoder+0x124>)
 8009af4:	edc3 7a04 	vstr	s15, [r3, #16]
	encoder_l.distance = Kxr * encoder_l.sum;
 8009af8:	4b28      	ldr	r3, [pc, #160]	; (8009b9c <UpdateEncoder+0x128>)
 8009afa:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8009afe:	4618      	mov	r0, r3
 8009b00:	4621      	mov	r1, r4
 8009b02:	f7f7 f971 	bl	8000de8 <__aeabi_l2f>
 8009b06:	ee07 0a10 	vmov	s14, r0
 8009b0a:	4b25      	ldr	r3, [pc, #148]	; (8009ba0 <UpdateEncoder+0x12c>)
 8009b0c:	edd3 7a00 	vldr	s15, [r3]
 8009b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b14:	4b21      	ldr	r3, [pc, #132]	; (8009b9c <UpdateEncoder+0x128>)
 8009b16:	edc3 7a04 	vstr	s15, [r3, #16]

	encoder_r.velocity = Kxr * (float)encoder_r.pulse;
 8009b1a:	4b1f      	ldr	r3, [pc, #124]	; (8009b98 <UpdateEncoder+0x124>)
 8009b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b20:	ee07 3a90 	vmov	s15, r3
 8009b24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b28:	4b1d      	ldr	r3, [pc, #116]	; (8009ba0 <UpdateEncoder+0x12c>)
 8009b2a:	edd3 7a00 	vldr	s15, [r3]
 8009b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b32:	4b19      	ldr	r3, [pc, #100]	; (8009b98 <UpdateEncoder+0x124>)
 8009b34:	edc3 7a05 	vstr	s15, [r3, #20]
	encoder_l.velocity = Kxr * (float)encoder_l.pulse;
 8009b38:	4b18      	ldr	r3, [pc, #96]	; (8009b9c <UpdateEncoder+0x128>)
 8009b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b3e:	ee07 3a90 	vmov	s15, r3
 8009b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b46:	4b16      	ldr	r3, [pc, #88]	; (8009ba0 <UpdateEncoder+0x12c>)
 8009b48:	edd3 7a00 	vldr	s15, [r3]
 8009b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b50:	4b12      	ldr	r3, [pc, #72]	; (8009b9c <UpdateEncoder+0x128>)
 8009b52:	edc3 7a05 	vstr	s15, [r3, #20]

	center.distance = (encoder_r.distance + encoder_l.distance) * 0.5;
 8009b56:	4b10      	ldr	r3, [pc, #64]	; (8009b98 <UpdateEncoder+0x124>)
 8009b58:	ed93 7a04 	vldr	s14, [r3, #16]
 8009b5c:	4b0f      	ldr	r3, [pc, #60]	; (8009b9c <UpdateEncoder+0x128>)
 8009b5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8009b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b66:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009b6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b6e:	4b0d      	ldr	r3, [pc, #52]	; (8009ba4 <UpdateEncoder+0x130>)
 8009b70:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	center.velocity = (encoder_r.velocity + encoder_l.velocity) * 0.5;
 8009b74:	4b08      	ldr	r3, [pc, #32]	; (8009b98 <UpdateEncoder+0x124>)
 8009b76:	ed93 7a05 	vldr	s14, [r3, #20]
 8009b7a:	4b08      	ldr	r3, [pc, #32]	; (8009b9c <UpdateEncoder+0x128>)
 8009b7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8009b80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b84:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b8c:	4b05      	ldr	r3, [pc, #20]	; (8009ba4 <UpdateEncoder+0x130>)
 8009b8e:	edc3 7a00 	vstr	s15, [r3]

}
 8009b92:	bf00      	nop
 8009b94:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009b98:	20010638 	.word	0x20010638
 8009b9c:	20008740 	.word	0x20008740
 8009ba0:	20008770 	.word	0x20008770
 8009ba4:	200086c4 	.word	0x200086c4

08009ba8 <GetADC>:
int GetADC(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b086      	sub	sp, #24
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 8009bb2:	f107 0308 	add.w	r3, r7, #8
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	601a      	str	r2, [r3, #0]
 8009bba:	605a      	str	r2, [r3, #4]
 8009bbc:	609a      	str	r2, [r3, #8]
 8009bbe:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	613b      	str	r3, [r7, #16]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 8009bcc:	f107 0308 	add.w	r3, r7, #8
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f7f7 fcf6 	bl	80015c4 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7f7 fb9b 	bl	8001314 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);
 8009bde:	2164      	movs	r1, #100	; 0x64
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f7f7 fc5d 	bl	80014a0 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f7f7 fcde 	bl	80015a8 <HAL_ADC_GetValue>
 8009bec:	4603      	mov	r3, r0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3718      	adds	r7, #24
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
	...

08009bf8 <GetControlBaseValue>:

void GetControlBaseValue()
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	af00      	add	r7, sp, #0
	DisableMotor();
 8009bfc:	f7fc fec2 	bl	8006984 <DisableMotor>
	StartTimer();
 8009c00:	f7ff fdb8 	bl	8009774 <StartTimer>
	HAL_Delay(100);
 8009c04:	2064      	movs	r0, #100	; 0x64
 8009c06:	f7f7 fb1f 	bl	8001248 <HAL_Delay>
	wall_r.base = wall_r.val;
 8009c0a:	4b06      	ldr	r3, [pc, #24]	; (8009c24 <GetControlBaseValue+0x2c>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	b21a      	sxth	r2, r3
 8009c10:	4b04      	ldr	r3, [pc, #16]	; (8009c24 <GetControlBaseValue+0x2c>)
 8009c12:	809a      	strh	r2, [r3, #4]
	wall_l.base = wall_l.val;
 8009c14:	4b04      	ldr	r3, [pc, #16]	; (8009c28 <GetControlBaseValue+0x30>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	b21a      	sxth	r2, r3
 8009c1a:	4b03      	ldr	r3, [pc, #12]	; (8009c28 <GetControlBaseValue+0x30>)
 8009c1c:	809a      	strh	r2, [r3, #4]
}
 8009c1e:	bf00      	nop
 8009c20:	bd80      	pop	{r7, pc}
 8009c22:	bf00      	nop
 8009c24:	2000869c 	.word	0x2000869c
 8009c28:	2000875c 	.word	0x2000875c

08009c2c <WallStructureInit>:

void WallStructureInit(wall_sensor *instance)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
	instance->base = 0;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	809a      	strh	r2, [r3, #4]
	instance->dif = 0;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	80da      	strh	r2, [r3, #6]
	instance->diff = 0;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2200      	movs	r2, #0
 8009c44:	815a      	strh	r2, [r3, #10]
	instance->out = 0.0f;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f04f 0200 	mov.w	r2, #0
 8009c4c:	60da      	str	r2, [r3, #12]
	instance->pre = 0;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	811a      	strh	r2, [r3, #8]
	instance->threshold = 0;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	821a      	strh	r2, [r3, #16]
	instance->val = 0;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	601a      	str	r2, [r3, #0]
}
 8009c60:	bf00      	nop
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <CenterStructureInit>:

void CenterStructureInit(gravity *instance)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
	instance->velocity = 0;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f04f 0200 	mov.w	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]
	instance->velocity_dir = 0;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	751a      	strb	r2, [r3, #20]
	instance->vel_target = 0;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f04f 0200 	mov.w	r2, #0
 8009c88:	605a      	str	r2, [r3, #4]
	instance->omega_deg = 0.0f;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f04f 0200 	mov.w	r2, #0
 8009c90:	61da      	str	r2, [r3, #28]
	instance->omega_target = 0.0f;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f04f 0200 	mov.w	r2, #0
 8009c98:	621a      	str	r2, [r3, #32]
	instance->pre_omega_deg = 0.0f;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f04f 0200 	mov.w	r2, #0
 8009ca0:	62da      	str	r2, [r3, #44]	; 0x2c
	instance->omega_rad = 0.0f;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f04f 0200 	mov.w	r2, #0
 8009ca8:	619a      	str	r2, [r3, #24]
	instance->omega_dir = 0;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	instance->distance = 0.0f;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f04f 0200 	mov.w	r2, #0
 8009cb8:	635a      	str	r2, [r3, #52]	; 0x34
	instance->angle = 0.0f;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f04f 0200 	mov.w	r2, #0
 8009cc0:	639a      	str	r2, [r3, #56]	; 0x38
	instance->pre_angle = 0.0f;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f04f 0200 	mov.w	r2, #0
 8009cc8:	63da      	str	r2, [r3, #60]	; 0x3c
	instance->angle_target = 0.0f;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f04f 0200 	mov.w	r2, #0
 8009cd0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009cd2:	bf00      	nop
 8009cd4:	370c      	adds	r7, #12
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr

08009cde <EncoderStructureInit>:

void EncoderStructureInit(encoder *instance){
 8009cde:	b490      	push	{r4, r7}
 8009ce0:	b082      	sub	sp, #8
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
	instance->pulse = 0;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	801a      	strh	r2, [r3, #0]
	instance->dif = 0;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	805a      	strh	r2, [r3, #2]
	instance->sum = 0;
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	f04f 0300 	mov.w	r3, #0
 8009cf8:	f04f 0400 	mov.w	r4, #0
 8009cfc:	e9c2 3402 	strd	r3, r4, [r2, #8]
	instance->distance = 0;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f04f 0200 	mov.w	r2, #0
 8009d06:	611a      	str	r2, [r3, #16]
	instance->velocity = 0.0f;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f04f 0200 	mov.w	r2, #0
 8009d0e:	615a      	str	r2, [r3, #20]
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bc90      	pop	{r4, r7}
 8009d18:	4770      	bx	lr
	...

08009d1c <UtsutsuSystem>:
#include <Mouse/global.h>
#include"tim.h"

void UtsutsuSystem()
{
 8009d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d20:	b08e      	sub	sp, #56	; 0x38
 8009d22:	af06      	add	r7, sp, #24
	uint8_t mode = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	777b      	strb	r3, [r7, #29]
	uint16_t i = 0;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	83fb      	strh	r3, [r7, #30]
	TIM_OC_InitTypeDef sConfigOC;

	DisableMotor();
 8009d2c:	f7fc fe2a 	bl	8006984 <DisableMotor>

	MelodySummer();
 8009d30:	f7fe fcb0 	bl	8008694 <MelodySummer>
//	StartWaiting();

	GyroInit();
 8009d34:	f7fb fae6 	bl	8005304 <GyroInit>
	VariableInit();
 8009d38:	f7fd f850 	bl	8006ddc <VariableInit>
	CheckBattery();
 8009d3c:	f7fb f910 	bl	8004f60 <CheckBattery>
	MF.FLAG.SEARCH = 1;
 8009d40:	4abd      	ldr	r2, [pc, #756]	; (800a038 <UtsutsuSystem+0x31c>)
 8009d42:	7813      	ldrb	r3, [r2, #0]
 8009d44:	f043 0304 	orr.w	r3, r3, #4
 8009d48:	7013      	strb	r3, [r2, #0]
	DriveAccel(SET_MM+ONE_MM);
	utsutsu_time = 0;
	BigSlalomR90();
	HalfSectionDecel();

*/	StopTimer();
 8009d4a:	f7ff fd35 	bl	80097b8 <StopTimer>
	DisableMotor();
 8009d4e:	f7fc fe19 	bl	8006984 <DisableMotor>

	printf("----Start Utsutsu System----\n");
 8009d52:	48ba      	ldr	r0, [pc, #744]	; (800a03c <UtsutsuSystem+0x320>)
 8009d54:	f002 f83c 	bl	800bdd0 <puts>

	while(1){

	  ModeSelect(&mode);
 8009d58:	f107 031d 	add.w	r3, r7, #29
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fa fee1 	bl	8004b24 <ModeSelect>
	  WaitMs(500);
 8009d62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009d66:	f7fa fed1 	bl	8004b0c <WaitMs>
	  //----mode action----
	  switch(mode)
 8009d6a:	7f7b      	ldrb	r3, [r7, #29]
 8009d6c:	2b0e      	cmp	r3, #14
 8009d6e:	f200 81c7 	bhi.w	800a100 <UtsutsuSystem+0x3e4>
 8009d72:	a201      	add	r2, pc, #4	; (adr r2, 8009d78 <UtsutsuSystem+0x5c>)
 8009d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d78:	08009db5 	.word	0x08009db5
 8009d7c:	08009e3d 	.word	0x08009e3d
 8009d80:	08009e7f 	.word	0x08009e7f
 8009d84:	08009ec9 	.word	0x08009ec9
 8009d88:	08009ee9 	.word	0x08009ee9
 8009d8c:	08009f35 	.word	0x08009f35
 8009d90:	08009f7b 	.word	0x08009f7b
 8009d94:	08009fc1 	.word	0x08009fc1
 8009d98:	0800a101 	.word	0x0800a101
 8009d9c:	0800a101 	.word	0x0800a101
 8009da0:	08009ff9 	.word	0x08009ff9
 8009da4:	0800a00f 	.word	0x0800a00f
 8009da8:	0800a025 	.word	0x0800a025
 8009dac:	0800a081 	.word	0x0800a081
 8009db0:	0800a0e3 	.word	0x0800a0e3
	  {
	  	  //----log Transmit----
	  	  case 0:
			printf("START\r\n");
 8009db4:	48a2      	ldr	r0, [pc, #648]	; (800a040 <UtsutsuSystem+0x324>)
 8009db6:	f002 f80b 	bl	800bdd0 <puts>
			for(i=0;i<MEMORY;i++){
 8009dba:	2300      	movs	r3, #0
 8009dbc:	83fb      	strh	r3, [r7, #30]
 8009dbe:	e035      	b.n	8009e2c <UtsutsuSystem+0x110>
				printf("%4lf, %4lf, %4lf, %4lf\n",test1[i],test2[i],test3[i],test4[i]);
 8009dc0:	8bfb      	ldrh	r3, [r7, #30]
 8009dc2:	4aa0      	ldr	r2, [pc, #640]	; (800a044 <UtsutsuSystem+0x328>)
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	4413      	add	r3, r2
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7f6 fbbc 	bl	8000548 <__aeabi_f2d>
 8009dd0:	4682      	mov	sl, r0
 8009dd2:	468b      	mov	fp, r1
 8009dd4:	8bfb      	ldrh	r3, [r7, #30]
 8009dd6:	4a9c      	ldr	r2, [pc, #624]	; (800a048 <UtsutsuSystem+0x32c>)
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	4413      	add	r3, r2
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7f6 fbb2 	bl	8000548 <__aeabi_f2d>
 8009de4:	4604      	mov	r4, r0
 8009de6:	460d      	mov	r5, r1
 8009de8:	8bfb      	ldrh	r3, [r7, #30]
 8009dea:	4a98      	ldr	r2, [pc, #608]	; (800a04c <UtsutsuSystem+0x330>)
 8009dec:	009b      	lsls	r3, r3, #2
 8009dee:	4413      	add	r3, r2
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4618      	mov	r0, r3
 8009df4:	f7f6 fba8 	bl	8000548 <__aeabi_f2d>
 8009df8:	4680      	mov	r8, r0
 8009dfa:	4689      	mov	r9, r1
 8009dfc:	8bfb      	ldrh	r3, [r7, #30]
 8009dfe:	4a94      	ldr	r2, [pc, #592]	; (800a050 <UtsutsuSystem+0x334>)
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7f6 fb9e 	bl	8000548 <__aeabi_f2d>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e14:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009e18:	e9cd 4500 	strd	r4, r5, [sp]
 8009e1c:	4652      	mov	r2, sl
 8009e1e:	465b      	mov	r3, fp
 8009e20:	488c      	ldr	r0, [pc, #560]	; (800a054 <UtsutsuSystem+0x338>)
 8009e22:	f001 ff4d 	bl	800bcc0 <iprintf>
			for(i=0;i<MEMORY;i++){
 8009e26:	8bfb      	ldrh	r3, [r7, #30]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	83fb      	strh	r3, [r7, #30]
 8009e2c:	8bfb      	ldrh	r3, [r7, #30]
 8009e2e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8009e32:	d3c5      	bcc.n	8009dc0 <UtsutsuSystem+0xa4>
			}
			printf("ALL\r\n");
 8009e34:	4888      	ldr	r0, [pc, #544]	; (800a058 <UtsutsuSystem+0x33c>)
 8009e36:	f001 ffcb 	bl	800bdd0 <puts>
			break;
 8009e3a:	e16c      	b.n	800a116 <UtsutsuSystem+0x3fa>

		  //----Search Mode for One Section Running----
	  	  case 1:
			goal_x = GOAL_X;
 8009e3c:	4b87      	ldr	r3, [pc, #540]	; (800a05c <UtsutsuSystem+0x340>)
 8009e3e:	2203      	movs	r2, #3
 8009e40:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009e42:	4b87      	ldr	r3, [pc, #540]	; (800a060 <UtsutsuSystem+0x344>)
 8009e44:	2200      	movs	r2, #0
 8009e46:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8009e48:	f7fa fef6 	bl	8004c38 <StartWaiting>
			FirstAction();
 8009e4c:	f7fa ff44 	bl	8004cd8 <FirstAction>
			SearchOneSection(GOAL_LENGTH);
 8009e50:	2001      	movs	r0, #1
 8009e52:	f7fe fe1f 	bl	8008a94 <SearchOneSection>
			goal_x = goal_y = 0;
 8009e56:	4b82      	ldr	r3, [pc, #520]	; (800a060 <UtsutsuSystem+0x344>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	801a      	strh	r2, [r3, #0]
 8009e5c:	4b80      	ldr	r3, [pc, #512]	; (800a060 <UtsutsuSystem+0x344>)
 8009e5e:	881a      	ldrh	r2, [r3, #0]
 8009e60:	4b7e      	ldr	r3, [pc, #504]	; (800a05c <UtsutsuSystem+0x340>)
 8009e62:	801a      	strh	r2, [r3, #0]
			WaitMs(100);
 8009e64:	2064      	movs	r0, #100	; 0x64
 8009e66:	f7fa fe51 	bl	8004b0c <WaitMs>
			SearchOneSection(RETURN_GOAL_LENGTH);
 8009e6a:	2001      	movs	r0, #1
 8009e6c:	f7fe fe12 	bl	8008a94 <SearchOneSection>

			goal_x = GOAL_X;
 8009e70:	4b7a      	ldr	r3, [pc, #488]	; (800a05c <UtsutsuSystem+0x340>)
 8009e72:	2203      	movs	r2, #3
 8009e74:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009e76:	4b7a      	ldr	r3, [pc, #488]	; (800a060 <UtsutsuSystem+0x344>)
 8009e78:	2200      	movs	r2, #0
 8009e7a:	801a      	strh	r2, [r3, #0]
			break;
 8009e7c:	e14b      	b.n	800a116 <UtsutsuSystem+0x3fa>

			//----Search Mode for Continuous Running----
	  	  case 2:
			goal_x = GOAL_X;
 8009e7e:	4b77      	ldr	r3, [pc, #476]	; (800a05c <UtsutsuSystem+0x340>)
 8009e80:	2203      	movs	r2, #3
 8009e82:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009e84:	4b76      	ldr	r3, [pc, #472]	; (800a060 <UtsutsuSystem+0x344>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8009e8a:	f7fa fed5 	bl	8004c38 <StartWaiting>
			FirstAction();
 8009e8e:	f7fa ff23 	bl	8004cd8 <FirstAction>

			SearchContinuous(GOAL_LENGTH);
 8009e92:	2001      	movs	r0, #1
 8009e94:	f7fe fe88 	bl	8008ba8 <SearchContinuous>
			goal_x = goal_y = 0;
 8009e98:	4b71      	ldr	r3, [pc, #452]	; (800a060 <UtsutsuSystem+0x344>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	801a      	strh	r2, [r3, #0]
 8009e9e:	4b70      	ldr	r3, [pc, #448]	; (800a060 <UtsutsuSystem+0x344>)
 8009ea0:	881a      	ldrh	r2, [r3, #0]
 8009ea2:	4b6e      	ldr	r3, [pc, #440]	; (800a05c <UtsutsuSystem+0x340>)
 8009ea4:	801a      	strh	r2, [r3, #0]
			SearchContinuous(RETURN_GOAL_LENGTH);
 8009ea6:	2001      	movs	r0, #1
 8009ea8:	f7fe fe7e 	bl	8008ba8 <SearchContinuous>
			goal_x = GOAL_X;
 8009eac:	4b6b      	ldr	r3, [pc, #428]	; (800a05c <UtsutsuSystem+0x340>)
 8009eae:	2203      	movs	r2, #3
 8009eb0:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009eb2:	4b6b      	ldr	r3, [pc, #428]	; (800a060 <UtsutsuSystem+0x344>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	801a      	strh	r2, [r3, #0]

			Spin180();
 8009eb8:	f7fb fda4 	bl	8005a04 <Spin180>
			StopTimer();
 8009ebc:	f7ff fc7c 	bl	80097b8 <StopTimer>
			UpdateDirection(DIR_SPIN_180);
 8009ec0:	2002      	movs	r0, #2
 8009ec2:	f7fe f879 	bl	8007fb8 <UpdateDirection>
			break;
 8009ec6:	e126      	b.n	800a116 <UtsutsuSystem+0x3fa>

	  	  case 3:
			goal_x = GOAL_X;
 8009ec8:	4b64      	ldr	r3, [pc, #400]	; (800a05c <UtsutsuSystem+0x340>)
 8009eca:	2203      	movs	r2, #3
 8009ecc:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009ece:	4b64      	ldr	r3, [pc, #400]	; (800a060 <UtsutsuSystem+0x344>)
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	801a      	strh	r2, [r3, #0]

	  		MakeStepMap(GOAL_LENGTH);
 8009ed4:	2001      	movs	r0, #1
 8009ed6:	f7fe f887 	bl	8007fe8 <MakeStepMap>
	  		MakeRoute_NESW();
 8009eda:	f7fe f9b3 	bl	8008244 <MakeRoute_NESW>

	  		MakePass();
 8009ede:	f7ff f8bb 	bl	8009058 <MakePass>
	  		ShowPass();
 8009ee2:	f7ff fb71 	bl	80095c8 <ShowPass>

	  		break;
 8009ee6:	e116      	b.n	800a116 <UtsutsuSystem+0x3fa>

	  	  case 4:
	  		MelodyKurenai();
 8009ee8:	f7fe fd08 	bl	80088fc <MelodyKurenai>
			goal_x = GOAL_X;
 8009eec:	4b5b      	ldr	r3, [pc, #364]	; (800a05c <UtsutsuSystem+0x340>)
 8009eee:	2203      	movs	r2, #3
 8009ef0:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009ef2:	4b5b      	ldr	r3, [pc, #364]	; (800a060 <UtsutsuSystem+0x344>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8009ef8:	f7fa fe9e 	bl	8004c38 <StartWaiting>
			FirstAction();
 8009efc:	f7fa feec 	bl	8004cd8 <FirstAction>

			SearchSlalom(GOAL_LENGTH);
 8009f00:	2001      	movs	r0, #1
 8009f02:	f7fe ff51 	bl	8008da8 <SearchSlalom>
			goal_x = 0;
 8009f06:	4b55      	ldr	r3, [pc, #340]	; (800a05c <UtsutsuSystem+0x340>)
 8009f08:	2200      	movs	r2, #0
 8009f0a:	801a      	strh	r2, [r3, #0]
			goal_y = 0;
 8009f0c:	4b54      	ldr	r3, [pc, #336]	; (800a060 <UtsutsuSystem+0x344>)
 8009f0e:	2200      	movs	r2, #0
 8009f10:	801a      	strh	r2, [r3, #0]
			SearchSlalom(RETURN_GOAL_LENGTH);
 8009f12:	2001      	movs	r0, #1
 8009f14:	f7fe ff48 	bl	8008da8 <SearchSlalom>
			goal_x = GOAL_X;
 8009f18:	4b50      	ldr	r3, [pc, #320]	; (800a05c <UtsutsuSystem+0x340>)
 8009f1a:	2203      	movs	r2, #3
 8009f1c:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009f1e:	4b50      	ldr	r3, [pc, #320]	; (800a060 <UtsutsuSystem+0x344>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	801a      	strh	r2, [r3, #0]

			Spin180();									//180
 8009f24:	f7fb fd6e 	bl	8005a04 <Spin180>
			UpdateDirection(DIR_SPIN_180);
 8009f28:	2002      	movs	r0, #2
 8009f2a:	f7fe f845 	bl	8007fb8 <UpdateDirection>
			StopTimer();
 8009f2e:	f7ff fc43 	bl	80097b8 <StopTimer>

			break;
 8009f32:	e0f0      	b.n	800a116 <UtsutsuSystem+0x3fa>
			//////////////////////////////////

		case 5:
			MelodyNatsumatsuri();
 8009f34:	f7fe fcb6 	bl	80088a4 <MelodyNatsumatsuri>

			SetParams(&params_short1);
 8009f38:	484a      	ldr	r0, [pc, #296]	; (800a064 <UtsutsuSystem+0x348>)
 8009f3a:	f7fa fee9 	bl	8004d10 <SetParams>
			SetGain(&gain_short1);
 8009f3e:	484a      	ldr	r0, [pc, #296]	; (800a068 <UtsutsuSystem+0x34c>)
 8009f40:	f7fa ff5e 	bl	8004e00 <SetGain>

			goal_x = GOAL_X;
 8009f44:	4b45      	ldr	r3, [pc, #276]	; (800a05c <UtsutsuSystem+0x340>)
 8009f46:	2203      	movs	r2, #3
 8009f48:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009f4a:	4b45      	ldr	r3, [pc, #276]	; (800a060 <UtsutsuSystem+0x344>)
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	801a      	strh	r2, [r3, #0]

			MakeStepMap(GOAL_LENGTH);						//
 8009f50:	2001      	movs	r0, #1
 8009f52:	f7fe f849 	bl	8007fe8 <MakeStepMap>
			MakeRoute_NESW();
 8009f56:	f7fe f975 	bl	8008244 <MakeRoute_NESW>
			MakePass();
 8009f5a:	f7ff f87d 	bl	8009058 <MakePass>
//			ShowPass();

			StartWaiting();
 8009f5e:	f7fa fe6b 	bl	8004c38 <StartWaiting>
			FirstAction();
 8009f62:	f7fa feb9 	bl	8004cd8 <FirstAction>
			GyroInit();
 8009f66:	f7fb f9cd 	bl	8005304 <GyroInit>
			SetMotionDirection(FORWARD);
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	f7fc fca6 	bl	80068bc <SetMotionDirection>
			StartTimer();
 8009f70:	f7ff fc00 	bl	8009774 <StartTimer>
			ReadPass();
 8009f74:	f7ff fa6e 	bl	8009454 <ReadPass>
			break;
 8009f78:	e0cd      	b.n	800a116 <UtsutsuSystem+0x3fa>

		case 6:
			MelodyYamato();
 8009f7a:	f7fe fcfa 	bl	8008972 <MelodyYamato>

			SetParams(&params_short2);
 8009f7e:	483b      	ldr	r0, [pc, #236]	; (800a06c <UtsutsuSystem+0x350>)
 8009f80:	f7fa fec6 	bl	8004d10 <SetParams>
			SetGain(&gain_short2);
 8009f84:	483a      	ldr	r0, [pc, #232]	; (800a070 <UtsutsuSystem+0x354>)
 8009f86:	f7fa ff3b 	bl	8004e00 <SetGain>

			goal_x = GOAL_X;
 8009f8a:	4b34      	ldr	r3, [pc, #208]	; (800a05c <UtsutsuSystem+0x340>)
 8009f8c:	2203      	movs	r2, #3
 8009f8e:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8009f90:	4b33      	ldr	r3, [pc, #204]	; (800a060 <UtsutsuSystem+0x344>)
 8009f92:	2200      	movs	r2, #0
 8009f94:	801a      	strh	r2, [r3, #0]

			MakeStepMap(GOAL_LENGTH);						//
 8009f96:	2001      	movs	r0, #1
 8009f98:	f7fe f826 	bl	8007fe8 <MakeStepMap>
			MakeRoute_NESW();
 8009f9c:	f7fe f952 	bl	8008244 <MakeRoute_NESW>
			MakePass();
 8009fa0:	f7ff f85a 	bl	8009058 <MakePass>

			StartWaiting();
 8009fa4:	f7fa fe48 	bl	8004c38 <StartWaiting>
			FirstAction();
 8009fa8:	f7fa fe96 	bl	8004cd8 <FirstAction>
			GyroInit();
 8009fac:	f7fb f9aa 	bl	8005304 <GyroInit>
			SetMotionDirection(FORWARD);
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	f7fc fc83 	bl	80068bc <SetMotionDirection>
			StartTimer();
 8009fb6:	f7ff fbdd 	bl	8009774 <StartTimer>

			ReadPass();
 8009fba:	f7ff fa4b 	bl	8009454 <ReadPass>

			break;
 8009fbe:	e0aa      	b.n	800a116 <UtsutsuSystem+0x3fa>

		case 7:
			sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009fc0:	2360      	movs	r3, #96	; 0x60
 8009fc2:	603b      	str	r3, [r7, #0]
			sConfigOC.Pulse = (uint16_t)(1000 * 0.50f);
 8009fc4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009fc8:	607b      	str	r3, [r7, #4]

			sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	60bb      	str	r3, [r7, #8]
			sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60fb      	str	r3, [r7, #12]
			sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	613b      	str	r3, [r7, #16]
			sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	617b      	str	r3, [r7, #20]
			sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	61bb      	str	r3, [r7, #24]

			HAL_TIM_PWM_ConfigChannel(&htim11,&sConfigOC,TIM_CHANNEL_1);
 8009fde:	463b      	mov	r3, r7
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	4823      	ldr	r0, [pc, #140]	; (800a074 <UtsutsuSystem+0x358>)
 8009fe6:	f7f9 fcf7 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>

			StartWaiting();
 8009fea:	f7fa fe25 	bl	8004c38 <StartWaiting>

			HAL_TIM_PWM_Start(&htim11,TIM_CHANNEL_1);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	4820      	ldr	r0, [pc, #128]	; (800a074 <UtsutsuSystem+0x358>)
 8009ff2:	f7f9 fa43 	bl	800347c <HAL_TIM_PWM_Start>

			while(1);
 8009ff6:	e7fe      	b.n	8009ff6 <UtsutsuSystem+0x2da>

			break;


		case 10:
			printf("Wall Data Output\n");
 8009ff8:	481f      	ldr	r0, [pc, #124]	; (800a078 <UtsutsuSystem+0x35c>)
 8009ffa:	f001 fee9 	bl	800bdd0 <puts>
			ConvertMapIntoWall();
 8009ffe:	f7fe fa57 	bl	80084b0 <ConvertMapIntoWall>
			PrintWallData();
 800a002:	f7fe faad 	bl	8008560 <PrintWallData>
			printf("Output Finish\n");
 800a006:	481d      	ldr	r0, [pc, #116]	; (800a07c <UtsutsuSystem+0x360>)
 800a008:	f001 fee2 	bl	800bdd0 <puts>
			break;
 800a00c:	e083      	b.n	800a116 <UtsutsuSystem+0x3fa>

		case 11:
			MelodyRayearth();
 800a00e:	f7fe fb6e 	bl	80086ee <MelodyRayearth>

		    DriveTest(&mode);
 800a012:	f107 031d 	add.w	r3, r7, #29
 800a016:	4618      	mov	r0, r3
 800a018:	f7fc fcf0 	bl	80069fc <DriveTest>
			WaitMs(100);
 800a01c:	2064      	movs	r0, #100	; 0x64
 800a01e:	f7fa fd75 	bl	8004b0c <WaitMs>
			break;
 800a022:	e078      	b.n	800a116 <UtsutsuSystem+0x3fa>

		case 12:
			StartWaiting();
 800a024:	f7fa fe08 	bl	8004c38 <StartWaiting>
			GyroInit();
 800a028:	f7fb f96c 	bl	8005304 <GyroInit>
			EncoderGyroTest();
 800a02c:	f7ff fb4e 	bl	80096cc <EncoderGyroTest>
			WaitMs(100);
 800a030:	2064      	movs	r0, #100	; 0x64
 800a032:	f7fa fd6b 	bl	8004b0c <WaitMs>
			break;
 800a036:	e06e      	b.n	800a116 <UtsutsuSystem+0x3fa>
 800a038:	20010650 	.word	0x20010650
 800a03c:	0800df5c 	.word	0x0800df5c
 800a040:	0800df7c 	.word	0x0800df7c
 800a044:	2000093c 	.word	0x2000093c
 800a048:	200087cc 	.word	0x200087cc
 800a04c:	2000c7b8 	.word	0x2000c7b8
 800a050:	20004818 	.word	0x20004818
 800a054:	0800df84 	.word	0x0800df84
 800a058:	0800df9c 	.word	0x0800df9c
 800a05c:	2000875a 	.word	0x2000875a
 800a060:	20008698 	.word	0x20008698
 800a064:	200047e4 	.word	0x200047e4
 800a068:	2000c664 	.word	0x2000c664
 800a06c:	20000904 	.word	0x20000904
 800a070:	200047bc 	.word	0x200047bc
 800a074:	2001077c 	.word	0x2001077c
 800a078:	0800dfa4 	.word	0x0800dfa4
 800a07c:	0800dfb8 	.word	0x0800dfb8

		case 13:
			StartWaiting();
 800a080:	f7fa fdda 	bl	8004c38 <StartWaiting>

			/*Stone Mode*/
			MF.FLAG.VCTRL = 1;
 800a084:	4a24      	ldr	r2, [pc, #144]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a086:	7853      	ldrb	r3, [r2, #1]
 800a088:	f043 0301 	orr.w	r3, r3, #1
 800a08c:	7053      	strb	r3, [r2, #1]
			MF.FLAG.WCTRL = 1;
 800a08e:	4a22      	ldr	r2, [pc, #136]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a090:	7853      	ldrb	r3, [r2, #1]
 800a092:	f043 0302 	orr.w	r3, r3, #2
 800a096:	7053      	strb	r3, [r2, #1]
			MF.FLAG.ACCL = 0;
 800a098:	4a1f      	ldr	r2, [pc, #124]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a09a:	7813      	ldrb	r3, [r2, #0]
 800a09c:	f36f 1304 	bfc	r3, #4, #1
 800a0a0:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 0;
 800a0a2:	4a1d      	ldr	r2, [pc, #116]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a0a4:	7813      	ldrb	r3, [r2, #0]
 800a0a6:	f36f 1345 	bfc	r3, #5, #1
 800a0aa:	7013      	strb	r3, [r2, #0]
			MF.FLAG.WACCL = 0;
 800a0ac:	4a1a      	ldr	r2, [pc, #104]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a0ae:	7813      	ldrb	r3, [r2, #0]
 800a0b0:	f36f 1386 	bfc	r3, #6, #1
 800a0b4:	7013      	strb	r3, [r2, #0]
			MF.FLAG.WDECL = 0;
 800a0b6:	4a18      	ldr	r2, [pc, #96]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a0b8:	7813      	ldrb	r3, [r2, #0]
 800a0ba:	f36f 13c7 	bfc	r3, #7, #1
 800a0be:	7013      	strb	r3, [r2, #0]

			center.vel_target = 0;
 800a0c0:	4b16      	ldr	r3, [pc, #88]	; (800a11c <UtsutsuSystem+0x400>)
 800a0c2:	f04f 0200 	mov.w	r2, #0
 800a0c6:	605a      	str	r2, [r3, #4]
			center.omega_target = 0;
 800a0c8:	4b14      	ldr	r3, [pc, #80]	; (800a11c <UtsutsuSystem+0x400>)
 800a0ca:	f04f 0200 	mov.w	r2, #0
 800a0ce:	621a      	str	r2, [r3, #32]

			SetMotionDirection(FORWARD);
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	f7fc fbf3 	bl	80068bc <SetMotionDirection>
			StartMotion();
 800a0d6:	f7fc fb85 	bl	80067e4 <StartMotion>
			while(1){
				WaitMs(100);
 800a0da:	2064      	movs	r0, #100	; 0x64
 800a0dc:	f7fa fd16 	bl	8004b0c <WaitMs>
 800a0e0:	e7fb      	b.n	800a0da <UtsutsuSystem+0x3be>
			}
			break;

		case 14:
			MF.FLAG.SEARCH = 0;
 800a0e2:	4a0d      	ldr	r2, [pc, #52]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a0e4:	7813      	ldrb	r3, [r2, #0]
 800a0e6:	f36f 0382 	bfc	r3, #2, #1
 800a0ea:	7013      	strb	r3, [r2, #0]
			MF.FLAG.SCND = 1;
 800a0ec:	4a0a      	ldr	r2, [pc, #40]	; (800a118 <UtsutsuSystem+0x3fc>)
 800a0ee:	7813      	ldrb	r3, [r2, #0]
 800a0f0:	f043 0302 	orr.w	r3, r3, #2
 800a0f4:	7013      	strb	r3, [r2, #0]
			LoadMapFromEeprom();
 800a0f6:	f7fc fe45 	bl	8006d84 <LoadMapFromEeprom>
			MelodyUrara();
 800a0fa:	f7fe fb31 	bl	8008760 <MelodyUrara>
			break;
 800a0fe:	e00a      	b.n	800a116 <UtsutsuSystem+0x3fa>

		default:
			HAL_Delay(100);
 800a100:	2064      	movs	r0, #100	; 0x64
 800a102:	f7f7 f8a1 	bl	8001248 <HAL_Delay>
			VariableInit();
 800a106:	f7fc fe69 	bl	8006ddc <VariableInit>
			CheckSensor();
 800a10a:	f7ff fb6d 	bl	80097e8 <CheckSensor>
			WaitMs(100);
 800a10e:	2064      	movs	r0, #100	; 0x64
 800a110:	f7fa fcfc 	bl	8004b0c <WaitMs>
			break;
 800a114:	bf00      	nop
	  ModeSelect(&mode);
 800a116:	e61f      	b.n	8009d58 <UtsutsuSystem+0x3c>
 800a118:	20010650 	.word	0x20010650
 800a11c:	200086c4 	.word	0x200086c4

0800a120 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800a126:	463b      	mov	r3, r7
 800a128:	2200      	movs	r2, #0
 800a12a:	601a      	str	r2, [r3, #0]
 800a12c:	605a      	str	r2, [r3, #4]
 800a12e:	609a      	str	r2, [r3, #8]
 800a130:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800a132:	4b21      	ldr	r3, [pc, #132]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a134:	4a21      	ldr	r2, [pc, #132]	; (800a1bc <MX_ADC1_Init+0x9c>)
 800a136:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800a138:	4b1f      	ldr	r3, [pc, #124]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a13a:	2200      	movs	r2, #0
 800a13c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a13e:	4b1e      	ldr	r3, [pc, #120]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a140:	2200      	movs	r2, #0
 800a142:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800a144:	4b1c      	ldr	r3, [pc, #112]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a146:	2200      	movs	r2, #0
 800a148:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a14a:	4b1b      	ldr	r3, [pc, #108]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a150:	4b19      	ldr	r3, [pc, #100]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a152:	2200      	movs	r2, #0
 800a154:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a158:	4b17      	ldr	r3, [pc, #92]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a15a:	2200      	movs	r2, #0
 800a15c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a15e:	4b16      	ldr	r3, [pc, #88]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a160:	4a17      	ldr	r2, [pc, #92]	; (800a1c0 <MX_ADC1_Init+0xa0>)
 800a162:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a164:	4b14      	ldr	r3, [pc, #80]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a166:	2200      	movs	r2, #0
 800a168:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800a16a:	4b13      	ldr	r3, [pc, #76]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a16c:	2201      	movs	r2, #1
 800a16e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800a170:	4b11      	ldr	r3, [pc, #68]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a172:	2200      	movs	r2, #0
 800a174:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a178:	4b0f      	ldr	r3, [pc, #60]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a17a:	2201      	movs	r2, #1
 800a17c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a17e:	480e      	ldr	r0, [pc, #56]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a180:	f7f7 f884 	bl	800128c <HAL_ADC_Init>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800a18a:	f000 f9c3 	bl	800a514 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800a18e:	2300      	movs	r3, #0
 800a190:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800a192:	2301      	movs	r3, #1
 800a194:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800a196:	2300      	movs	r3, #0
 800a198:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a19a:	463b      	mov	r3, r7
 800a19c:	4619      	mov	r1, r3
 800a19e:	4806      	ldr	r0, [pc, #24]	; (800a1b8 <MX_ADC1_Init+0x98>)
 800a1a0:	f7f7 fa10 	bl	80015c4 <HAL_ADC_ConfigChannel>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800a1aa:	f000 f9b3 	bl	800a514 <Error_Handler>
  }

}
 800a1ae:	bf00      	nop
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	2000022c 	.word	0x2000022c
 800a1bc:	40012000 	.word	0x40012000
 800a1c0:	0f000001 	.word	0x0f000001

0800a1c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b08a      	sub	sp, #40	; 0x28
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1cc:	f107 0314 	add.w	r3, r7, #20
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	601a      	str	r2, [r3, #0]
 800a1d4:	605a      	str	r2, [r3, #4]
 800a1d6:	609a      	str	r2, [r3, #8]
 800a1d8:	60da      	str	r2, [r3, #12]
 800a1da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4a17      	ldr	r2, [pc, #92]	; (800a240 <HAL_ADC_MspInit+0x7c>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d127      	bne.n	800a236 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	613b      	str	r3, [r7, #16]
 800a1ea:	4b16      	ldr	r3, [pc, #88]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a1ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1ee:	4a15      	ldr	r2, [pc, #84]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a1f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1f4:	6453      	str	r3, [r2, #68]	; 0x44
 800a1f6:	4b13      	ldr	r3, [pc, #76]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a1f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1fe:	613b      	str	r3, [r7, #16]
 800a200:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a202:	2300      	movs	r3, #0
 800a204:	60fb      	str	r3, [r7, #12]
 800a206:	4b0f      	ldr	r3, [pc, #60]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a20a:	4a0e      	ldr	r2, [pc, #56]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a20c:	f043 0301 	orr.w	r3, r3, #1
 800a210:	6313      	str	r3, [r2, #48]	; 0x30
 800a212:	4b0c      	ldr	r3, [pc, #48]	; (800a244 <HAL_ADC_MspInit+0x80>)
 800a214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a216:	f003 0301 	and.w	r3, r3, #1
 800a21a:	60fb      	str	r3, [r7, #12]
 800a21c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = AD_FR_Pin|AD_R_Pin|AD_FF_Pin|AD_L_Pin 
 800a21e:	2337      	movs	r3, #55	; 0x37
 800a220:	617b      	str	r3, [r7, #20]
                          |AD_FL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a222:	2303      	movs	r3, #3
 800a224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a226:	2300      	movs	r3, #0
 800a228:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a22a:	f107 0314 	add.w	r3, r7, #20
 800a22e:	4619      	mov	r1, r3
 800a230:	4805      	ldr	r0, [pc, #20]	; (800a248 <HAL_ADC_MspInit+0x84>)
 800a232:	f7f7 ffcb 	bl	80021cc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800a236:	bf00      	nop
 800a238:	3728      	adds	r7, #40	; 0x28
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	40012000 	.word	0x40012000
 800a244:	40023800 	.word	0x40023800
 800a248:	40020000 	.word	0x40020000

0800a24c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b08a      	sub	sp, #40	; 0x28
 800a250:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a252:	f107 0314 	add.w	r3, r7, #20
 800a256:	2200      	movs	r2, #0
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	605a      	str	r2, [r3, #4]
 800a25c:	609a      	str	r2, [r3, #8]
 800a25e:	60da      	str	r2, [r3, #12]
 800a260:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a262:	2300      	movs	r3, #0
 800a264:	613b      	str	r3, [r7, #16]
 800a266:	4b4c      	ldr	r3, [pc, #304]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a26a:	4a4b      	ldr	r2, [pc, #300]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a26c:	f043 0304 	orr.w	r3, r3, #4
 800a270:	6313      	str	r3, [r2, #48]	; 0x30
 800a272:	4b49      	ldr	r3, [pc, #292]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a276:	f003 0304 	and.w	r3, r3, #4
 800a27a:	613b      	str	r3, [r7, #16]
 800a27c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a27e:	2300      	movs	r3, #0
 800a280:	60fb      	str	r3, [r7, #12]
 800a282:	4b45      	ldr	r3, [pc, #276]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a286:	4a44      	ldr	r2, [pc, #272]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a288:	f043 0301 	orr.w	r3, r3, #1
 800a28c:	6313      	str	r3, [r2, #48]	; 0x30
 800a28e:	4b42      	ldr	r3, [pc, #264]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a292:	f003 0301 	and.w	r3, r3, #1
 800a296:	60fb      	str	r3, [r7, #12]
 800a298:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a29a:	2300      	movs	r3, #0
 800a29c:	60bb      	str	r3, [r7, #8]
 800a29e:	4b3e      	ldr	r3, [pc, #248]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2a2:	4a3d      	ldr	r2, [pc, #244]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2a4:	f043 0302 	orr.w	r3, r3, #2
 800a2a8:	6313      	str	r3, [r2, #48]	; 0x30
 800a2aa:	4b3b      	ldr	r3, [pc, #236]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ae:	f003 0302 	and.w	r3, r3, #2
 800a2b2:	60bb      	str	r3, [r7, #8]
 800a2b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	607b      	str	r3, [r7, #4]
 800a2ba:	4b37      	ldr	r3, [pc, #220]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2be:	4a36      	ldr	r2, [pc, #216]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2c0:	f043 0308 	orr.w	r3, r3, #8
 800a2c4:	6313      	str	r3, [r2, #48]	; 0x30
 800a2c6:	4b34      	ldr	r3, [pc, #208]	; (800a398 <MX_GPIO_Init+0x14c>)
 800a2c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ca:	f003 0308 	and.w	r3, r3, #8
 800a2ce:	607b      	str	r3, [r7, #4]
 800a2d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_FR_Pin|LED_R_Pin|STBY_Pin|LED3_Pin, GPIO_PIN_RESET);
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800a2d8:	4830      	ldr	r0, [pc, #192]	; (800a39c <MX_GPIO_Init+0x150>)
 800a2da:	f7f8 f929 	bl	8002530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f24c 01c8 	movw	r1, #49352	; 0xc0c8
 800a2e4:	482e      	ldr	r0, [pc, #184]	; (800a3a0 <MX_GPIO_Init+0x154>)
 800a2e6:	f7f8 f923 	bl	8002530 <HAL_GPIO_WritePin>
                          |MOTOR_R_DIR2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_L_DIR1_Pin|MOTOR_L_DIR2_Pin|LED1_Pin|LED2_Pin 
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f24c 0133 	movw	r1, #49203	; 0xc033
 800a2f0:	482c      	ldr	r0, [pc, #176]	; (800a3a4 <MX_GPIO_Init+0x158>)
 800a2f2:	f7f8 f91d 	bl	8002530 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	2104      	movs	r1, #4
 800a2fa:	482b      	ldr	r0, [pc, #172]	; (800a3a8 <MX_GPIO_Init+0x15c>)
 800a2fc:	f7f8 f918 	bl	8002530 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_R_Pin|STBY_Pin|LED3_Pin;
 800a300:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800a304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a306:	2301      	movs	r3, #1
 800a308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a30a:	2300      	movs	r3, #0
 800a30c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a30e:	2300      	movs	r3, #0
 800a310:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a312:	f107 0314 	add.w	r3, r7, #20
 800a316:	4619      	mov	r1, r3
 800a318:	4820      	ldr	r0, [pc, #128]	; (800a39c <MX_GPIO_Init+0x150>)
 800a31a:	f7f7 ff57 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 800a31e:	f24c 03c8 	movw	r3, #49352	; 0xc0c8
 800a322:	617b      	str	r3, [r7, #20]
                          |MOTOR_R_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a324:	2301      	movs	r3, #1
 800a326:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a328:	2300      	movs	r3, #0
 800a32a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a32c:	2300      	movs	r3, #0
 800a32e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a330:	f107 0314 	add.w	r3, r7, #20
 800a334:	4619      	mov	r1, r3
 800a336:	481a      	ldr	r0, [pc, #104]	; (800a3a0 <MX_GPIO_Init+0x154>)
 800a338:	f7f7 ff48 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_L_DIR1_Pin|MOTOR_L_DIR2_Pin|LED1_Pin|LED2_Pin 
 800a33c:	f24c 0333 	movw	r3, #49203	; 0xc033
 800a340:	617b      	str	r3, [r7, #20]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a342:	2301      	movs	r3, #1
 800a344:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a346:	2300      	movs	r3, #0
 800a348:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a34a:	2300      	movs	r3, #0
 800a34c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a34e:	f107 0314 	add.w	r3, r7, #20
 800a352:	4619      	mov	r1, r3
 800a354:	4813      	ldr	r0, [pc, #76]	; (800a3a4 <MX_GPIO_Init+0x158>)
 800a356:	f7f7 ff39 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 800a35a:	2304      	movs	r3, #4
 800a35c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a35e:	2301      	movs	r3, #1
 800a360:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a362:	2300      	movs	r3, #0
 800a364:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a366:	2300      	movs	r3, #0
 800a368:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800a36a:	f107 0314 	add.w	r3, r7, #20
 800a36e:	4619      	mov	r1, r3
 800a370:	480d      	ldr	r0, [pc, #52]	; (800a3a8 <MX_GPIO_Init+0x15c>)
 800a372:	f7f7 ff2b 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BATTERY_Pin;
 800a376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a37a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a37c:	2300      	movs	r3, #0
 800a37e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a380:	2301      	movs	r3, #1
 800a382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 800a384:	f107 0314 	add.w	r3, r7, #20
 800a388:	4619      	mov	r1, r3
 800a38a:	4806      	ldr	r0, [pc, #24]	; (800a3a4 <MX_GPIO_Init+0x158>)
 800a38c:	f7f7 ff1e 	bl	80021cc <HAL_GPIO_Init>

}
 800a390:	bf00      	nop
 800a392:	3728      	adds	r7, #40	; 0x28
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	40023800 	.word	0x40023800
 800a39c:	40020800 	.word	0x40020800
 800a3a0:	40020000 	.word	0x40020000
 800a3a4:	40020400 	.word	0x40020400
 800a3a8:	40020c00 	.word	0x40020c00

0800a3ac <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c) {
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2b0a      	cmp	r3, #10
 800a3b8:	d108      	bne.n	800a3cc <__io_putchar+0x20>
    int _c = '\r';
 800a3ba:	230d      	movs	r3, #13
 800a3bc:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 800a3be:	f107 010c 	add.w	r1, r7, #12
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	4807      	ldr	r0, [pc, #28]	; (800a3e4 <__io_putchar+0x38>)
 800a3c8:	f7fa f8b3 	bl	8004532 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 800a3cc:	1d39      	adds	r1, r7, #4
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	4804      	ldr	r0, [pc, #16]	; (800a3e4 <__io_putchar+0x38>)
 800a3d4:	f7fa f8ad 	bl	8004532 <HAL_UART_Transmit>
  return 0;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	2001087c 	.word	0x2001087c

0800a3e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a3ec:	f7f6 feba 	bl	8001164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a3f0:	f000 f826 	bl	800a440 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a3f4:	f7ff ff2a 	bl	800a24c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800a3f8:	f000 ff38 	bl	800b26c <MX_USART1_UART_Init>
  MX_SPI3_Init();
 800a3fc:	f000 f892 	bl	800a524 <MX_SPI3_Init>
  MX_ADC1_Init();
 800a400:	f7ff fe8e 	bl	800a120 <MX_ADC1_Init>
  MX_TIM1_Init();
 800a404:	f000 faa6 	bl	800a954 <MX_TIM1_Init>
  MX_TIM2_Init();
 800a408:	f000 fb46 	bl	800aa98 <MX_TIM2_Init>
  MX_TIM3_Init();
 800a40c:	f000 fbba 	bl	800ab84 <MX_TIM3_Init>
  MX_TIM4_Init();
 800a410:	f000 fc0c 	bl	800ac2c <MX_TIM4_Init>
  MX_TIM6_Init();
 800a414:	f000 fc5e 	bl	800acd4 <MX_TIM6_Init>
  MX_TIM8_Init();
 800a418:	f000 fc90 	bl	800ad3c <MX_TIM8_Init>
  MX_TIM11_Init();
 800a41c:	f000 fd10 	bl	800ae40 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout,NULL);
 800a420:	4b06      	ldr	r3, [pc, #24]	; (800a43c <main+0x54>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	2100      	movs	r1, #0
 800a428:	4618      	mov	r0, r3
 800a42a:	f001 fcd9 	bl	800bde0 <setbuf>
  HAL_Delay(1);
 800a42e:	2001      	movs	r0, #1
 800a430:	f7f6 ff0a 	bl	8001248 <HAL_Delay>

  UtsutsuSystem();
 800a434:	f7ff fc72 	bl	8009d1c <UtsutsuSystem>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800a438:	e7fe      	b.n	800a438 <main+0x50>
 800a43a:	bf00      	nop
 800a43c:	2000000c 	.word	0x2000000c

0800a440 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b094      	sub	sp, #80	; 0x50
 800a444:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a446:	f107 0320 	add.w	r3, r7, #32
 800a44a:	2230      	movs	r2, #48	; 0x30
 800a44c:	2100      	movs	r1, #0
 800a44e:	4618      	mov	r0, r3
 800a450:	f000 ffd2 	bl	800b3f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a454:	f107 030c 	add.w	r3, r7, #12
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]
 800a45c:	605a      	str	r2, [r3, #4]
 800a45e:	609a      	str	r2, [r3, #8]
 800a460:	60da      	str	r2, [r3, #12]
 800a462:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a464:	2300      	movs	r3, #0
 800a466:	60bb      	str	r3, [r7, #8]
 800a468:	4b28      	ldr	r3, [pc, #160]	; (800a50c <SystemClock_Config+0xcc>)
 800a46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46c:	4a27      	ldr	r2, [pc, #156]	; (800a50c <SystemClock_Config+0xcc>)
 800a46e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a472:	6413      	str	r3, [r2, #64]	; 0x40
 800a474:	4b25      	ldr	r3, [pc, #148]	; (800a50c <SystemClock_Config+0xcc>)
 800a476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a47c:	60bb      	str	r3, [r7, #8]
 800a47e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a480:	2300      	movs	r3, #0
 800a482:	607b      	str	r3, [r7, #4]
 800a484:	4b22      	ldr	r3, [pc, #136]	; (800a510 <SystemClock_Config+0xd0>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a21      	ldr	r2, [pc, #132]	; (800a510 <SystemClock_Config+0xd0>)
 800a48a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a48e:	6013      	str	r3, [r2, #0]
 800a490:	4b1f      	ldr	r3, [pc, #124]	; (800a510 <SystemClock_Config+0xd0>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a498:	607b      	str	r3, [r7, #4]
 800a49a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a49c:	2302      	movs	r3, #2
 800a49e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a4a4:	2310      	movs	r3, #16
 800a4a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a4a8:	2302      	movs	r3, #2
 800a4aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800a4b0:	2308      	movs	r3, #8
 800a4b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800a4b4:	23a8      	movs	r3, #168	; 0xa8
 800a4b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800a4bc:	2304      	movs	r3, #4
 800a4be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4c0:	f107 0320 	add.w	r3, r7, #32
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7f8 f84d 	bl	8002564 <HAL_RCC_OscConfig>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d001      	beq.n	800a4d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800a4d0:	f000 f820 	bl	800a514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4d4:	230f      	movs	r3, #15
 800a4d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a4d8:	2302      	movs	r3, #2
 800a4da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800a4e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a4e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800a4e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a4ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800a4ec:	f107 030c 	add.w	r3, r7, #12
 800a4f0:	2105      	movs	r1, #5
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7f8 fa78 	bl	80029e8 <HAL_RCC_ClockConfig>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d001      	beq.n	800a502 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a4fe:	f000 f809 	bl	800a514 <Error_Handler>
  }
}
 800a502:	bf00      	nop
 800a504:	3750      	adds	r7, #80	; 0x50
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop
 800a50c:	40023800 	.word	0x40023800
 800a510:	40007000 	.word	0x40007000

0800a514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a514:	b480      	push	{r7}
 800a516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a518:	bf00      	nop
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
	...

0800a524 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800a528:	4b17      	ldr	r3, [pc, #92]	; (800a588 <MX_SPI3_Init+0x64>)
 800a52a:	4a18      	ldr	r2, [pc, #96]	; (800a58c <MX_SPI3_Init+0x68>)
 800a52c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a52e:	4b16      	ldr	r3, [pc, #88]	; (800a588 <MX_SPI3_Init+0x64>)
 800a530:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a534:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a536:	4b14      	ldr	r3, [pc, #80]	; (800a588 <MX_SPI3_Init+0x64>)
 800a538:	2200      	movs	r2, #0
 800a53a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800a53c:	4b12      	ldr	r3, [pc, #72]	; (800a588 <MX_SPI3_Init+0x64>)
 800a53e:	2200      	movs	r2, #0
 800a540:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800a542:	4b11      	ldr	r3, [pc, #68]	; (800a588 <MX_SPI3_Init+0x64>)
 800a544:	2202      	movs	r2, #2
 800a546:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a548:	4b0f      	ldr	r3, [pc, #60]	; (800a588 <MX_SPI3_Init+0x64>)
 800a54a:	2201      	movs	r2, #1
 800a54c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a54e:	4b0e      	ldr	r3, [pc, #56]	; (800a588 <MX_SPI3_Init+0x64>)
 800a550:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a554:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800a556:	4b0c      	ldr	r3, [pc, #48]	; (800a588 <MX_SPI3_Init+0x64>)
 800a558:	2220      	movs	r2, #32
 800a55a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a55c:	4b0a      	ldr	r3, [pc, #40]	; (800a588 <MX_SPI3_Init+0x64>)
 800a55e:	2200      	movs	r2, #0
 800a560:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a562:	4b09      	ldr	r3, [pc, #36]	; (800a588 <MX_SPI3_Init+0x64>)
 800a564:	2200      	movs	r2, #0
 800a566:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a568:	4b07      	ldr	r3, [pc, #28]	; (800a588 <MX_SPI3_Init+0x64>)
 800a56a:	2200      	movs	r2, #0
 800a56c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800a56e:	4b06      	ldr	r3, [pc, #24]	; (800a588 <MX_SPI3_Init+0x64>)
 800a570:	220a      	movs	r2, #10
 800a572:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a574:	4804      	ldr	r0, [pc, #16]	; (800a588 <MX_SPI3_Init+0x64>)
 800a576:	f7f8 fbff 	bl	8002d78 <HAL_SPI_Init>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800a580:	f7ff ffc8 	bl	800a514 <Error_Handler>
  }

}
 800a584:	bf00      	nop
 800a586:	bd80      	pop	{r7, pc}
 800a588:	20010664 	.word	0x20010664
 800a58c:	40003c00 	.word	0x40003c00

0800a590 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08a      	sub	sp, #40	; 0x28
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a598:	f107 0314 	add.w	r3, r7, #20
 800a59c:	2200      	movs	r2, #0
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	605a      	str	r2, [r3, #4]
 800a5a2:	609a      	str	r2, [r3, #8]
 800a5a4:	60da      	str	r2, [r3, #12]
 800a5a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	4a19      	ldr	r2, [pc, #100]	; (800a614 <HAL_SPI_MspInit+0x84>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d12c      	bne.n	800a60c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	613b      	str	r3, [r7, #16]
 800a5b6:	4b18      	ldr	r3, [pc, #96]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ba:	4a17      	ldr	r2, [pc, #92]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5c0:	6413      	str	r3, [r2, #64]	; 0x40
 800a5c2:	4b15      	ldr	r3, [pc, #84]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a5ca:	613b      	str	r3, [r7, #16]
 800a5cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	60fb      	str	r3, [r7, #12]
 800a5d2:	4b11      	ldr	r3, [pc, #68]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5d6:	4a10      	ldr	r2, [pc, #64]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5d8:	f043 0304 	orr.w	r3, r3, #4
 800a5dc:	6313      	str	r3, [r2, #48]	; 0x30
 800a5de:	4b0e      	ldr	r3, [pc, #56]	; (800a618 <HAL_SPI_MspInit+0x88>)
 800a5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e2:	f003 0304 	and.w	r3, r3, #4
 800a5e6:	60fb      	str	r3, [r7, #12]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800a5ea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a5ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5f0:	2302      	movs	r3, #2
 800a5f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a5fc:	2306      	movs	r3, #6
 800a5fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a600:	f107 0314 	add.w	r3, r7, #20
 800a604:	4619      	mov	r1, r3
 800a606:	4805      	ldr	r0, [pc, #20]	; (800a61c <HAL_SPI_MspInit+0x8c>)
 800a608:	f7f7 fde0 	bl	80021cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800a60c:	bf00      	nop
 800a60e:	3728      	adds	r7, #40	; 0x28
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	40003c00 	.word	0x40003c00
 800a618:	40023800 	.word	0x40023800
 800a61c:	40020800 	.word	0x40020800

0800a620 <ReadByte>:
//	RXSPI?????
// 1??????
// ????????
//+++++++++++++++++++++++++++++++++++++++++++++++
uint8_t ReadByte(uint8_t addres)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b086      	sub	sp, #24
 800a624:	af02      	add	r7, sp, #8
 800a626:	4603      	mov	r3, r0
 800a628:	71fb      	strb	r3, [r7, #7]
	uint8_t trans_addres[2];
	uint8_t receive_data[2];

	trans_addres[0] = addres | 0x80;
 800a62a:	79fb      	ldrb	r3, [r7, #7]
 800a62c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a630:	b2db      	uxtb	r3, r3
 800a632:	733b      	strb	r3, [r7, #12]
	trans_addres[1] = 0x00;
 800a634:	2300      	movs	r3, #0
 800a636:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 800a638:	2200      	movs	r2, #0
 800a63a:	2104      	movs	r1, #4
 800a63c:	480b      	ldr	r0, [pc, #44]	; (800a66c <ReadByte+0x4c>)
 800a63e:	f7f7 ff77 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3,trans_addres,receive_data,2,1);
 800a642:	f107 0208 	add.w	r2, r7, #8
 800a646:	f107 010c 	add.w	r1, r7, #12
 800a64a:	2301      	movs	r3, #1
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	2302      	movs	r3, #2
 800a650:	4807      	ldr	r0, [pc, #28]	; (800a670 <ReadByte+0x50>)
 800a652:	f7f8 fbf5 	bl	8002e40 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 800a656:	2201      	movs	r2, #1
 800a658:	2104      	movs	r1, #4
 800a65a:	4804      	ldr	r0, [pc, #16]	; (800a66c <ReadByte+0x4c>)
 800a65c:	f7f7 ff68 	bl	8002530 <HAL_GPIO_WritePin>

	return receive_data[1];
 800a660:	7a7b      	ldrb	r3, [r7, #9]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	40020c00 	.word	0x40020c00
 800a670:	20010664 	.word	0x20010664

0800a674 <WriteByte>:
//	RXSPI?????
// 1?????
// 2???????
//+++++++++++++++++++++++++++++++++++++++++++++++
void WriteByte(uint8_t addres,uint8_t data)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b086      	sub	sp, #24
 800a678:	af02      	add	r7, sp, #8
 800a67a:	4603      	mov	r3, r0
 800a67c:	460a      	mov	r2, r1
 800a67e:	71fb      	strb	r3, [r7, #7]
 800a680:	4613      	mov	r3, r2
 800a682:	71bb      	strb	r3, [r7, #6]

	uint8_t trans_data[2];
	uint8_t receive_data[2];

	trans_data[0] = addres & 0x7f;
 800a684:	79fb      	ldrb	r3, [r7, #7]
 800a686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	733b      	strb	r3, [r7, #12]
	trans_data[1] = data;
 800a68e:	79bb      	ldrb	r3, [r7, #6]
 800a690:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 800a692:	2200      	movs	r2, #0
 800a694:	2104      	movs	r1, #4
 800a696:	480b      	ldr	r0, [pc, #44]	; (800a6c4 <WriteByte+0x50>)
 800a698:	f7f7 ff4a 	bl	8002530 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3,trans_data,receive_data,2,1);
 800a69c:	f107 0208 	add.w	r2, r7, #8
 800a6a0:	f107 010c 	add.w	r1, r7, #12
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	9300      	str	r3, [sp, #0]
 800a6a8:	2302      	movs	r3, #2
 800a6aa:	4807      	ldr	r0, [pc, #28]	; (800a6c8 <WriteByte+0x54>)
 800a6ac:	f7f8 fbc8 	bl	8002e40 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	2104      	movs	r1, #4
 800a6b4:	4803      	ldr	r0, [pc, #12]	; (800a6c4 <WriteByte+0x50>)
 800a6b6:	f7f7 ff3b 	bl	8002530 <HAL_GPIO_WritePin>

}
 800a6ba:	bf00      	nop
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	40020c00 	.word	0x40020c00
 800a6c8:	20010664 	.word	0x20010664

0800a6cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	607b      	str	r3, [r7, #4]
 800a6d6:	4b10      	ldr	r3, [pc, #64]	; (800a718 <HAL_MspInit+0x4c>)
 800a6d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6da:	4a0f      	ldr	r2, [pc, #60]	; (800a718 <HAL_MspInit+0x4c>)
 800a6dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a6e0:	6453      	str	r3, [r2, #68]	; 0x44
 800a6e2:	4b0d      	ldr	r3, [pc, #52]	; (800a718 <HAL_MspInit+0x4c>)
 800a6e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6ea:	607b      	str	r3, [r7, #4]
 800a6ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	603b      	str	r3, [r7, #0]
 800a6f2:	4b09      	ldr	r3, [pc, #36]	; (800a718 <HAL_MspInit+0x4c>)
 800a6f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6f6:	4a08      	ldr	r2, [pc, #32]	; (800a718 <HAL_MspInit+0x4c>)
 800a6f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6fc:	6413      	str	r3, [r2, #64]	; 0x40
 800a6fe:	4b06      	ldr	r3, [pc, #24]	; (800a718 <HAL_MspInit+0x4c>)
 800a700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a706:	603b      	str	r3, [r7, #0]
 800a708:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a70a:	bf00      	nop
 800a70c:	370c      	adds	r7, #12
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr
 800a716:	bf00      	nop
 800a718:	40023800 	.word	0x40023800

0800a71c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a71c:	b480      	push	{r7}
 800a71e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a720:	bf00      	nop
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr

0800a72a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a72a:	b480      	push	{r7}
 800a72c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a72e:	e7fe      	b.n	800a72e <HardFault_Handler+0x4>

0800a730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a730:	b480      	push	{r7}
 800a732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a734:	e7fe      	b.n	800a734 <MemManage_Handler+0x4>

0800a736 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a736:	b480      	push	{r7}
 800a738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a73a:	e7fe      	b.n	800a73a <BusFault_Handler+0x4>

0800a73c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a73c:	b480      	push	{r7}
 800a73e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a740:	e7fe      	b.n	800a740 <UsageFault_Handler+0x4>

0800a742 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a742:	b480      	push	{r7}
 800a744:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a746:	bf00      	nop
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a750:	b480      	push	{r7}
 800a752:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a754:	bf00      	nop
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr

0800a75e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a75e:	b480      	push	{r7}
 800a760:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a762:	bf00      	nop
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a770:	f7f6 fd4a 	bl	8001208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a774:	bf00      	nop
 800a776:	bd80      	pop	{r7, pc}

0800a778 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a77c:	4802      	ldr	r0, [pc, #8]	; (800a788 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800a77e:	f7f9 f823 	bl	80037c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800a782:	bf00      	nop
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	200107fc 	.word	0x200107fc

0800a78c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800a790:	4802      	ldr	r0, [pc, #8]	; (800a79c <TIM2_IRQHandler+0x10>)
 800a792:	f7f9 f819 	bl	80037c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800a796:	bf00      	nop
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	2001083c 	.word	0x2001083c

0800a7a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a7a4:	4802      	ldr	r0, [pc, #8]	; (800a7b0 <TIM6_DAC_IRQHandler+0x10>)
 800a7a6:	f7f9 f80f 	bl	80037c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a7aa:	bf00      	nop
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	200107bc 	.word	0x200107bc

0800a7b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b086      	sub	sp, #24
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	60f8      	str	r0, [r7, #12]
 800a7bc:	60b9      	str	r1, [r7, #8]
 800a7be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	617b      	str	r3, [r7, #20]
 800a7c4:	e00a      	b.n	800a7dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a7c6:	f3af 8000 	nop.w
 800a7ca:	4601      	mov	r1, r0
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	1c5a      	adds	r2, r3, #1
 800a7d0:	60ba      	str	r2, [r7, #8]
 800a7d2:	b2ca      	uxtb	r2, r1
 800a7d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	3301      	adds	r3, #1
 800a7da:	617b      	str	r3, [r7, #20]
 800a7dc:	697a      	ldr	r2, [r7, #20]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	dbf0      	blt.n	800a7c6 <_read+0x12>
	}

return len;
 800a7e4:	687b      	ldr	r3, [r7, #4]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3718      	adds	r7, #24
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b086      	sub	sp, #24
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	60f8      	str	r0, [r7, #12]
 800a7f6:	60b9      	str	r1, [r7, #8]
 800a7f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	617b      	str	r3, [r7, #20]
 800a7fe:	e009      	b.n	800a814 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	1c5a      	adds	r2, r3, #1
 800a804:	60ba      	str	r2, [r7, #8]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	4618      	mov	r0, r3
 800a80a:	f7ff fdcf 	bl	800a3ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	3301      	adds	r3, #1
 800a812:	617b      	str	r3, [r7, #20]
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	429a      	cmp	r2, r3
 800a81a:	dbf1      	blt.n	800a800 <_write+0x12>
	}
	return len;
 800a81c:	687b      	ldr	r3, [r7, #4]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3718      	adds	r7, #24
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}

0800a826 <_close>:

int _close(int file)
{
 800a826:	b480      	push	{r7}
 800a828:	b083      	sub	sp, #12
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
	return -1;
 800a82e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a832:	4618      	mov	r0, r3
 800a834:	370c      	adds	r7, #12
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr

0800a83e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a83e:	b480      	push	{r7}
 800a840:	b083      	sub	sp, #12
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
 800a846:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a84e:	605a      	str	r2, [r3, #4]
	return 0;
 800a850:	2300      	movs	r3, #0
}
 800a852:	4618      	mov	r0, r3
 800a854:	370c      	adds	r7, #12
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr

0800a85e <_isatty>:

int _isatty(int file)
{
 800a85e:	b480      	push	{r7}
 800a860:	b083      	sub	sp, #12
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
	return 1;
 800a866:	2301      	movs	r3, #1
}
 800a868:	4618      	mov	r0, r3
 800a86a:	370c      	adds	r7, #12
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr

0800a874 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a874:	b480      	push	{r7}
 800a876:	b085      	sub	sp, #20
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]
	return 0;
 800a880:	2300      	movs	r3, #0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3714      	adds	r7, #20
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr
	...

0800a890 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b084      	sub	sp, #16
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a898:	4b11      	ldr	r3, [pc, #68]	; (800a8e0 <_sbrk+0x50>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d102      	bne.n	800a8a6 <_sbrk+0x16>
		heap_end = &end;
 800a8a0:	4b0f      	ldr	r3, [pc, #60]	; (800a8e0 <_sbrk+0x50>)
 800a8a2:	4a10      	ldr	r2, [pc, #64]	; (800a8e4 <_sbrk+0x54>)
 800a8a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a8a6:	4b0e      	ldr	r3, [pc, #56]	; (800a8e0 <_sbrk+0x50>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a8ac:	4b0c      	ldr	r3, [pc, #48]	; (800a8e0 <_sbrk+0x50>)
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	466a      	mov	r2, sp
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d907      	bls.n	800a8ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800a8ba:	f000 fd73 	bl	800b3a4 <__errno>
 800a8be:	4602      	mov	r2, r0
 800a8c0:	230c      	movs	r3, #12
 800a8c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800a8c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a8c8:	e006      	b.n	800a8d8 <_sbrk+0x48>
	}

	heap_end += incr;
 800a8ca:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <_sbrk+0x50>)
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	4a03      	ldr	r2, [pc, #12]	; (800a8e0 <_sbrk+0x50>)
 800a8d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	200001fc 	.word	0x200001fc
 800a8e4:	200108c0 	.word	0x200108c0

0800a8e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a8ec:	4b16      	ldr	r3, [pc, #88]	; (800a948 <SystemInit+0x60>)
 800a8ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8f2:	4a15      	ldr	r2, [pc, #84]	; (800a948 <SystemInit+0x60>)
 800a8f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a8f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a8fc:	4b13      	ldr	r3, [pc, #76]	; (800a94c <SystemInit+0x64>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a12      	ldr	r2, [pc, #72]	; (800a94c <SystemInit+0x64>)
 800a902:	f043 0301 	orr.w	r3, r3, #1
 800a906:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a908:	4b10      	ldr	r3, [pc, #64]	; (800a94c <SystemInit+0x64>)
 800a90a:	2200      	movs	r2, #0
 800a90c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a90e:	4b0f      	ldr	r3, [pc, #60]	; (800a94c <SystemInit+0x64>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a0e      	ldr	r2, [pc, #56]	; (800a94c <SystemInit+0x64>)
 800a914:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a918:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a91c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a91e:	4b0b      	ldr	r3, [pc, #44]	; (800a94c <SystemInit+0x64>)
 800a920:	4a0b      	ldr	r2, [pc, #44]	; (800a950 <SystemInit+0x68>)
 800a922:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a924:	4b09      	ldr	r3, [pc, #36]	; (800a94c <SystemInit+0x64>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a08      	ldr	r2, [pc, #32]	; (800a94c <SystemInit+0x64>)
 800a92a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a92e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a930:	4b06      	ldr	r3, [pc, #24]	; (800a94c <SystemInit+0x64>)
 800a932:	2200      	movs	r2, #0
 800a934:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a936:	4b04      	ldr	r3, [pc, #16]	; (800a948 <SystemInit+0x60>)
 800a938:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a93c:	609a      	str	r2, [r3, #8]
#endif
}
 800a93e:	bf00      	nop
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	e000ed00 	.word	0xe000ed00
 800a94c:	40023800 	.word	0x40023800
 800a950:	24003010 	.word	0x24003010

0800a954 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b096      	sub	sp, #88	; 0x58
 800a958:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a95a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a95e:	2200      	movs	r2, #0
 800a960:	601a      	str	r2, [r3, #0]
 800a962:	605a      	str	r2, [r3, #4]
 800a964:	609a      	str	r2, [r3, #8]
 800a966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a968:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a96c:	2200      	movs	r2, #0
 800a96e:	601a      	str	r2, [r3, #0]
 800a970:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a976:	2200      	movs	r2, #0
 800a978:	601a      	str	r2, [r3, #0]
 800a97a:	605a      	str	r2, [r3, #4]
 800a97c:	609a      	str	r2, [r3, #8]
 800a97e:	60da      	str	r2, [r3, #12]
 800a980:	611a      	str	r2, [r3, #16]
 800a982:	615a      	str	r2, [r3, #20]
 800a984:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a986:	1d3b      	adds	r3, r7, #4
 800a988:	2220      	movs	r2, #32
 800a98a:	2100      	movs	r1, #0
 800a98c:	4618      	mov	r0, r3
 800a98e:	f000 fd33 	bl	800b3f8 <memset>

  htim1.Instance = TIM1;
 800a992:	4b3f      	ldr	r3, [pc, #252]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a994:	4a3f      	ldr	r2, [pc, #252]	; (800aa94 <MX_TIM1_Init+0x140>)
 800a996:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a998:	4b3d      	ldr	r3, [pc, #244]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a99e:	4b3c      	ldr	r3, [pc, #240]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800a9a4:	4b3a      	ldr	r3, [pc, #232]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a9aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a9ac:	4b38      	ldr	r3, [pc, #224]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a9b2:	4b37      	ldr	r3, [pc, #220]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a9b8:	4b35      	ldr	r3, [pc, #212]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a9be:	4834      	ldr	r0, [pc, #208]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9c0:	f7f8 fc8c 	bl	80032dc <HAL_TIM_Base_Init>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800a9ca:	f7ff fda3 	bl	800a514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a9ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a9d2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a9d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a9d8:	4619      	mov	r1, r3
 800a9da:	482d      	ldr	r0, [pc, #180]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9dc:	f7f9 f8c2 	bl	8003b64 <HAL_TIM_ConfigClockSource>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d001      	beq.n	800a9ea <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800a9e6:	f7ff fd95 	bl	800a514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a9ea:	4829      	ldr	r0, [pc, #164]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800a9ec:	f7f8 fd1b 	bl	8003426 <HAL_TIM_PWM_Init>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d001      	beq.n	800a9fa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800a9f6:	f7ff fd8d 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800aa02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800aa06:	4619      	mov	r1, r3
 800aa08:	4821      	ldr	r0, [pc, #132]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800aa0a:	f7f9 fc9a 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800aa14:	f7ff fd7e 	bl	800a514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800aa18:	2360      	movs	r3, #96	; 0x60
 800aa1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 800aa1c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800aa20:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800aa22:	2300      	movs	r3, #0
 800aa24:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800aa26:	2300      	movs	r3, #0
 800aa28:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800aa32:	2300      	movs	r3, #0
 800aa34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800aa36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4814      	ldr	r0, [pc, #80]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800aa40:	f7f8 ffca 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 800aa44:	4603      	mov	r3, r0
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d001      	beq.n	800aa4e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800aa4a:	f7ff fd63 	bl	800a514 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800aa52:	2300      	movs	r3, #0
 800aa54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800aa56:	2300      	movs	r3, #0
 800aa58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800aa62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aa66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800aa6c:	1d3b      	adds	r3, r7, #4
 800aa6e:	4619      	mov	r1, r3
 800aa70:	4807      	ldr	r0, [pc, #28]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800aa72:	f7f9 fcab 	bl	80043cc <HAL_TIMEx_ConfigBreakDeadTime>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d001      	beq.n	800aa80 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800aa7c:	f7ff fd4a 	bl	800a514 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800aa80:	4803      	ldr	r0, [pc, #12]	; (800aa90 <MX_TIM1_Init+0x13c>)
 800aa82:	f000 fb43 	bl	800b10c <HAL_TIM_MspPostInit>

}
 800aa86:	bf00      	nop
 800aa88:	3758      	adds	r7, #88	; 0x58
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	200107fc 	.word	0x200107fc
 800aa94:	40010000 	.word	0x40010000

0800aa98 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08e      	sub	sp, #56	; 0x38
 800aa9c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800aa9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	601a      	str	r2, [r3, #0]
 800aaa6:	605a      	str	r2, [r3, #4]
 800aaa8:	609a      	str	r2, [r3, #8]
 800aaaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800aaac:	f107 0320 	add.w	r3, r7, #32
 800aab0:	2200      	movs	r2, #0
 800aab2:	601a      	str	r2, [r3, #0]
 800aab4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800aab6:	1d3b      	adds	r3, r7, #4
 800aab8:	2200      	movs	r2, #0
 800aaba:	601a      	str	r2, [r3, #0]
 800aabc:	605a      	str	r2, [r3, #4]
 800aabe:	609a      	str	r2, [r3, #8]
 800aac0:	60da      	str	r2, [r3, #12]
 800aac2:	611a      	str	r2, [r3, #16]
 800aac4:	615a      	str	r2, [r3, #20]
 800aac6:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800aac8:	4b2d      	ldr	r3, [pc, #180]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aaca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800aace:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800aad0:	4b2b      	ldr	r3, [pc, #172]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aad2:	2200      	movs	r2, #0
 800aad4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aad6:	4b2a      	ldr	r3, [pc, #168]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aad8:	2200      	movs	r2, #0
 800aada:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800aadc:	4b28      	ldr	r3, [pc, #160]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aade:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800aae2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800aae4:	4b26      	ldr	r3, [pc, #152]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aae6:	2200      	movs	r2, #0
 800aae8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800aaea:	4b25      	ldr	r3, [pc, #148]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aaec:	2200      	movs	r2, #0
 800aaee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800aaf0:	4823      	ldr	r0, [pc, #140]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800aaf2:	f7f8 fbf3 	bl	80032dc <HAL_TIM_Base_Init>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d001      	beq.n	800ab00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800aafc:	f7ff fd0a 	bl	800a514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ab00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ab04:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800ab06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	481c      	ldr	r0, [pc, #112]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800ab0e:	f7f9 f829 	bl	8003b64 <HAL_TIM_ConfigClockSource>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d001      	beq.n	800ab1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800ab18:	f7ff fcfc 	bl	800a514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800ab1c:	4818      	ldr	r0, [pc, #96]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800ab1e:	f7f8 fc82 	bl	8003426 <HAL_TIM_PWM_Init>
 800ab22:	4603      	mov	r3, r0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d001      	beq.n	800ab2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800ab28:	f7ff fcf4 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ab30:	2300      	movs	r3, #0
 800ab32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800ab34:	f107 0320 	add.w	r3, r7, #32
 800ab38:	4619      	mov	r1, r3
 800ab3a:	4811      	ldr	r0, [pc, #68]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800ab3c:	f7f9 fc01 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800ab40:	4603      	mov	r3, r0
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d001      	beq.n	800ab4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800ab46:	f7ff fce5 	bl	800a514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ab4a:	2360      	movs	r3, #96	; 0x60
 800ab4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800ab4e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800ab52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ab54:	2300      	movs	r3, #0
 800ab56:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800ab5c:	1d3b      	adds	r3, r7, #4
 800ab5e:	2204      	movs	r2, #4
 800ab60:	4619      	mov	r1, r3
 800ab62:	4807      	ldr	r0, [pc, #28]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800ab64:	f7f8 ff38 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d001      	beq.n	800ab72 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800ab6e:	f7ff fcd1 	bl	800a514 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800ab72:	4803      	ldr	r0, [pc, #12]	; (800ab80 <MX_TIM2_Init+0xe8>)
 800ab74:	f000 faca 	bl	800b10c <HAL_TIM_MspPostInit>

}
 800ab78:	bf00      	nop
 800ab7a:	3738      	adds	r7, #56	; 0x38
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	2001083c 	.word	0x2001083c

0800ab84 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b08c      	sub	sp, #48	; 0x30
 800ab88:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800ab8a:	f107 030c 	add.w	r3, r7, #12
 800ab8e:	2224      	movs	r2, #36	; 0x24
 800ab90:	2100      	movs	r1, #0
 800ab92:	4618      	mov	r0, r3
 800ab94:	f000 fc30 	bl	800b3f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ab98:	1d3b      	adds	r3, r7, #4
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	601a      	str	r2, [r3, #0]
 800ab9e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800aba0:	4b20      	ldr	r3, [pc, #128]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800aba2:	4a21      	ldr	r2, [pc, #132]	; (800ac28 <MX_TIM3_Init+0xa4>)
 800aba4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800aba6:	4b1f      	ldr	r3, [pc, #124]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800aba8:	2200      	movs	r2, #0
 800abaa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800abac:	4b1d      	ldr	r3, [pc, #116]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800abae:	2200      	movs	r2, #0
 800abb0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800abb2:	4b1c      	ldr	r3, [pc, #112]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800abb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abb8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800abba:	4b1a      	ldr	r3, [pc, #104]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800abc0:	4b18      	ldr	r3, [pc, #96]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800abc6:	2303      	movs	r3, #3
 800abc8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800abca:	2300      	movs	r3, #0
 800abcc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800abce:	2301      	movs	r3, #1
 800abd0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800abd2:	2300      	movs	r3, #0
 800abd4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800abd6:	2300      	movs	r3, #0
 800abd8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800abda:	2300      	movs	r3, #0
 800abdc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800abde:	2301      	movs	r3, #1
 800abe0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800abe2:	2300      	movs	r3, #0
 800abe4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800abe6:	2300      	movs	r3, #0
 800abe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800abea:	f107 030c 	add.w	r3, r7, #12
 800abee:	4619      	mov	r1, r3
 800abf0:	480c      	ldr	r0, [pc, #48]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800abf2:	f7f8 fcd9 	bl	80035a8 <HAL_TIM_Encoder_Init>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800abfc:	f7ff fc8a 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ac00:	2300      	movs	r3, #0
 800ac02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ac04:	2300      	movs	r3, #0
 800ac06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800ac08:	1d3b      	adds	r3, r7, #4
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	4805      	ldr	r0, [pc, #20]	; (800ac24 <MX_TIM3_Init+0xa0>)
 800ac0e:	f7f9 fb98 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800ac12:	4603      	mov	r3, r0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d001      	beq.n	800ac1c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800ac18:	f7ff fc7c 	bl	800a514 <Error_Handler>
  }

}
 800ac1c:	bf00      	nop
 800ac1e:	3730      	adds	r7, #48	; 0x30
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	2001073c 	.word	0x2001073c
 800ac28:	40000400 	.word	0x40000400

0800ac2c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08c      	sub	sp, #48	; 0x30
 800ac30:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800ac32:	f107 030c 	add.w	r3, r7, #12
 800ac36:	2224      	movs	r2, #36	; 0x24
 800ac38:	2100      	movs	r1, #0
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f000 fbdc 	bl	800b3f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ac40:	1d3b      	adds	r3, r7, #4
 800ac42:	2200      	movs	r2, #0
 800ac44:	601a      	str	r2, [r3, #0]
 800ac46:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 800ac48:	4b20      	ldr	r3, [pc, #128]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac4a:	4a21      	ldr	r2, [pc, #132]	; (800acd0 <MX_TIM4_Init+0xa4>)
 800ac4c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800ac4e:	4b1f      	ldr	r3, [pc, #124]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac50:	2200      	movs	r2, #0
 800ac52:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ac54:	4b1d      	ldr	r3, [pc, #116]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac56:	2200      	movs	r2, #0
 800ac58:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800ac5a:	4b1c      	ldr	r3, [pc, #112]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ac60:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ac62:	4b1a      	ldr	r3, [pc, #104]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ac68:	4b18      	ldr	r3, [pc, #96]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800ac72:	2300      	movs	r3, #0
 800ac74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800ac76:	2301      	movs	r3, #1
 800ac78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800ac82:	2300      	movs	r3, #0
 800ac84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800ac86:	2301      	movs	r3, #1
 800ac88:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800ac92:	f107 030c 	add.w	r3, r7, #12
 800ac96:	4619      	mov	r1, r3
 800ac98:	480c      	ldr	r0, [pc, #48]	; (800accc <MX_TIM4_Init+0xa0>)
 800ac9a:	f7f8 fc85 	bl	80035a8 <HAL_TIM_Encoder_Init>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d001      	beq.n	800aca8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800aca4:	f7ff fc36 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800aca8:	2300      	movs	r3, #0
 800acaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800acac:	2300      	movs	r3, #0
 800acae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800acb0:	1d3b      	adds	r3, r7, #4
 800acb2:	4619      	mov	r1, r3
 800acb4:	4805      	ldr	r0, [pc, #20]	; (800accc <MX_TIM4_Init+0xa0>)
 800acb6:	f7f9 fb44 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d001      	beq.n	800acc4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800acc0:	f7ff fc28 	bl	800a514 <Error_Handler>
  }

}
 800acc4:	bf00      	nop
 800acc6:	3730      	adds	r7, #48	; 0x30
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}
 800accc:	200106fc 	.word	0x200106fc
 800acd0:	40000800 	.word	0x40000800

0800acd4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800acda:	463b      	mov	r3, r7
 800acdc:	2200      	movs	r2, #0
 800acde:	601a      	str	r2, [r3, #0]
 800ace0:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800ace2:	4b14      	ldr	r3, [pc, #80]	; (800ad34 <MX_TIM6_Init+0x60>)
 800ace4:	4a14      	ldr	r2, [pc, #80]	; (800ad38 <MX_TIM6_Init+0x64>)
 800ace6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 800ace8:	4b12      	ldr	r3, [pc, #72]	; (800ad34 <MX_TIM6_Init+0x60>)
 800acea:	2253      	movs	r2, #83	; 0x53
 800acec:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800acee:	4b11      	ldr	r3, [pc, #68]	; (800ad34 <MX_TIM6_Init+0x60>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250-1;
 800acf4:	4b0f      	ldr	r3, [pc, #60]	; (800ad34 <MX_TIM6_Init+0x60>)
 800acf6:	22f9      	movs	r2, #249	; 0xf9
 800acf8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800acfa:	4b0e      	ldr	r3, [pc, #56]	; (800ad34 <MX_TIM6_Init+0x60>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800ad00:	480c      	ldr	r0, [pc, #48]	; (800ad34 <MX_TIM6_Init+0x60>)
 800ad02:	f7f8 faeb 	bl	80032dc <HAL_TIM_Base_Init>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 800ad0c:	f7ff fc02 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ad10:	2300      	movs	r3, #0
 800ad12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ad14:	2300      	movs	r3, #0
 800ad16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800ad18:	463b      	mov	r3, r7
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	4805      	ldr	r0, [pc, #20]	; (800ad34 <MX_TIM6_Init+0x60>)
 800ad1e:	f7f9 fb10 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d001      	beq.n	800ad2c <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 800ad28:	f7ff fbf4 	bl	800a514 <Error_Handler>
  }

}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	200107bc 	.word	0x200107bc
 800ad38:	40001000 	.word	0x40001000

0800ad3c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b092      	sub	sp, #72	; 0x48
 800ad40:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ad42:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800ad46:	2200      	movs	r2, #0
 800ad48:	601a      	str	r2, [r3, #0]
 800ad4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ad4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad50:	2200      	movs	r2, #0
 800ad52:	601a      	str	r2, [r3, #0]
 800ad54:	605a      	str	r2, [r3, #4]
 800ad56:	609a      	str	r2, [r3, #8]
 800ad58:	60da      	str	r2, [r3, #12]
 800ad5a:	611a      	str	r2, [r3, #16]
 800ad5c:	615a      	str	r2, [r3, #20]
 800ad5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800ad60:	1d3b      	adds	r3, r7, #4
 800ad62:	2220      	movs	r2, #32
 800ad64:	2100      	movs	r1, #0
 800ad66:	4618      	mov	r0, r3
 800ad68:	f000 fb46 	bl	800b3f8 <memset>

  htim8.Instance = TIM8;
 800ad6c:	4b32      	ldr	r3, [pc, #200]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad6e:	4a33      	ldr	r2, [pc, #204]	; (800ae3c <MX_TIM8_Init+0x100>)
 800ad70:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 800ad72:	4b31      	ldr	r3, [pc, #196]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad74:	2253      	movs	r2, #83	; 0x53
 800ad76:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ad78:	4b2f      	ldr	r3, [pc, #188]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 800ad7e:	4b2e      	ldr	r3, [pc, #184]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad80:	f240 32e7 	movw	r2, #999	; 0x3e7
 800ad84:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ad86:	4b2c      	ldr	r3, [pc, #176]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad88:	2200      	movs	r2, #0
 800ad8a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800ad8c:	4b2a      	ldr	r3, [pc, #168]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad8e:	2200      	movs	r2, #0
 800ad90:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ad92:	4b29      	ldr	r3, [pc, #164]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad94:	2200      	movs	r2, #0
 800ad96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800ad98:	4827      	ldr	r0, [pc, #156]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ad9a:	f7f8 fb44 	bl	8003426 <HAL_TIM_PWM_Init>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d001      	beq.n	800ada8 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 800ada4:	f7ff fbb6 	bl	800a514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ada8:	2300      	movs	r3, #0
 800adaa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800adac:	2300      	movs	r3, #0
 800adae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800adb0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800adb4:	4619      	mov	r1, r3
 800adb6:	4820      	ldr	r0, [pc, #128]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800adb8:	f7f9 fac3 	bl	8004342 <HAL_TIMEx_MasterConfigSynchronization>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800adc2:	f7ff fba7 	bl	800a514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800adc6:	2360      	movs	r3, #96	; 0x60
 800adc8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 800adca:	2332      	movs	r3, #50	; 0x32
 800adcc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800adce:	2300      	movs	r3, #0
 800add0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800add2:	2300      	movs	r3, #0
 800add4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800add6:	2300      	movs	r3, #0
 800add8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800adda:	2300      	movs	r3, #0
 800addc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800adde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ade2:	220c      	movs	r2, #12
 800ade4:	4619      	mov	r1, r3
 800ade6:	4814      	ldr	r0, [pc, #80]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ade8:	f7f8 fdf6 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 800adf2:	f7ff fb8f 	bl	800a514 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800adf6:	2300      	movs	r3, #0
 800adf8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800adfa:	2300      	movs	r3, #0
 800adfc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800adfe:	2300      	movs	r3, #0
 800ae00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800ae02:	2300      	movs	r3, #0
 800ae04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800ae06:	2300      	movs	r3, #0
 800ae08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ae0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ae0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800ae10:	2300      	movs	r3, #0
 800ae12:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800ae14:	1d3b      	adds	r3, r7, #4
 800ae16:	4619      	mov	r1, r3
 800ae18:	4807      	ldr	r0, [pc, #28]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ae1a:	f7f9 fad7 	bl	80043cc <HAL_TIMEx_ConfigBreakDeadTime>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d001      	beq.n	800ae28 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 800ae24:	f7ff fb76 	bl	800a514 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 800ae28:	4803      	ldr	r0, [pc, #12]	; (800ae38 <MX_TIM8_Init+0xfc>)
 800ae2a:	f000 f96f 	bl	800b10c <HAL_TIM_MspPostInit>

}
 800ae2e:	bf00      	nop
 800ae30:	3748      	adds	r7, #72	; 0x48
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	200106bc 	.word	0x200106bc
 800ae3c:	40010400 	.word	0x40010400

0800ae40 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b088      	sub	sp, #32
 800ae44:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ae46:	1d3b      	adds	r3, r7, #4
 800ae48:	2200      	movs	r2, #0
 800ae4a:	601a      	str	r2, [r3, #0]
 800ae4c:	605a      	str	r2, [r3, #4]
 800ae4e:	609a      	str	r2, [r3, #8]
 800ae50:	60da      	str	r2, [r3, #12]
 800ae52:	611a      	str	r2, [r3, #16]
 800ae54:	615a      	str	r2, [r3, #20]
 800ae56:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 800ae58:	4b1e      	ldr	r3, [pc, #120]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae5a:	4a1f      	ldr	r2, [pc, #124]	; (800aed8 <MX_TIM11_Init+0x98>)
 800ae5c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800ae5e:	4b1d      	ldr	r3, [pc, #116]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae60:	2200      	movs	r2, #0
 800ae62:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ae64:	4b1b      	ldr	r3, [pc, #108]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae66:	2200      	movs	r2, #0
 800ae68:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 800ae6a:	4b1a      	ldr	r3, [pc, #104]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ae70:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ae72:	4b18      	ldr	r3, [pc, #96]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae74:	2200      	movs	r2, #0
 800ae76:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ae78:	4b16      	ldr	r3, [pc, #88]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800ae7e:	4815      	ldr	r0, [pc, #84]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae80:	f7f8 fa2c 	bl	80032dc <HAL_TIM_Base_Init>
 800ae84:	4603      	mov	r3, r0
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d001      	beq.n	800ae8e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800ae8a:	f7ff fb43 	bl	800a514 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800ae8e:	4811      	ldr	r0, [pc, #68]	; (800aed4 <MX_TIM11_Init+0x94>)
 800ae90:	f7f8 fac9 	bl	8003426 <HAL_TIM_PWM_Init>
 800ae94:	4603      	mov	r3, r0
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d001      	beq.n	800ae9e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800ae9a:	f7ff fb3b 	bl	800a514 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ae9e:	2360      	movs	r3, #96	; 0x60
 800aea0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800aea2:	2300      	movs	r3, #0
 800aea4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800aea6:	2300      	movs	r3, #0
 800aea8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800aeae:	1d3b      	adds	r3, r7, #4
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	4807      	ldr	r0, [pc, #28]	; (800aed4 <MX_TIM11_Init+0x94>)
 800aeb6:	f7f8 fd8f 	bl	80039d8 <HAL_TIM_PWM_ConfigChannel>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d001      	beq.n	800aec4 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800aec0:	f7ff fb28 	bl	800a514 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 800aec4:	4803      	ldr	r0, [pc, #12]	; (800aed4 <MX_TIM11_Init+0x94>)
 800aec6:	f000 f921 	bl	800b10c <HAL_TIM_MspPostInit>

}
 800aeca:	bf00      	nop
 800aecc:	3720      	adds	r7, #32
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	2001077c 	.word	0x2001077c
 800aed8:	40014800 	.word	0x40014800

0800aedc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b086      	sub	sp, #24
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a34      	ldr	r2, [pc, #208]	; (800afbc <HAL_TIM_Base_MspInit+0xe0>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d116      	bne.n	800af1c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800aeee:	2300      	movs	r3, #0
 800aef0:	617b      	str	r3, [r7, #20]
 800aef2:	4b33      	ldr	r3, [pc, #204]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800aef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aef6:	4a32      	ldr	r2, [pc, #200]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800aef8:	f043 0301 	orr.w	r3, r3, #1
 800aefc:	6453      	str	r3, [r2, #68]	; 0x44
 800aefe:	4b30      	ldr	r3, [pc, #192]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af02:	f003 0301 	and.w	r3, r3, #1
 800af06:	617b      	str	r3, [r7, #20]
 800af08:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 1, 0);
 800af0a:	2200      	movs	r2, #0
 800af0c:	2101      	movs	r1, #1
 800af0e:	2018      	movs	r0, #24
 800af10:	f7f6 fe51 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800af14:	2018      	movs	r0, #24
 800af16:	f7f6 fe6a 	bl	8001bee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 800af1a:	e04a      	b.n	800afb2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af24:	d116      	bne.n	800af54 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800af26:	2300      	movs	r3, #0
 800af28:	613b      	str	r3, [r7, #16]
 800af2a:	4b25      	ldr	r3, [pc, #148]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2e:	4a24      	ldr	r2, [pc, #144]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af30:	f043 0301 	orr.w	r3, r3, #1
 800af34:	6413      	str	r3, [r2, #64]	; 0x40
 800af36:	4b22      	ldr	r3, [pc, #136]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af3a:	f003 0301 	and.w	r3, r3, #1
 800af3e:	613b      	str	r3, [r7, #16]
 800af40:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800af42:	2200      	movs	r2, #0
 800af44:	2102      	movs	r1, #2
 800af46:	201c      	movs	r0, #28
 800af48:	f7f6 fe35 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800af4c:	201c      	movs	r0, #28
 800af4e:	f7f6 fe4e 	bl	8001bee <HAL_NVIC_EnableIRQ>
}
 800af52:	e02e      	b.n	800afb2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM6)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a1a      	ldr	r2, [pc, #104]	; (800afc4 <HAL_TIM_Base_MspInit+0xe8>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d116      	bne.n	800af8c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800af5e:	2300      	movs	r3, #0
 800af60:	60fb      	str	r3, [r7, #12]
 800af62:	4b17      	ldr	r3, [pc, #92]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af66:	4a16      	ldr	r2, [pc, #88]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af68:	f043 0310 	orr.w	r3, r3, #16
 800af6c:	6413      	str	r3, [r2, #64]	; 0x40
 800af6e:	4b14      	ldr	r3, [pc, #80]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af72:	f003 0310 	and.w	r3, r3, #16
 800af76:	60fb      	str	r3, [r7, #12]
 800af78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800af7a:	2200      	movs	r2, #0
 800af7c:	2103      	movs	r1, #3
 800af7e:	2036      	movs	r0, #54	; 0x36
 800af80:	f7f6 fe19 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800af84:	2036      	movs	r0, #54	; 0x36
 800af86:	f7f6 fe32 	bl	8001bee <HAL_NVIC_EnableIRQ>
}
 800af8a:	e012      	b.n	800afb2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM11)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4a0d      	ldr	r2, [pc, #52]	; (800afc8 <HAL_TIM_Base_MspInit+0xec>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d10d      	bne.n	800afb2 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800af96:	2300      	movs	r3, #0
 800af98:	60bb      	str	r3, [r7, #8]
 800af9a:	4b09      	ldr	r3, [pc, #36]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800af9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af9e:	4a08      	ldr	r2, [pc, #32]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800afa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800afa4:	6453      	str	r3, [r2, #68]	; 0x44
 800afa6:	4b06      	ldr	r3, [pc, #24]	; (800afc0 <HAL_TIM_Base_MspInit+0xe4>)
 800afa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800afae:	60bb      	str	r3, [r7, #8]
 800afb0:	68bb      	ldr	r3, [r7, #8]
}
 800afb2:	bf00      	nop
 800afb4:	3718      	adds	r7, #24
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}
 800afba:	bf00      	nop
 800afbc:	40010000 	.word	0x40010000
 800afc0:	40023800 	.word	0x40023800
 800afc4:	40001000 	.word	0x40001000
 800afc8:	40014800 	.word	0x40014800

0800afcc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b08c      	sub	sp, #48	; 0x30
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800afd4:	f107 031c 	add.w	r3, r7, #28
 800afd8:	2200      	movs	r2, #0
 800afda:	601a      	str	r2, [r3, #0]
 800afdc:	605a      	str	r2, [r3, #4]
 800afde:	609a      	str	r2, [r3, #8]
 800afe0:	60da      	str	r2, [r3, #12]
 800afe2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4a32      	ldr	r2, [pc, #200]	; (800b0b4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d12c      	bne.n	800b048 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800afee:	2300      	movs	r3, #0
 800aff0:	61bb      	str	r3, [r7, #24]
 800aff2:	4b31      	ldr	r3, [pc, #196]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800aff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff6:	4a30      	ldr	r2, [pc, #192]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800aff8:	f043 0302 	orr.w	r3, r3, #2
 800affc:	6413      	str	r3, [r2, #64]	; 0x40
 800affe:	4b2e      	ldr	r3, [pc, #184]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b002:	f003 0302 	and.w	r3, r3, #2
 800b006:	61bb      	str	r3, [r7, #24]
 800b008:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b00a:	2300      	movs	r3, #0
 800b00c:	617b      	str	r3, [r7, #20]
 800b00e:	4b2a      	ldr	r3, [pc, #168]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b012:	4a29      	ldr	r2, [pc, #164]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b014:	f043 0304 	orr.w	r3, r3, #4
 800b018:	6313      	str	r3, [r2, #48]	; 0x30
 800b01a:	4b27      	ldr	r3, [pc, #156]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b01e:	f003 0304 	and.w	r3, r3, #4
 800b022:	617b      	str	r3, [r7, #20]
 800b024:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENCODER_L_CH__Pin|ENCODER_L_CH2_Pin;
 800b026:	23c0      	movs	r3, #192	; 0xc0
 800b028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b02a:	2302      	movs	r3, #2
 800b02c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b02e:	2300      	movs	r3, #0
 800b030:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b032:	2300      	movs	r3, #0
 800b034:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800b036:	2302      	movs	r3, #2
 800b038:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b03a:	f107 031c 	add.w	r3, r7, #28
 800b03e:	4619      	mov	r1, r3
 800b040:	481e      	ldr	r0, [pc, #120]	; (800b0bc <HAL_TIM_Encoder_MspInit+0xf0>)
 800b042:	f7f7 f8c3 	bl	80021cc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800b046:	e030      	b.n	800b0aa <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4a1c      	ldr	r2, [pc, #112]	; (800b0c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800b04e:	4293      	cmp	r3, r2
 800b050:	d12b      	bne.n	800b0aa <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800b052:	2300      	movs	r3, #0
 800b054:	613b      	str	r3, [r7, #16]
 800b056:	4b18      	ldr	r3, [pc, #96]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05a:	4a17      	ldr	r2, [pc, #92]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b05c:	f043 0304 	orr.w	r3, r3, #4
 800b060:	6413      	str	r3, [r2, #64]	; 0x40
 800b062:	4b15      	ldr	r3, [pc, #84]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b066:	f003 0304 	and.w	r3, r3, #4
 800b06a:	613b      	str	r3, [r7, #16]
 800b06c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b06e:	2300      	movs	r3, #0
 800b070:	60fb      	str	r3, [r7, #12]
 800b072:	4b11      	ldr	r3, [pc, #68]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b076:	4a10      	ldr	r2, [pc, #64]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b078:	f043 0302 	orr.w	r3, r3, #2
 800b07c:	6313      	str	r3, [r2, #48]	; 0x30
 800b07e:	4b0e      	ldr	r3, [pc, #56]	; (800b0b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800b080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_R_CH1_Pin|ENCODER_R_CH2_Pin;
 800b08a:	23c0      	movs	r3, #192	; 0xc0
 800b08c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b08e:	2302      	movs	r3, #2
 800b090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b092:	2300      	movs	r3, #0
 800b094:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b096:	2300      	movs	r3, #0
 800b098:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800b09a:	2302      	movs	r3, #2
 800b09c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b09e:	f107 031c 	add.w	r3, r7, #28
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	4807      	ldr	r0, [pc, #28]	; (800b0c4 <HAL_TIM_Encoder_MspInit+0xf8>)
 800b0a6:	f7f7 f891 	bl	80021cc <HAL_GPIO_Init>
}
 800b0aa:	bf00      	nop
 800b0ac:	3730      	adds	r7, #48	; 0x30
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	40000400 	.word	0x40000400
 800b0b8:	40023800 	.word	0x40023800
 800b0bc:	40020800 	.word	0x40020800
 800b0c0:	40000800 	.word	0x40000800
 800b0c4:	40020400 	.word	0x40020400

0800b0c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b085      	sub	sp, #20
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a0b      	ldr	r2, [pc, #44]	; (800b104 <HAL_TIM_PWM_MspInit+0x3c>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d10d      	bne.n	800b0f6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800b0da:	2300      	movs	r3, #0
 800b0dc:	60fb      	str	r3, [r7, #12]
 800b0de:	4b0a      	ldr	r3, [pc, #40]	; (800b108 <HAL_TIM_PWM_MspInit+0x40>)
 800b0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0e2:	4a09      	ldr	r2, [pc, #36]	; (800b108 <HAL_TIM_PWM_MspInit+0x40>)
 800b0e4:	f043 0302 	orr.w	r3, r3, #2
 800b0e8:	6453      	str	r3, [r2, #68]	; 0x44
 800b0ea:	4b07      	ldr	r3, [pc, #28]	; (800b108 <HAL_TIM_PWM_MspInit+0x40>)
 800b0ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0ee:	f003 0302 	and.w	r3, r3, #2
 800b0f2:	60fb      	str	r3, [r7, #12]
 800b0f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800b0f6:	bf00      	nop
 800b0f8:	3714      	adds	r7, #20
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr
 800b102:	bf00      	nop
 800b104:	40010400 	.word	0x40010400
 800b108:	40023800 	.word	0x40023800

0800b10c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b08c      	sub	sp, #48	; 0x30
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b114:	f107 031c 	add.w	r3, r7, #28
 800b118:	2200      	movs	r2, #0
 800b11a:	601a      	str	r2, [r3, #0]
 800b11c:	605a      	str	r2, [r3, #4]
 800b11e:	609a      	str	r2, [r3, #8]
 800b120:	60da      	str	r2, [r3, #12]
 800b122:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4a49      	ldr	r2, [pc, #292]	; (800b250 <HAL_TIM_MspPostInit+0x144>)
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d11f      	bne.n	800b16e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b12e:	2300      	movs	r3, #0
 800b130:	61bb      	str	r3, [r7, #24]
 800b132:	4b48      	ldr	r3, [pc, #288]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b136:	4a47      	ldr	r2, [pc, #284]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b138:	f043 0301 	orr.w	r3, r3, #1
 800b13c:	6313      	str	r3, [r2, #48]	; 0x30
 800b13e:	4b45      	ldr	r3, [pc, #276]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b142:	f003 0301 	and.w	r3, r3, #1
 800b146:	61bb      	str	r3, [r7, #24]
 800b148:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOTOR_L_PWM_Pin;
 800b14a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b14e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b150:	2302      	movs	r3, #2
 800b152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b154:	2300      	movs	r3, #0
 800b156:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b158:	2300      	movs	r3, #0
 800b15a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800b15c:	2301      	movs	r3, #1
 800b15e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_L_PWM_GPIO_Port, &GPIO_InitStruct);
 800b160:	f107 031c 	add.w	r3, r7, #28
 800b164:	4619      	mov	r1, r3
 800b166:	483c      	ldr	r0, [pc, #240]	; (800b258 <HAL_TIM_MspPostInit+0x14c>)
 800b168:	f7f7 f830 	bl	80021cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800b16c:	e06c      	b.n	800b248 <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM2)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b176:	d11e      	bne.n	800b1b6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b178:	2300      	movs	r3, #0
 800b17a:	617b      	str	r3, [r7, #20]
 800b17c:	4b35      	ldr	r3, [pc, #212]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b17e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b180:	4a34      	ldr	r2, [pc, #208]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b182:	f043 0302 	orr.w	r3, r3, #2
 800b186:	6313      	str	r3, [r2, #48]	; 0x30
 800b188:	4b32      	ldr	r3, [pc, #200]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b18a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b18c:	f003 0302 	and.w	r3, r3, #2
 800b190:	617b      	str	r3, [r7, #20]
 800b192:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin;
 800b194:	2308      	movs	r3, #8
 800b196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b198:	2302      	movs	r3, #2
 800b19a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b19c:	2300      	movs	r3, #0
 800b19e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_R_PWM_GPIO_Port, &GPIO_InitStruct);
 800b1a8:	f107 031c 	add.w	r3, r7, #28
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	482b      	ldr	r0, [pc, #172]	; (800b25c <HAL_TIM_MspPostInit+0x150>)
 800b1b0:	f7f7 f80c 	bl	80021cc <HAL_GPIO_Init>
}
 800b1b4:	e048      	b.n	800b248 <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM8)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	4a29      	ldr	r2, [pc, #164]	; (800b260 <HAL_TIM_MspPostInit+0x154>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d11f      	bne.n	800b200 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	613b      	str	r3, [r7, #16]
 800b1c4:	4b23      	ldr	r3, [pc, #140]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1c8:	4a22      	ldr	r2, [pc, #136]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b1ca:	f043 0304 	orr.w	r3, r3, #4
 800b1ce:	6313      	str	r3, [r2, #48]	; 0x30
 800b1d0:	4b20      	ldr	r3, [pc, #128]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b1d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d4:	f003 0304 	and.w	r3, r3, #4
 800b1d8:	613b      	str	r3, [r7, #16]
 800b1da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800b1dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1e2:	2302      	movs	r3, #2
 800b1e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800b1ee:	2303      	movs	r3, #3
 800b1f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800b1f2:	f107 031c 	add.w	r3, r7, #28
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	481a      	ldr	r0, [pc, #104]	; (800b264 <HAL_TIM_MspPostInit+0x158>)
 800b1fa:	f7f6 ffe7 	bl	80021cc <HAL_GPIO_Init>
}
 800b1fe:	e023      	b.n	800b248 <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM11)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4a18      	ldr	r2, [pc, #96]	; (800b268 <HAL_TIM_MspPostInit+0x15c>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d11e      	bne.n	800b248 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b20a:	2300      	movs	r3, #0
 800b20c:	60fb      	str	r3, [r7, #12]
 800b20e:	4b11      	ldr	r3, [pc, #68]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b212:	4a10      	ldr	r2, [pc, #64]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b214:	f043 0302 	orr.w	r3, r3, #2
 800b218:	6313      	str	r3, [r2, #48]	; 0x30
 800b21a:	4b0e      	ldr	r3, [pc, #56]	; (800b254 <HAL_TIM_MspPostInit+0x148>)
 800b21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b21e:	f003 0302 	and.w	r3, r3, #2
 800b222:	60fb      	str	r3, [r7, #12]
 800b224:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FUN_Pin;
 800b226:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b22a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b22c:	2302      	movs	r3, #2
 800b22e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b230:	2300      	movs	r3, #0
 800b232:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b234:	2300      	movs	r3, #0
 800b236:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800b238:	2303      	movs	r3, #3
 800b23a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(FUN_GPIO_Port, &GPIO_InitStruct);
 800b23c:	f107 031c 	add.w	r3, r7, #28
 800b240:	4619      	mov	r1, r3
 800b242:	4806      	ldr	r0, [pc, #24]	; (800b25c <HAL_TIM_MspPostInit+0x150>)
 800b244:	f7f6 ffc2 	bl	80021cc <HAL_GPIO_Init>
}
 800b248:	bf00      	nop
 800b24a:	3730      	adds	r7, #48	; 0x30
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	40010000 	.word	0x40010000
 800b254:	40023800 	.word	0x40023800
 800b258:	40020000 	.word	0x40020000
 800b25c:	40020400 	.word	0x40020400
 800b260:	40010400 	.word	0x40010400
 800b264:	40020800 	.word	0x40020800
 800b268:	40014800 	.word	0x40014800

0800b26c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800b270:	4b11      	ldr	r3, [pc, #68]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b272:	4a12      	ldr	r2, [pc, #72]	; (800b2bc <MX_USART1_UART_Init+0x50>)
 800b274:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800b276:	4b10      	ldr	r3, [pc, #64]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b278:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b27c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800b27e:	4b0e      	ldr	r3, [pc, #56]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b280:	2200      	movs	r2, #0
 800b282:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800b284:	4b0c      	ldr	r3, [pc, #48]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b286:	2200      	movs	r2, #0
 800b288:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800b28a:	4b0b      	ldr	r3, [pc, #44]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b28c:	2200      	movs	r2, #0
 800b28e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800b290:	4b09      	ldr	r3, [pc, #36]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b292:	220c      	movs	r2, #12
 800b294:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b296:	4b08      	ldr	r3, [pc, #32]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b298:	2200      	movs	r2, #0
 800b29a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800b29c:	4b06      	ldr	r3, [pc, #24]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800b2a2:	4805      	ldr	r0, [pc, #20]	; (800b2b8 <MX_USART1_UART_Init+0x4c>)
 800b2a4:	f7f9 f8f8 	bl	8004498 <HAL_UART_Init>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d001      	beq.n	800b2b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800b2ae:	f7ff f931 	bl	800a514 <Error_Handler>
  }

}
 800b2b2:	bf00      	nop
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	2001087c 	.word	0x2001087c
 800b2bc:	40011000 	.word	0x40011000

0800b2c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b08a      	sub	sp, #40	; 0x28
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b2c8:	f107 0314 	add.w	r3, r7, #20
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	601a      	str	r2, [r3, #0]
 800b2d0:	605a      	str	r2, [r3, #4]
 800b2d2:	609a      	str	r2, [r3, #8]
 800b2d4:	60da      	str	r2, [r3, #12]
 800b2d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a19      	ldr	r2, [pc, #100]	; (800b344 <HAL_UART_MspInit+0x84>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d12c      	bne.n	800b33c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	613b      	str	r3, [r7, #16]
 800b2e6:	4b18      	ldr	r3, [pc, #96]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b2e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2ea:	4a17      	ldr	r2, [pc, #92]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b2ec:	f043 0310 	orr.w	r3, r3, #16
 800b2f0:	6453      	str	r3, [r2, #68]	; 0x44
 800b2f2:	4b15      	ldr	r3, [pc, #84]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b2f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2f6:	f003 0310 	and.w	r3, r3, #16
 800b2fa:	613b      	str	r3, [r7, #16]
 800b2fc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b2fe:	2300      	movs	r3, #0
 800b300:	60fb      	str	r3, [r7, #12]
 800b302:	4b11      	ldr	r3, [pc, #68]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b306:	4a10      	ldr	r2, [pc, #64]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b308:	f043 0301 	orr.w	r3, r3, #1
 800b30c:	6313      	str	r3, [r2, #48]	; 0x30
 800b30e:	4b0e      	ldr	r3, [pc, #56]	; (800b348 <HAL_UART_MspInit+0x88>)
 800b310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b312:	f003 0301 	and.w	r3, r3, #1
 800b316:	60fb      	str	r3, [r7, #12]
 800b318:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800b31a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800b31e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b320:	2302      	movs	r3, #2
 800b322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b324:	2301      	movs	r3, #1
 800b326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b328:	2303      	movs	r3, #3
 800b32a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800b32c:	2307      	movs	r3, #7
 800b32e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b330:	f107 0314 	add.w	r3, r7, #20
 800b334:	4619      	mov	r1, r3
 800b336:	4805      	ldr	r0, [pc, #20]	; (800b34c <HAL_UART_MspInit+0x8c>)
 800b338:	f7f6 ff48 	bl	80021cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800b33c:	bf00      	nop
 800b33e:	3728      	adds	r7, #40	; 0x28
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	40011000 	.word	0x40011000
 800b348:	40023800 	.word	0x40023800
 800b34c:	40020000 	.word	0x40020000

0800b350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b350:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b388 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b354:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b356:	e003      	b.n	800b360 <LoopCopyDataInit>

0800b358 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b358:	4b0c      	ldr	r3, [pc, #48]	; (800b38c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b35a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b35c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b35e:	3104      	adds	r1, #4

0800b360 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b360:	480b      	ldr	r0, [pc, #44]	; (800b390 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b362:	4b0c      	ldr	r3, [pc, #48]	; (800b394 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b364:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b366:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b368:	d3f6      	bcc.n	800b358 <CopyDataInit>
  ldr  r2, =_sbss
 800b36a:	4a0b      	ldr	r2, [pc, #44]	; (800b398 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b36c:	e002      	b.n	800b374 <LoopFillZerobss>

0800b36e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b36e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b370:	f842 3b04 	str.w	r3, [r2], #4

0800b374 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b374:	4b09      	ldr	r3, [pc, #36]	; (800b39c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b376:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b378:	d3f9      	bcc.n	800b36e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b37a:	f7ff fab5 	bl	800a8e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b37e:	f000 f817 	bl	800b3b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b382:	f7ff f831 	bl	800a3e8 <main>
  bx  lr    
 800b386:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b388:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b38c:	0800e2b0 	.word	0x0800e2b0
  ldr  r0, =_sdata
 800b390:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b394:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800b398:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800b39c:	200108c0 	.word	0x200108c0

0800b3a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b3a0:	e7fe      	b.n	800b3a0 <ADC_IRQHandler>
	...

0800b3a4 <__errno>:
 800b3a4:	4b01      	ldr	r3, [pc, #4]	; (800b3ac <__errno+0x8>)
 800b3a6:	6818      	ldr	r0, [r3, #0]
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	2000000c 	.word	0x2000000c

0800b3b0 <__libc_init_array>:
 800b3b0:	b570      	push	{r4, r5, r6, lr}
 800b3b2:	4e0d      	ldr	r6, [pc, #52]	; (800b3e8 <__libc_init_array+0x38>)
 800b3b4:	4c0d      	ldr	r4, [pc, #52]	; (800b3ec <__libc_init_array+0x3c>)
 800b3b6:	1ba4      	subs	r4, r4, r6
 800b3b8:	10a4      	asrs	r4, r4, #2
 800b3ba:	2500      	movs	r5, #0
 800b3bc:	42a5      	cmp	r5, r4
 800b3be:	d109      	bne.n	800b3d4 <__libc_init_array+0x24>
 800b3c0:	4e0b      	ldr	r6, [pc, #44]	; (800b3f0 <__libc_init_array+0x40>)
 800b3c2:	4c0c      	ldr	r4, [pc, #48]	; (800b3f4 <__libc_init_array+0x44>)
 800b3c4:	f002 fcac 	bl	800dd20 <_init>
 800b3c8:	1ba4      	subs	r4, r4, r6
 800b3ca:	10a4      	asrs	r4, r4, #2
 800b3cc:	2500      	movs	r5, #0
 800b3ce:	42a5      	cmp	r5, r4
 800b3d0:	d105      	bne.n	800b3de <__libc_init_array+0x2e>
 800b3d2:	bd70      	pop	{r4, r5, r6, pc}
 800b3d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b3d8:	4798      	blx	r3
 800b3da:	3501      	adds	r5, #1
 800b3dc:	e7ee      	b.n	800b3bc <__libc_init_array+0xc>
 800b3de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b3e2:	4798      	blx	r3
 800b3e4:	3501      	adds	r5, #1
 800b3e6:	e7f2      	b.n	800b3ce <__libc_init_array+0x1e>
 800b3e8:	0800e2a8 	.word	0x0800e2a8
 800b3ec:	0800e2a8 	.word	0x0800e2a8
 800b3f0:	0800e2a8 	.word	0x0800e2a8
 800b3f4:	0800e2ac 	.word	0x0800e2ac

0800b3f8 <memset>:
 800b3f8:	4402      	add	r2, r0
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	4293      	cmp	r3, r2
 800b3fe:	d100      	bne.n	800b402 <memset+0xa>
 800b400:	4770      	bx	lr
 800b402:	f803 1b01 	strb.w	r1, [r3], #1
 800b406:	e7f9      	b.n	800b3fc <memset+0x4>

0800b408 <__cvt>:
 800b408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b40c:	ec55 4b10 	vmov	r4, r5, d0
 800b410:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b412:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b416:	2d00      	cmp	r5, #0
 800b418:	460e      	mov	r6, r1
 800b41a:	4691      	mov	r9, r2
 800b41c:	4619      	mov	r1, r3
 800b41e:	bfb8      	it	lt
 800b420:	4622      	movlt	r2, r4
 800b422:	462b      	mov	r3, r5
 800b424:	f027 0720 	bic.w	r7, r7, #32
 800b428:	bfbb      	ittet	lt
 800b42a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b42e:	461d      	movlt	r5, r3
 800b430:	2300      	movge	r3, #0
 800b432:	232d      	movlt	r3, #45	; 0x2d
 800b434:	bfb8      	it	lt
 800b436:	4614      	movlt	r4, r2
 800b438:	2f46      	cmp	r7, #70	; 0x46
 800b43a:	700b      	strb	r3, [r1, #0]
 800b43c:	d004      	beq.n	800b448 <__cvt+0x40>
 800b43e:	2f45      	cmp	r7, #69	; 0x45
 800b440:	d100      	bne.n	800b444 <__cvt+0x3c>
 800b442:	3601      	adds	r6, #1
 800b444:	2102      	movs	r1, #2
 800b446:	e000      	b.n	800b44a <__cvt+0x42>
 800b448:	2103      	movs	r1, #3
 800b44a:	ab03      	add	r3, sp, #12
 800b44c:	9301      	str	r3, [sp, #4]
 800b44e:	ab02      	add	r3, sp, #8
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	4632      	mov	r2, r6
 800b454:	4653      	mov	r3, sl
 800b456:	ec45 4b10 	vmov	d0, r4, r5
 800b45a:	f000 fec5 	bl	800c1e8 <_dtoa_r>
 800b45e:	2f47      	cmp	r7, #71	; 0x47
 800b460:	4680      	mov	r8, r0
 800b462:	d102      	bne.n	800b46a <__cvt+0x62>
 800b464:	f019 0f01 	tst.w	r9, #1
 800b468:	d026      	beq.n	800b4b8 <__cvt+0xb0>
 800b46a:	2f46      	cmp	r7, #70	; 0x46
 800b46c:	eb08 0906 	add.w	r9, r8, r6
 800b470:	d111      	bne.n	800b496 <__cvt+0x8e>
 800b472:	f898 3000 	ldrb.w	r3, [r8]
 800b476:	2b30      	cmp	r3, #48	; 0x30
 800b478:	d10a      	bne.n	800b490 <__cvt+0x88>
 800b47a:	2200      	movs	r2, #0
 800b47c:	2300      	movs	r3, #0
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	f7f5 fb21 	bl	8000ac8 <__aeabi_dcmpeq>
 800b486:	b918      	cbnz	r0, 800b490 <__cvt+0x88>
 800b488:	f1c6 0601 	rsb	r6, r6, #1
 800b48c:	f8ca 6000 	str.w	r6, [sl]
 800b490:	f8da 3000 	ldr.w	r3, [sl]
 800b494:	4499      	add	r9, r3
 800b496:	2200      	movs	r2, #0
 800b498:	2300      	movs	r3, #0
 800b49a:	4620      	mov	r0, r4
 800b49c:	4629      	mov	r1, r5
 800b49e:	f7f5 fb13 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4a2:	b938      	cbnz	r0, 800b4b4 <__cvt+0xac>
 800b4a4:	2230      	movs	r2, #48	; 0x30
 800b4a6:	9b03      	ldr	r3, [sp, #12]
 800b4a8:	454b      	cmp	r3, r9
 800b4aa:	d205      	bcs.n	800b4b8 <__cvt+0xb0>
 800b4ac:	1c59      	adds	r1, r3, #1
 800b4ae:	9103      	str	r1, [sp, #12]
 800b4b0:	701a      	strb	r2, [r3, #0]
 800b4b2:	e7f8      	b.n	800b4a6 <__cvt+0x9e>
 800b4b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800b4b8:	9b03      	ldr	r3, [sp, #12]
 800b4ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4bc:	eba3 0308 	sub.w	r3, r3, r8
 800b4c0:	4640      	mov	r0, r8
 800b4c2:	6013      	str	r3, [r2, #0]
 800b4c4:	b004      	add	sp, #16
 800b4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b4ca <__exponent>:
 800b4ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4cc:	2900      	cmp	r1, #0
 800b4ce:	4604      	mov	r4, r0
 800b4d0:	bfba      	itte	lt
 800b4d2:	4249      	neglt	r1, r1
 800b4d4:	232d      	movlt	r3, #45	; 0x2d
 800b4d6:	232b      	movge	r3, #43	; 0x2b
 800b4d8:	2909      	cmp	r1, #9
 800b4da:	f804 2b02 	strb.w	r2, [r4], #2
 800b4de:	7043      	strb	r3, [r0, #1]
 800b4e0:	dd20      	ble.n	800b524 <__exponent+0x5a>
 800b4e2:	f10d 0307 	add.w	r3, sp, #7
 800b4e6:	461f      	mov	r7, r3
 800b4e8:	260a      	movs	r6, #10
 800b4ea:	fb91 f5f6 	sdiv	r5, r1, r6
 800b4ee:	fb06 1115 	mls	r1, r6, r5, r1
 800b4f2:	3130      	adds	r1, #48	; 0x30
 800b4f4:	2d09      	cmp	r5, #9
 800b4f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b4fa:	f103 32ff 	add.w	r2, r3, #4294967295
 800b4fe:	4629      	mov	r1, r5
 800b500:	dc09      	bgt.n	800b516 <__exponent+0x4c>
 800b502:	3130      	adds	r1, #48	; 0x30
 800b504:	3b02      	subs	r3, #2
 800b506:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b50a:	42bb      	cmp	r3, r7
 800b50c:	4622      	mov	r2, r4
 800b50e:	d304      	bcc.n	800b51a <__exponent+0x50>
 800b510:	1a10      	subs	r0, r2, r0
 800b512:	b003      	add	sp, #12
 800b514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b516:	4613      	mov	r3, r2
 800b518:	e7e7      	b.n	800b4ea <__exponent+0x20>
 800b51a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b51e:	f804 2b01 	strb.w	r2, [r4], #1
 800b522:	e7f2      	b.n	800b50a <__exponent+0x40>
 800b524:	2330      	movs	r3, #48	; 0x30
 800b526:	4419      	add	r1, r3
 800b528:	7083      	strb	r3, [r0, #2]
 800b52a:	1d02      	adds	r2, r0, #4
 800b52c:	70c1      	strb	r1, [r0, #3]
 800b52e:	e7ef      	b.n	800b510 <__exponent+0x46>

0800b530 <_printf_float>:
 800b530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b534:	b08d      	sub	sp, #52	; 0x34
 800b536:	460c      	mov	r4, r1
 800b538:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b53c:	4616      	mov	r6, r2
 800b53e:	461f      	mov	r7, r3
 800b540:	4605      	mov	r5, r0
 800b542:	f001 fd83 	bl	800d04c <_localeconv_r>
 800b546:	6803      	ldr	r3, [r0, #0]
 800b548:	9304      	str	r3, [sp, #16]
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7f4 fe40 	bl	80001d0 <strlen>
 800b550:	2300      	movs	r3, #0
 800b552:	930a      	str	r3, [sp, #40]	; 0x28
 800b554:	f8d8 3000 	ldr.w	r3, [r8]
 800b558:	9005      	str	r0, [sp, #20]
 800b55a:	3307      	adds	r3, #7
 800b55c:	f023 0307 	bic.w	r3, r3, #7
 800b560:	f103 0208 	add.w	r2, r3, #8
 800b564:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b568:	f8d4 b000 	ldr.w	fp, [r4]
 800b56c:	f8c8 2000 	str.w	r2, [r8]
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b578:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b57c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b580:	9307      	str	r3, [sp, #28]
 800b582:	f8cd 8018 	str.w	r8, [sp, #24]
 800b586:	f04f 32ff 	mov.w	r2, #4294967295
 800b58a:	4ba7      	ldr	r3, [pc, #668]	; (800b828 <_printf_float+0x2f8>)
 800b58c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b590:	f7f5 facc 	bl	8000b2c <__aeabi_dcmpun>
 800b594:	bb70      	cbnz	r0, 800b5f4 <_printf_float+0xc4>
 800b596:	f04f 32ff 	mov.w	r2, #4294967295
 800b59a:	4ba3      	ldr	r3, [pc, #652]	; (800b828 <_printf_float+0x2f8>)
 800b59c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5a0:	f7f5 faa6 	bl	8000af0 <__aeabi_dcmple>
 800b5a4:	bb30      	cbnz	r0, 800b5f4 <_printf_float+0xc4>
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	4640      	mov	r0, r8
 800b5ac:	4649      	mov	r1, r9
 800b5ae:	f7f5 fa95 	bl	8000adc <__aeabi_dcmplt>
 800b5b2:	b110      	cbz	r0, 800b5ba <_printf_float+0x8a>
 800b5b4:	232d      	movs	r3, #45	; 0x2d
 800b5b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5ba:	4a9c      	ldr	r2, [pc, #624]	; (800b82c <_printf_float+0x2fc>)
 800b5bc:	4b9c      	ldr	r3, [pc, #624]	; (800b830 <_printf_float+0x300>)
 800b5be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b5c2:	bf8c      	ite	hi
 800b5c4:	4690      	movhi	r8, r2
 800b5c6:	4698      	movls	r8, r3
 800b5c8:	2303      	movs	r3, #3
 800b5ca:	f02b 0204 	bic.w	r2, fp, #4
 800b5ce:	6123      	str	r3, [r4, #16]
 800b5d0:	6022      	str	r2, [r4, #0]
 800b5d2:	f04f 0900 	mov.w	r9, #0
 800b5d6:	9700      	str	r7, [sp, #0]
 800b5d8:	4633      	mov	r3, r6
 800b5da:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5dc:	4621      	mov	r1, r4
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 f9e6 	bl	800b9b0 <_printf_common>
 800b5e4:	3001      	adds	r0, #1
 800b5e6:	f040 808d 	bne.w	800b704 <_printf_float+0x1d4>
 800b5ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ee:	b00d      	add	sp, #52	; 0x34
 800b5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f4:	4642      	mov	r2, r8
 800b5f6:	464b      	mov	r3, r9
 800b5f8:	4640      	mov	r0, r8
 800b5fa:	4649      	mov	r1, r9
 800b5fc:	f7f5 fa96 	bl	8000b2c <__aeabi_dcmpun>
 800b600:	b110      	cbz	r0, 800b608 <_printf_float+0xd8>
 800b602:	4a8c      	ldr	r2, [pc, #560]	; (800b834 <_printf_float+0x304>)
 800b604:	4b8c      	ldr	r3, [pc, #560]	; (800b838 <_printf_float+0x308>)
 800b606:	e7da      	b.n	800b5be <_printf_float+0x8e>
 800b608:	6861      	ldr	r1, [r4, #4]
 800b60a:	1c4b      	adds	r3, r1, #1
 800b60c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b610:	a80a      	add	r0, sp, #40	; 0x28
 800b612:	d13e      	bne.n	800b692 <_printf_float+0x162>
 800b614:	2306      	movs	r3, #6
 800b616:	6063      	str	r3, [r4, #4]
 800b618:	2300      	movs	r3, #0
 800b61a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b61e:	ab09      	add	r3, sp, #36	; 0x24
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	ec49 8b10 	vmov	d0, r8, r9
 800b626:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b62a:	6022      	str	r2, [r4, #0]
 800b62c:	f8cd a004 	str.w	sl, [sp, #4]
 800b630:	6861      	ldr	r1, [r4, #4]
 800b632:	4628      	mov	r0, r5
 800b634:	f7ff fee8 	bl	800b408 <__cvt>
 800b638:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b63c:	2b47      	cmp	r3, #71	; 0x47
 800b63e:	4680      	mov	r8, r0
 800b640:	d109      	bne.n	800b656 <_printf_float+0x126>
 800b642:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b644:	1cd8      	adds	r0, r3, #3
 800b646:	db02      	blt.n	800b64e <_printf_float+0x11e>
 800b648:	6862      	ldr	r2, [r4, #4]
 800b64a:	4293      	cmp	r3, r2
 800b64c:	dd47      	ble.n	800b6de <_printf_float+0x1ae>
 800b64e:	f1aa 0a02 	sub.w	sl, sl, #2
 800b652:	fa5f fa8a 	uxtb.w	sl, sl
 800b656:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b65a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b65c:	d824      	bhi.n	800b6a8 <_printf_float+0x178>
 800b65e:	3901      	subs	r1, #1
 800b660:	4652      	mov	r2, sl
 800b662:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b666:	9109      	str	r1, [sp, #36]	; 0x24
 800b668:	f7ff ff2f 	bl	800b4ca <__exponent>
 800b66c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b66e:	1813      	adds	r3, r2, r0
 800b670:	2a01      	cmp	r2, #1
 800b672:	4681      	mov	r9, r0
 800b674:	6123      	str	r3, [r4, #16]
 800b676:	dc02      	bgt.n	800b67e <_printf_float+0x14e>
 800b678:	6822      	ldr	r2, [r4, #0]
 800b67a:	07d1      	lsls	r1, r2, #31
 800b67c:	d501      	bpl.n	800b682 <_printf_float+0x152>
 800b67e:	3301      	adds	r3, #1
 800b680:	6123      	str	r3, [r4, #16]
 800b682:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b686:	2b00      	cmp	r3, #0
 800b688:	d0a5      	beq.n	800b5d6 <_printf_float+0xa6>
 800b68a:	232d      	movs	r3, #45	; 0x2d
 800b68c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b690:	e7a1      	b.n	800b5d6 <_printf_float+0xa6>
 800b692:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b696:	f000 8177 	beq.w	800b988 <_printf_float+0x458>
 800b69a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b69e:	d1bb      	bne.n	800b618 <_printf_float+0xe8>
 800b6a0:	2900      	cmp	r1, #0
 800b6a2:	d1b9      	bne.n	800b618 <_printf_float+0xe8>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e7b6      	b.n	800b616 <_printf_float+0xe6>
 800b6a8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b6ac:	d119      	bne.n	800b6e2 <_printf_float+0x1b2>
 800b6ae:	2900      	cmp	r1, #0
 800b6b0:	6863      	ldr	r3, [r4, #4]
 800b6b2:	dd0c      	ble.n	800b6ce <_printf_float+0x19e>
 800b6b4:	6121      	str	r1, [r4, #16]
 800b6b6:	b913      	cbnz	r3, 800b6be <_printf_float+0x18e>
 800b6b8:	6822      	ldr	r2, [r4, #0]
 800b6ba:	07d2      	lsls	r2, r2, #31
 800b6bc:	d502      	bpl.n	800b6c4 <_printf_float+0x194>
 800b6be:	3301      	adds	r3, #1
 800b6c0:	440b      	add	r3, r1
 800b6c2:	6123      	str	r3, [r4, #16]
 800b6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6c6:	65a3      	str	r3, [r4, #88]	; 0x58
 800b6c8:	f04f 0900 	mov.w	r9, #0
 800b6cc:	e7d9      	b.n	800b682 <_printf_float+0x152>
 800b6ce:	b913      	cbnz	r3, 800b6d6 <_printf_float+0x1a6>
 800b6d0:	6822      	ldr	r2, [r4, #0]
 800b6d2:	07d0      	lsls	r0, r2, #31
 800b6d4:	d501      	bpl.n	800b6da <_printf_float+0x1aa>
 800b6d6:	3302      	adds	r3, #2
 800b6d8:	e7f3      	b.n	800b6c2 <_printf_float+0x192>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e7f1      	b.n	800b6c2 <_printf_float+0x192>
 800b6de:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b6e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	db05      	blt.n	800b6f6 <_printf_float+0x1c6>
 800b6ea:	6822      	ldr	r2, [r4, #0]
 800b6ec:	6123      	str	r3, [r4, #16]
 800b6ee:	07d1      	lsls	r1, r2, #31
 800b6f0:	d5e8      	bpl.n	800b6c4 <_printf_float+0x194>
 800b6f2:	3301      	adds	r3, #1
 800b6f4:	e7e5      	b.n	800b6c2 <_printf_float+0x192>
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	bfd4      	ite	le
 800b6fa:	f1c3 0302 	rsble	r3, r3, #2
 800b6fe:	2301      	movgt	r3, #1
 800b700:	4413      	add	r3, r2
 800b702:	e7de      	b.n	800b6c2 <_printf_float+0x192>
 800b704:	6823      	ldr	r3, [r4, #0]
 800b706:	055a      	lsls	r2, r3, #21
 800b708:	d407      	bmi.n	800b71a <_printf_float+0x1ea>
 800b70a:	6923      	ldr	r3, [r4, #16]
 800b70c:	4642      	mov	r2, r8
 800b70e:	4631      	mov	r1, r6
 800b710:	4628      	mov	r0, r5
 800b712:	47b8      	blx	r7
 800b714:	3001      	adds	r0, #1
 800b716:	d12b      	bne.n	800b770 <_printf_float+0x240>
 800b718:	e767      	b.n	800b5ea <_printf_float+0xba>
 800b71a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b71e:	f240 80dc 	bls.w	800b8da <_printf_float+0x3aa>
 800b722:	2200      	movs	r2, #0
 800b724:	2300      	movs	r3, #0
 800b726:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b72a:	f7f5 f9cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b72e:	2800      	cmp	r0, #0
 800b730:	d033      	beq.n	800b79a <_printf_float+0x26a>
 800b732:	2301      	movs	r3, #1
 800b734:	4a41      	ldr	r2, [pc, #260]	; (800b83c <_printf_float+0x30c>)
 800b736:	4631      	mov	r1, r6
 800b738:	4628      	mov	r0, r5
 800b73a:	47b8      	blx	r7
 800b73c:	3001      	adds	r0, #1
 800b73e:	f43f af54 	beq.w	800b5ea <_printf_float+0xba>
 800b742:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b746:	429a      	cmp	r2, r3
 800b748:	db02      	blt.n	800b750 <_printf_float+0x220>
 800b74a:	6823      	ldr	r3, [r4, #0]
 800b74c:	07d8      	lsls	r0, r3, #31
 800b74e:	d50f      	bpl.n	800b770 <_printf_float+0x240>
 800b750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b754:	4631      	mov	r1, r6
 800b756:	4628      	mov	r0, r5
 800b758:	47b8      	blx	r7
 800b75a:	3001      	adds	r0, #1
 800b75c:	f43f af45 	beq.w	800b5ea <_printf_float+0xba>
 800b760:	f04f 0800 	mov.w	r8, #0
 800b764:	f104 091a 	add.w	r9, r4, #26
 800b768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b76a:	3b01      	subs	r3, #1
 800b76c:	4543      	cmp	r3, r8
 800b76e:	dc09      	bgt.n	800b784 <_printf_float+0x254>
 800b770:	6823      	ldr	r3, [r4, #0]
 800b772:	079b      	lsls	r3, r3, #30
 800b774:	f100 8103 	bmi.w	800b97e <_printf_float+0x44e>
 800b778:	68e0      	ldr	r0, [r4, #12]
 800b77a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b77c:	4298      	cmp	r0, r3
 800b77e:	bfb8      	it	lt
 800b780:	4618      	movlt	r0, r3
 800b782:	e734      	b.n	800b5ee <_printf_float+0xbe>
 800b784:	2301      	movs	r3, #1
 800b786:	464a      	mov	r2, r9
 800b788:	4631      	mov	r1, r6
 800b78a:	4628      	mov	r0, r5
 800b78c:	47b8      	blx	r7
 800b78e:	3001      	adds	r0, #1
 800b790:	f43f af2b 	beq.w	800b5ea <_printf_float+0xba>
 800b794:	f108 0801 	add.w	r8, r8, #1
 800b798:	e7e6      	b.n	800b768 <_printf_float+0x238>
 800b79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	dc2b      	bgt.n	800b7f8 <_printf_float+0x2c8>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	4a26      	ldr	r2, [pc, #152]	; (800b83c <_printf_float+0x30c>)
 800b7a4:	4631      	mov	r1, r6
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	47b8      	blx	r7
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	f43f af1d 	beq.w	800b5ea <_printf_float+0xba>
 800b7b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b2:	b923      	cbnz	r3, 800b7be <_printf_float+0x28e>
 800b7b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b6:	b913      	cbnz	r3, 800b7be <_printf_float+0x28e>
 800b7b8:	6823      	ldr	r3, [r4, #0]
 800b7ba:	07d9      	lsls	r1, r3, #31
 800b7bc:	d5d8      	bpl.n	800b770 <_printf_float+0x240>
 800b7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	47b8      	blx	r7
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	f43f af0e 	beq.w	800b5ea <_printf_float+0xba>
 800b7ce:	f04f 0900 	mov.w	r9, #0
 800b7d2:	f104 0a1a 	add.w	sl, r4, #26
 800b7d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7d8:	425b      	negs	r3, r3
 800b7da:	454b      	cmp	r3, r9
 800b7dc:	dc01      	bgt.n	800b7e2 <_printf_float+0x2b2>
 800b7de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7e0:	e794      	b.n	800b70c <_printf_float+0x1dc>
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	4652      	mov	r2, sl
 800b7e6:	4631      	mov	r1, r6
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	47b8      	blx	r7
 800b7ec:	3001      	adds	r0, #1
 800b7ee:	f43f aefc 	beq.w	800b5ea <_printf_float+0xba>
 800b7f2:	f109 0901 	add.w	r9, r9, #1
 800b7f6:	e7ee      	b.n	800b7d6 <_printf_float+0x2a6>
 800b7f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	bfa8      	it	ge
 800b800:	461a      	movge	r2, r3
 800b802:	2a00      	cmp	r2, #0
 800b804:	4691      	mov	r9, r2
 800b806:	dd07      	ble.n	800b818 <_printf_float+0x2e8>
 800b808:	4613      	mov	r3, r2
 800b80a:	4631      	mov	r1, r6
 800b80c:	4642      	mov	r2, r8
 800b80e:	4628      	mov	r0, r5
 800b810:	47b8      	blx	r7
 800b812:	3001      	adds	r0, #1
 800b814:	f43f aee9 	beq.w	800b5ea <_printf_float+0xba>
 800b818:	f104 031a 	add.w	r3, r4, #26
 800b81c:	f04f 0b00 	mov.w	fp, #0
 800b820:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b824:	9306      	str	r3, [sp, #24]
 800b826:	e015      	b.n	800b854 <_printf_float+0x324>
 800b828:	7fefffff 	.word	0x7fefffff
 800b82c:	0800dfe8 	.word	0x0800dfe8
 800b830:	0800dfe4 	.word	0x0800dfe4
 800b834:	0800dff0 	.word	0x0800dff0
 800b838:	0800dfec 	.word	0x0800dfec
 800b83c:	0800dff4 	.word	0x0800dff4
 800b840:	2301      	movs	r3, #1
 800b842:	9a06      	ldr	r2, [sp, #24]
 800b844:	4631      	mov	r1, r6
 800b846:	4628      	mov	r0, r5
 800b848:	47b8      	blx	r7
 800b84a:	3001      	adds	r0, #1
 800b84c:	f43f aecd 	beq.w	800b5ea <_printf_float+0xba>
 800b850:	f10b 0b01 	add.w	fp, fp, #1
 800b854:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b858:	ebaa 0309 	sub.w	r3, sl, r9
 800b85c:	455b      	cmp	r3, fp
 800b85e:	dcef      	bgt.n	800b840 <_printf_float+0x310>
 800b860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b864:	429a      	cmp	r2, r3
 800b866:	44d0      	add	r8, sl
 800b868:	db15      	blt.n	800b896 <_printf_float+0x366>
 800b86a:	6823      	ldr	r3, [r4, #0]
 800b86c:	07da      	lsls	r2, r3, #31
 800b86e:	d412      	bmi.n	800b896 <_printf_float+0x366>
 800b870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b872:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b874:	eba3 020a 	sub.w	r2, r3, sl
 800b878:	eba3 0a01 	sub.w	sl, r3, r1
 800b87c:	4592      	cmp	sl, r2
 800b87e:	bfa8      	it	ge
 800b880:	4692      	movge	sl, r2
 800b882:	f1ba 0f00 	cmp.w	sl, #0
 800b886:	dc0e      	bgt.n	800b8a6 <_printf_float+0x376>
 800b888:	f04f 0800 	mov.w	r8, #0
 800b88c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b890:	f104 091a 	add.w	r9, r4, #26
 800b894:	e019      	b.n	800b8ca <_printf_float+0x39a>
 800b896:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b89a:	4631      	mov	r1, r6
 800b89c:	4628      	mov	r0, r5
 800b89e:	47b8      	blx	r7
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	d1e5      	bne.n	800b870 <_printf_float+0x340>
 800b8a4:	e6a1      	b.n	800b5ea <_printf_float+0xba>
 800b8a6:	4653      	mov	r3, sl
 800b8a8:	4642      	mov	r2, r8
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	47b8      	blx	r7
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	d1e9      	bne.n	800b888 <_printf_float+0x358>
 800b8b4:	e699      	b.n	800b5ea <_printf_float+0xba>
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	464a      	mov	r2, r9
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4628      	mov	r0, r5
 800b8be:	47b8      	blx	r7
 800b8c0:	3001      	adds	r0, #1
 800b8c2:	f43f ae92 	beq.w	800b5ea <_printf_float+0xba>
 800b8c6:	f108 0801 	add.w	r8, r8, #1
 800b8ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8ce:	1a9b      	subs	r3, r3, r2
 800b8d0:	eba3 030a 	sub.w	r3, r3, sl
 800b8d4:	4543      	cmp	r3, r8
 800b8d6:	dcee      	bgt.n	800b8b6 <_printf_float+0x386>
 800b8d8:	e74a      	b.n	800b770 <_printf_float+0x240>
 800b8da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8dc:	2a01      	cmp	r2, #1
 800b8de:	dc01      	bgt.n	800b8e4 <_printf_float+0x3b4>
 800b8e0:	07db      	lsls	r3, r3, #31
 800b8e2:	d53a      	bpl.n	800b95a <_printf_float+0x42a>
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	4642      	mov	r2, r8
 800b8e8:	4631      	mov	r1, r6
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	47b8      	blx	r7
 800b8ee:	3001      	adds	r0, #1
 800b8f0:	f43f ae7b 	beq.w	800b5ea <_printf_float+0xba>
 800b8f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8f8:	4631      	mov	r1, r6
 800b8fa:	4628      	mov	r0, r5
 800b8fc:	47b8      	blx	r7
 800b8fe:	3001      	adds	r0, #1
 800b900:	f108 0801 	add.w	r8, r8, #1
 800b904:	f43f ae71 	beq.w	800b5ea <_printf_float+0xba>
 800b908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b90a:	2200      	movs	r2, #0
 800b90c:	f103 3aff 	add.w	sl, r3, #4294967295
 800b910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b914:	2300      	movs	r3, #0
 800b916:	f7f5 f8d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b91a:	b9c8      	cbnz	r0, 800b950 <_printf_float+0x420>
 800b91c:	4653      	mov	r3, sl
 800b91e:	4642      	mov	r2, r8
 800b920:	4631      	mov	r1, r6
 800b922:	4628      	mov	r0, r5
 800b924:	47b8      	blx	r7
 800b926:	3001      	adds	r0, #1
 800b928:	d10e      	bne.n	800b948 <_printf_float+0x418>
 800b92a:	e65e      	b.n	800b5ea <_printf_float+0xba>
 800b92c:	2301      	movs	r3, #1
 800b92e:	4652      	mov	r2, sl
 800b930:	4631      	mov	r1, r6
 800b932:	4628      	mov	r0, r5
 800b934:	47b8      	blx	r7
 800b936:	3001      	adds	r0, #1
 800b938:	f43f ae57 	beq.w	800b5ea <_printf_float+0xba>
 800b93c:	f108 0801 	add.w	r8, r8, #1
 800b940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b942:	3b01      	subs	r3, #1
 800b944:	4543      	cmp	r3, r8
 800b946:	dcf1      	bgt.n	800b92c <_printf_float+0x3fc>
 800b948:	464b      	mov	r3, r9
 800b94a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b94e:	e6de      	b.n	800b70e <_printf_float+0x1de>
 800b950:	f04f 0800 	mov.w	r8, #0
 800b954:	f104 0a1a 	add.w	sl, r4, #26
 800b958:	e7f2      	b.n	800b940 <_printf_float+0x410>
 800b95a:	2301      	movs	r3, #1
 800b95c:	e7df      	b.n	800b91e <_printf_float+0x3ee>
 800b95e:	2301      	movs	r3, #1
 800b960:	464a      	mov	r2, r9
 800b962:	4631      	mov	r1, r6
 800b964:	4628      	mov	r0, r5
 800b966:	47b8      	blx	r7
 800b968:	3001      	adds	r0, #1
 800b96a:	f43f ae3e 	beq.w	800b5ea <_printf_float+0xba>
 800b96e:	f108 0801 	add.w	r8, r8, #1
 800b972:	68e3      	ldr	r3, [r4, #12]
 800b974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b976:	1a9b      	subs	r3, r3, r2
 800b978:	4543      	cmp	r3, r8
 800b97a:	dcf0      	bgt.n	800b95e <_printf_float+0x42e>
 800b97c:	e6fc      	b.n	800b778 <_printf_float+0x248>
 800b97e:	f04f 0800 	mov.w	r8, #0
 800b982:	f104 0919 	add.w	r9, r4, #25
 800b986:	e7f4      	b.n	800b972 <_printf_float+0x442>
 800b988:	2900      	cmp	r1, #0
 800b98a:	f43f ae8b 	beq.w	800b6a4 <_printf_float+0x174>
 800b98e:	2300      	movs	r3, #0
 800b990:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b994:	ab09      	add	r3, sp, #36	; 0x24
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	ec49 8b10 	vmov	d0, r8, r9
 800b99c:	6022      	str	r2, [r4, #0]
 800b99e:	f8cd a004 	str.w	sl, [sp, #4]
 800b9a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	f7ff fd2e 	bl	800b408 <__cvt>
 800b9ac:	4680      	mov	r8, r0
 800b9ae:	e648      	b.n	800b642 <_printf_float+0x112>

0800b9b0 <_printf_common>:
 800b9b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9b4:	4691      	mov	r9, r2
 800b9b6:	461f      	mov	r7, r3
 800b9b8:	688a      	ldr	r2, [r1, #8]
 800b9ba:	690b      	ldr	r3, [r1, #16]
 800b9bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	bfb8      	it	lt
 800b9c4:	4613      	movlt	r3, r2
 800b9c6:	f8c9 3000 	str.w	r3, [r9]
 800b9ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b9ce:	4606      	mov	r6, r0
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	b112      	cbz	r2, 800b9da <_printf_common+0x2a>
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	f8c9 3000 	str.w	r3, [r9]
 800b9da:	6823      	ldr	r3, [r4, #0]
 800b9dc:	0699      	lsls	r1, r3, #26
 800b9de:	bf42      	ittt	mi
 800b9e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b9e4:	3302      	addmi	r3, #2
 800b9e6:	f8c9 3000 	strmi.w	r3, [r9]
 800b9ea:	6825      	ldr	r5, [r4, #0]
 800b9ec:	f015 0506 	ands.w	r5, r5, #6
 800b9f0:	d107      	bne.n	800ba02 <_printf_common+0x52>
 800b9f2:	f104 0a19 	add.w	sl, r4, #25
 800b9f6:	68e3      	ldr	r3, [r4, #12]
 800b9f8:	f8d9 2000 	ldr.w	r2, [r9]
 800b9fc:	1a9b      	subs	r3, r3, r2
 800b9fe:	42ab      	cmp	r3, r5
 800ba00:	dc28      	bgt.n	800ba54 <_printf_common+0xa4>
 800ba02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ba06:	6822      	ldr	r2, [r4, #0]
 800ba08:	3300      	adds	r3, #0
 800ba0a:	bf18      	it	ne
 800ba0c:	2301      	movne	r3, #1
 800ba0e:	0692      	lsls	r2, r2, #26
 800ba10:	d42d      	bmi.n	800ba6e <_printf_common+0xbe>
 800ba12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba16:	4639      	mov	r1, r7
 800ba18:	4630      	mov	r0, r6
 800ba1a:	47c0      	blx	r8
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	d020      	beq.n	800ba62 <_printf_common+0xb2>
 800ba20:	6823      	ldr	r3, [r4, #0]
 800ba22:	68e5      	ldr	r5, [r4, #12]
 800ba24:	f8d9 2000 	ldr.w	r2, [r9]
 800ba28:	f003 0306 	and.w	r3, r3, #6
 800ba2c:	2b04      	cmp	r3, #4
 800ba2e:	bf08      	it	eq
 800ba30:	1aad      	subeq	r5, r5, r2
 800ba32:	68a3      	ldr	r3, [r4, #8]
 800ba34:	6922      	ldr	r2, [r4, #16]
 800ba36:	bf0c      	ite	eq
 800ba38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba3c:	2500      	movne	r5, #0
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	bfc4      	itt	gt
 800ba42:	1a9b      	subgt	r3, r3, r2
 800ba44:	18ed      	addgt	r5, r5, r3
 800ba46:	f04f 0900 	mov.w	r9, #0
 800ba4a:	341a      	adds	r4, #26
 800ba4c:	454d      	cmp	r5, r9
 800ba4e:	d11a      	bne.n	800ba86 <_printf_common+0xd6>
 800ba50:	2000      	movs	r0, #0
 800ba52:	e008      	b.n	800ba66 <_printf_common+0xb6>
 800ba54:	2301      	movs	r3, #1
 800ba56:	4652      	mov	r2, sl
 800ba58:	4639      	mov	r1, r7
 800ba5a:	4630      	mov	r0, r6
 800ba5c:	47c0      	blx	r8
 800ba5e:	3001      	adds	r0, #1
 800ba60:	d103      	bne.n	800ba6a <_printf_common+0xba>
 800ba62:	f04f 30ff 	mov.w	r0, #4294967295
 800ba66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba6a:	3501      	adds	r5, #1
 800ba6c:	e7c3      	b.n	800b9f6 <_printf_common+0x46>
 800ba6e:	18e1      	adds	r1, r4, r3
 800ba70:	1c5a      	adds	r2, r3, #1
 800ba72:	2030      	movs	r0, #48	; 0x30
 800ba74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba78:	4422      	add	r2, r4
 800ba7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba82:	3302      	adds	r3, #2
 800ba84:	e7c5      	b.n	800ba12 <_printf_common+0x62>
 800ba86:	2301      	movs	r3, #1
 800ba88:	4622      	mov	r2, r4
 800ba8a:	4639      	mov	r1, r7
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	47c0      	blx	r8
 800ba90:	3001      	adds	r0, #1
 800ba92:	d0e6      	beq.n	800ba62 <_printf_common+0xb2>
 800ba94:	f109 0901 	add.w	r9, r9, #1
 800ba98:	e7d8      	b.n	800ba4c <_printf_common+0x9c>
	...

0800ba9c <_printf_i>:
 800ba9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800baa0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800baa4:	460c      	mov	r4, r1
 800baa6:	7e09      	ldrb	r1, [r1, #24]
 800baa8:	b085      	sub	sp, #20
 800baaa:	296e      	cmp	r1, #110	; 0x6e
 800baac:	4617      	mov	r7, r2
 800baae:	4606      	mov	r6, r0
 800bab0:	4698      	mov	r8, r3
 800bab2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bab4:	f000 80b3 	beq.w	800bc1e <_printf_i+0x182>
 800bab8:	d822      	bhi.n	800bb00 <_printf_i+0x64>
 800baba:	2963      	cmp	r1, #99	; 0x63
 800babc:	d036      	beq.n	800bb2c <_printf_i+0x90>
 800babe:	d80a      	bhi.n	800bad6 <_printf_i+0x3a>
 800bac0:	2900      	cmp	r1, #0
 800bac2:	f000 80b9 	beq.w	800bc38 <_printf_i+0x19c>
 800bac6:	2958      	cmp	r1, #88	; 0x58
 800bac8:	f000 8083 	beq.w	800bbd2 <_printf_i+0x136>
 800bacc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bad0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bad4:	e032      	b.n	800bb3c <_printf_i+0xa0>
 800bad6:	2964      	cmp	r1, #100	; 0x64
 800bad8:	d001      	beq.n	800bade <_printf_i+0x42>
 800bada:	2969      	cmp	r1, #105	; 0x69
 800badc:	d1f6      	bne.n	800bacc <_printf_i+0x30>
 800bade:	6820      	ldr	r0, [r4, #0]
 800bae0:	6813      	ldr	r3, [r2, #0]
 800bae2:	0605      	lsls	r5, r0, #24
 800bae4:	f103 0104 	add.w	r1, r3, #4
 800bae8:	d52a      	bpl.n	800bb40 <_printf_i+0xa4>
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	6011      	str	r1, [r2, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	da03      	bge.n	800bafa <_printf_i+0x5e>
 800baf2:	222d      	movs	r2, #45	; 0x2d
 800baf4:	425b      	negs	r3, r3
 800baf6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bafa:	486f      	ldr	r0, [pc, #444]	; (800bcb8 <_printf_i+0x21c>)
 800bafc:	220a      	movs	r2, #10
 800bafe:	e039      	b.n	800bb74 <_printf_i+0xd8>
 800bb00:	2973      	cmp	r1, #115	; 0x73
 800bb02:	f000 809d 	beq.w	800bc40 <_printf_i+0x1a4>
 800bb06:	d808      	bhi.n	800bb1a <_printf_i+0x7e>
 800bb08:	296f      	cmp	r1, #111	; 0x6f
 800bb0a:	d020      	beq.n	800bb4e <_printf_i+0xb2>
 800bb0c:	2970      	cmp	r1, #112	; 0x70
 800bb0e:	d1dd      	bne.n	800bacc <_printf_i+0x30>
 800bb10:	6823      	ldr	r3, [r4, #0]
 800bb12:	f043 0320 	orr.w	r3, r3, #32
 800bb16:	6023      	str	r3, [r4, #0]
 800bb18:	e003      	b.n	800bb22 <_printf_i+0x86>
 800bb1a:	2975      	cmp	r1, #117	; 0x75
 800bb1c:	d017      	beq.n	800bb4e <_printf_i+0xb2>
 800bb1e:	2978      	cmp	r1, #120	; 0x78
 800bb20:	d1d4      	bne.n	800bacc <_printf_i+0x30>
 800bb22:	2378      	movs	r3, #120	; 0x78
 800bb24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb28:	4864      	ldr	r0, [pc, #400]	; (800bcbc <_printf_i+0x220>)
 800bb2a:	e055      	b.n	800bbd8 <_printf_i+0x13c>
 800bb2c:	6813      	ldr	r3, [r2, #0]
 800bb2e:	1d19      	adds	r1, r3, #4
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	6011      	str	r1, [r2, #0]
 800bb34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	e08c      	b.n	800bc5a <_printf_i+0x1be>
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	6011      	str	r1, [r2, #0]
 800bb44:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bb48:	bf18      	it	ne
 800bb4a:	b21b      	sxthne	r3, r3
 800bb4c:	e7cf      	b.n	800baee <_printf_i+0x52>
 800bb4e:	6813      	ldr	r3, [r2, #0]
 800bb50:	6825      	ldr	r5, [r4, #0]
 800bb52:	1d18      	adds	r0, r3, #4
 800bb54:	6010      	str	r0, [r2, #0]
 800bb56:	0628      	lsls	r0, r5, #24
 800bb58:	d501      	bpl.n	800bb5e <_printf_i+0xc2>
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	e002      	b.n	800bb64 <_printf_i+0xc8>
 800bb5e:	0668      	lsls	r0, r5, #25
 800bb60:	d5fb      	bpl.n	800bb5a <_printf_i+0xbe>
 800bb62:	881b      	ldrh	r3, [r3, #0]
 800bb64:	4854      	ldr	r0, [pc, #336]	; (800bcb8 <_printf_i+0x21c>)
 800bb66:	296f      	cmp	r1, #111	; 0x6f
 800bb68:	bf14      	ite	ne
 800bb6a:	220a      	movne	r2, #10
 800bb6c:	2208      	moveq	r2, #8
 800bb6e:	2100      	movs	r1, #0
 800bb70:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb74:	6865      	ldr	r5, [r4, #4]
 800bb76:	60a5      	str	r5, [r4, #8]
 800bb78:	2d00      	cmp	r5, #0
 800bb7a:	f2c0 8095 	blt.w	800bca8 <_printf_i+0x20c>
 800bb7e:	6821      	ldr	r1, [r4, #0]
 800bb80:	f021 0104 	bic.w	r1, r1, #4
 800bb84:	6021      	str	r1, [r4, #0]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d13d      	bne.n	800bc06 <_printf_i+0x16a>
 800bb8a:	2d00      	cmp	r5, #0
 800bb8c:	f040 808e 	bne.w	800bcac <_printf_i+0x210>
 800bb90:	4665      	mov	r5, ip
 800bb92:	2a08      	cmp	r2, #8
 800bb94:	d10b      	bne.n	800bbae <_printf_i+0x112>
 800bb96:	6823      	ldr	r3, [r4, #0]
 800bb98:	07db      	lsls	r3, r3, #31
 800bb9a:	d508      	bpl.n	800bbae <_printf_i+0x112>
 800bb9c:	6923      	ldr	r3, [r4, #16]
 800bb9e:	6862      	ldr	r2, [r4, #4]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	bfde      	ittt	le
 800bba4:	2330      	movle	r3, #48	; 0x30
 800bba6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bbaa:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bbae:	ebac 0305 	sub.w	r3, ip, r5
 800bbb2:	6123      	str	r3, [r4, #16]
 800bbb4:	f8cd 8000 	str.w	r8, [sp]
 800bbb8:	463b      	mov	r3, r7
 800bbba:	aa03      	add	r2, sp, #12
 800bbbc:	4621      	mov	r1, r4
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7ff fef6 	bl	800b9b0 <_printf_common>
 800bbc4:	3001      	adds	r0, #1
 800bbc6:	d14d      	bne.n	800bc64 <_printf_i+0x1c8>
 800bbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbcc:	b005      	add	sp, #20
 800bbce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbd2:	4839      	ldr	r0, [pc, #228]	; (800bcb8 <_printf_i+0x21c>)
 800bbd4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800bbd8:	6813      	ldr	r3, [r2, #0]
 800bbda:	6821      	ldr	r1, [r4, #0]
 800bbdc:	1d1d      	adds	r5, r3, #4
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	6015      	str	r5, [r2, #0]
 800bbe2:	060a      	lsls	r2, r1, #24
 800bbe4:	d50b      	bpl.n	800bbfe <_printf_i+0x162>
 800bbe6:	07ca      	lsls	r2, r1, #31
 800bbe8:	bf44      	itt	mi
 800bbea:	f041 0120 	orrmi.w	r1, r1, #32
 800bbee:	6021      	strmi	r1, [r4, #0]
 800bbf0:	b91b      	cbnz	r3, 800bbfa <_printf_i+0x15e>
 800bbf2:	6822      	ldr	r2, [r4, #0]
 800bbf4:	f022 0220 	bic.w	r2, r2, #32
 800bbf8:	6022      	str	r2, [r4, #0]
 800bbfa:	2210      	movs	r2, #16
 800bbfc:	e7b7      	b.n	800bb6e <_printf_i+0xd2>
 800bbfe:	064d      	lsls	r5, r1, #25
 800bc00:	bf48      	it	mi
 800bc02:	b29b      	uxthmi	r3, r3
 800bc04:	e7ef      	b.n	800bbe6 <_printf_i+0x14a>
 800bc06:	4665      	mov	r5, ip
 800bc08:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc0c:	fb02 3311 	mls	r3, r2, r1, r3
 800bc10:	5cc3      	ldrb	r3, [r0, r3]
 800bc12:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800bc16:	460b      	mov	r3, r1
 800bc18:	2900      	cmp	r1, #0
 800bc1a:	d1f5      	bne.n	800bc08 <_printf_i+0x16c>
 800bc1c:	e7b9      	b.n	800bb92 <_printf_i+0xf6>
 800bc1e:	6813      	ldr	r3, [r2, #0]
 800bc20:	6825      	ldr	r5, [r4, #0]
 800bc22:	6961      	ldr	r1, [r4, #20]
 800bc24:	1d18      	adds	r0, r3, #4
 800bc26:	6010      	str	r0, [r2, #0]
 800bc28:	0628      	lsls	r0, r5, #24
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	d501      	bpl.n	800bc32 <_printf_i+0x196>
 800bc2e:	6019      	str	r1, [r3, #0]
 800bc30:	e002      	b.n	800bc38 <_printf_i+0x19c>
 800bc32:	066a      	lsls	r2, r5, #25
 800bc34:	d5fb      	bpl.n	800bc2e <_printf_i+0x192>
 800bc36:	8019      	strh	r1, [r3, #0]
 800bc38:	2300      	movs	r3, #0
 800bc3a:	6123      	str	r3, [r4, #16]
 800bc3c:	4665      	mov	r5, ip
 800bc3e:	e7b9      	b.n	800bbb4 <_printf_i+0x118>
 800bc40:	6813      	ldr	r3, [r2, #0]
 800bc42:	1d19      	adds	r1, r3, #4
 800bc44:	6011      	str	r1, [r2, #0]
 800bc46:	681d      	ldr	r5, [r3, #0]
 800bc48:	6862      	ldr	r2, [r4, #4]
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	f7f4 fac7 	bl	80001e0 <memchr>
 800bc52:	b108      	cbz	r0, 800bc58 <_printf_i+0x1bc>
 800bc54:	1b40      	subs	r0, r0, r5
 800bc56:	6060      	str	r0, [r4, #4]
 800bc58:	6863      	ldr	r3, [r4, #4]
 800bc5a:	6123      	str	r3, [r4, #16]
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc62:	e7a7      	b.n	800bbb4 <_printf_i+0x118>
 800bc64:	6923      	ldr	r3, [r4, #16]
 800bc66:	462a      	mov	r2, r5
 800bc68:	4639      	mov	r1, r7
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	47c0      	blx	r8
 800bc6e:	3001      	adds	r0, #1
 800bc70:	d0aa      	beq.n	800bbc8 <_printf_i+0x12c>
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	079b      	lsls	r3, r3, #30
 800bc76:	d413      	bmi.n	800bca0 <_printf_i+0x204>
 800bc78:	68e0      	ldr	r0, [r4, #12]
 800bc7a:	9b03      	ldr	r3, [sp, #12]
 800bc7c:	4298      	cmp	r0, r3
 800bc7e:	bfb8      	it	lt
 800bc80:	4618      	movlt	r0, r3
 800bc82:	e7a3      	b.n	800bbcc <_printf_i+0x130>
 800bc84:	2301      	movs	r3, #1
 800bc86:	464a      	mov	r2, r9
 800bc88:	4639      	mov	r1, r7
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	47c0      	blx	r8
 800bc8e:	3001      	adds	r0, #1
 800bc90:	d09a      	beq.n	800bbc8 <_printf_i+0x12c>
 800bc92:	3501      	adds	r5, #1
 800bc94:	68e3      	ldr	r3, [r4, #12]
 800bc96:	9a03      	ldr	r2, [sp, #12]
 800bc98:	1a9b      	subs	r3, r3, r2
 800bc9a:	42ab      	cmp	r3, r5
 800bc9c:	dcf2      	bgt.n	800bc84 <_printf_i+0x1e8>
 800bc9e:	e7eb      	b.n	800bc78 <_printf_i+0x1dc>
 800bca0:	2500      	movs	r5, #0
 800bca2:	f104 0919 	add.w	r9, r4, #25
 800bca6:	e7f5      	b.n	800bc94 <_printf_i+0x1f8>
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d1ac      	bne.n	800bc06 <_printf_i+0x16a>
 800bcac:	7803      	ldrb	r3, [r0, #0]
 800bcae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bcb2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bcb6:	e76c      	b.n	800bb92 <_printf_i+0xf6>
 800bcb8:	0800dff6 	.word	0x0800dff6
 800bcbc:	0800e007 	.word	0x0800e007

0800bcc0 <iprintf>:
 800bcc0:	b40f      	push	{r0, r1, r2, r3}
 800bcc2:	4b0a      	ldr	r3, [pc, #40]	; (800bcec <iprintf+0x2c>)
 800bcc4:	b513      	push	{r0, r1, r4, lr}
 800bcc6:	681c      	ldr	r4, [r3, #0]
 800bcc8:	b124      	cbz	r4, 800bcd4 <iprintf+0x14>
 800bcca:	69a3      	ldr	r3, [r4, #24]
 800bccc:	b913      	cbnz	r3, 800bcd4 <iprintf+0x14>
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f001 f932 	bl	800cf38 <__sinit>
 800bcd4:	ab05      	add	r3, sp, #20
 800bcd6:	9a04      	ldr	r2, [sp, #16]
 800bcd8:	68a1      	ldr	r1, [r4, #8]
 800bcda:	9301      	str	r3, [sp, #4]
 800bcdc:	4620      	mov	r0, r4
 800bcde:	f001 fdf5 	bl	800d8cc <_vfiprintf_r>
 800bce2:	b002      	add	sp, #8
 800bce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bce8:	b004      	add	sp, #16
 800bcea:	4770      	bx	lr
 800bcec:	2000000c 	.word	0x2000000c

0800bcf0 <putchar>:
 800bcf0:	b538      	push	{r3, r4, r5, lr}
 800bcf2:	4b08      	ldr	r3, [pc, #32]	; (800bd14 <putchar+0x24>)
 800bcf4:	681c      	ldr	r4, [r3, #0]
 800bcf6:	4605      	mov	r5, r0
 800bcf8:	b124      	cbz	r4, 800bd04 <putchar+0x14>
 800bcfa:	69a3      	ldr	r3, [r4, #24]
 800bcfc:	b913      	cbnz	r3, 800bd04 <putchar+0x14>
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f001 f91a 	bl	800cf38 <__sinit>
 800bd04:	68a2      	ldr	r2, [r4, #8]
 800bd06:	4629      	mov	r1, r5
 800bd08:	4620      	mov	r0, r4
 800bd0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd0e:	f001 bef3 	b.w	800daf8 <_putc_r>
 800bd12:	bf00      	nop
 800bd14:	2000000c 	.word	0x2000000c

0800bd18 <_puts_r>:
 800bd18:	b570      	push	{r4, r5, r6, lr}
 800bd1a:	460e      	mov	r6, r1
 800bd1c:	4605      	mov	r5, r0
 800bd1e:	b118      	cbz	r0, 800bd28 <_puts_r+0x10>
 800bd20:	6983      	ldr	r3, [r0, #24]
 800bd22:	b90b      	cbnz	r3, 800bd28 <_puts_r+0x10>
 800bd24:	f001 f908 	bl	800cf38 <__sinit>
 800bd28:	69ab      	ldr	r3, [r5, #24]
 800bd2a:	68ac      	ldr	r4, [r5, #8]
 800bd2c:	b913      	cbnz	r3, 800bd34 <_puts_r+0x1c>
 800bd2e:	4628      	mov	r0, r5
 800bd30:	f001 f902 	bl	800cf38 <__sinit>
 800bd34:	4b23      	ldr	r3, [pc, #140]	; (800bdc4 <_puts_r+0xac>)
 800bd36:	429c      	cmp	r4, r3
 800bd38:	d117      	bne.n	800bd6a <_puts_r+0x52>
 800bd3a:	686c      	ldr	r4, [r5, #4]
 800bd3c:	89a3      	ldrh	r3, [r4, #12]
 800bd3e:	071b      	lsls	r3, r3, #28
 800bd40:	d51d      	bpl.n	800bd7e <_puts_r+0x66>
 800bd42:	6923      	ldr	r3, [r4, #16]
 800bd44:	b1db      	cbz	r3, 800bd7e <_puts_r+0x66>
 800bd46:	3e01      	subs	r6, #1
 800bd48:	68a3      	ldr	r3, [r4, #8]
 800bd4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	60a3      	str	r3, [r4, #8]
 800bd52:	b9e9      	cbnz	r1, 800bd90 <_puts_r+0x78>
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	da2e      	bge.n	800bdb6 <_puts_r+0x9e>
 800bd58:	4622      	mov	r2, r4
 800bd5a:	210a      	movs	r1, #10
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	f000 f8f5 	bl	800bf4c <__swbuf_r>
 800bd62:	3001      	adds	r0, #1
 800bd64:	d011      	beq.n	800bd8a <_puts_r+0x72>
 800bd66:	200a      	movs	r0, #10
 800bd68:	e011      	b.n	800bd8e <_puts_r+0x76>
 800bd6a:	4b17      	ldr	r3, [pc, #92]	; (800bdc8 <_puts_r+0xb0>)
 800bd6c:	429c      	cmp	r4, r3
 800bd6e:	d101      	bne.n	800bd74 <_puts_r+0x5c>
 800bd70:	68ac      	ldr	r4, [r5, #8]
 800bd72:	e7e3      	b.n	800bd3c <_puts_r+0x24>
 800bd74:	4b15      	ldr	r3, [pc, #84]	; (800bdcc <_puts_r+0xb4>)
 800bd76:	429c      	cmp	r4, r3
 800bd78:	bf08      	it	eq
 800bd7a:	68ec      	ldreq	r4, [r5, #12]
 800bd7c:	e7de      	b.n	800bd3c <_puts_r+0x24>
 800bd7e:	4621      	mov	r1, r4
 800bd80:	4628      	mov	r0, r5
 800bd82:	f000 f935 	bl	800bff0 <__swsetup_r>
 800bd86:	2800      	cmp	r0, #0
 800bd88:	d0dd      	beq.n	800bd46 <_puts_r+0x2e>
 800bd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8e:	bd70      	pop	{r4, r5, r6, pc}
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	da04      	bge.n	800bd9e <_puts_r+0x86>
 800bd94:	69a2      	ldr	r2, [r4, #24]
 800bd96:	429a      	cmp	r2, r3
 800bd98:	dc06      	bgt.n	800bda8 <_puts_r+0x90>
 800bd9a:	290a      	cmp	r1, #10
 800bd9c:	d004      	beq.n	800bda8 <_puts_r+0x90>
 800bd9e:	6823      	ldr	r3, [r4, #0]
 800bda0:	1c5a      	adds	r2, r3, #1
 800bda2:	6022      	str	r2, [r4, #0]
 800bda4:	7019      	strb	r1, [r3, #0]
 800bda6:	e7cf      	b.n	800bd48 <_puts_r+0x30>
 800bda8:	4622      	mov	r2, r4
 800bdaa:	4628      	mov	r0, r5
 800bdac:	f000 f8ce 	bl	800bf4c <__swbuf_r>
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	d1c9      	bne.n	800bd48 <_puts_r+0x30>
 800bdb4:	e7e9      	b.n	800bd8a <_puts_r+0x72>
 800bdb6:	6823      	ldr	r3, [r4, #0]
 800bdb8:	200a      	movs	r0, #10
 800bdba:	1c5a      	adds	r2, r3, #1
 800bdbc:	6022      	str	r2, [r4, #0]
 800bdbe:	7018      	strb	r0, [r3, #0]
 800bdc0:	e7e5      	b.n	800bd8e <_puts_r+0x76>
 800bdc2:	bf00      	nop
 800bdc4:	0800e048 	.word	0x0800e048
 800bdc8:	0800e068 	.word	0x0800e068
 800bdcc:	0800e028 	.word	0x0800e028

0800bdd0 <puts>:
 800bdd0:	4b02      	ldr	r3, [pc, #8]	; (800bddc <puts+0xc>)
 800bdd2:	4601      	mov	r1, r0
 800bdd4:	6818      	ldr	r0, [r3, #0]
 800bdd6:	f7ff bf9f 	b.w	800bd18 <_puts_r>
 800bdda:	bf00      	nop
 800bddc:	2000000c 	.word	0x2000000c

0800bde0 <setbuf>:
 800bde0:	2900      	cmp	r1, #0
 800bde2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bde6:	bf0c      	ite	eq
 800bde8:	2202      	moveq	r2, #2
 800bdea:	2200      	movne	r2, #0
 800bdec:	f000 b800 	b.w	800bdf0 <setvbuf>

0800bdf0 <setvbuf>:
 800bdf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bdf4:	461d      	mov	r5, r3
 800bdf6:	4b51      	ldr	r3, [pc, #324]	; (800bf3c <setvbuf+0x14c>)
 800bdf8:	681e      	ldr	r6, [r3, #0]
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	4690      	mov	r8, r2
 800be00:	b126      	cbz	r6, 800be0c <setvbuf+0x1c>
 800be02:	69b3      	ldr	r3, [r6, #24]
 800be04:	b913      	cbnz	r3, 800be0c <setvbuf+0x1c>
 800be06:	4630      	mov	r0, r6
 800be08:	f001 f896 	bl	800cf38 <__sinit>
 800be0c:	4b4c      	ldr	r3, [pc, #304]	; (800bf40 <setvbuf+0x150>)
 800be0e:	429c      	cmp	r4, r3
 800be10:	d152      	bne.n	800beb8 <setvbuf+0xc8>
 800be12:	6874      	ldr	r4, [r6, #4]
 800be14:	f1b8 0f02 	cmp.w	r8, #2
 800be18:	d006      	beq.n	800be28 <setvbuf+0x38>
 800be1a:	f1b8 0f01 	cmp.w	r8, #1
 800be1e:	f200 8089 	bhi.w	800bf34 <setvbuf+0x144>
 800be22:	2d00      	cmp	r5, #0
 800be24:	f2c0 8086 	blt.w	800bf34 <setvbuf+0x144>
 800be28:	4621      	mov	r1, r4
 800be2a:	4630      	mov	r0, r6
 800be2c:	f001 f81a 	bl	800ce64 <_fflush_r>
 800be30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be32:	b141      	cbz	r1, 800be46 <setvbuf+0x56>
 800be34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be38:	4299      	cmp	r1, r3
 800be3a:	d002      	beq.n	800be42 <setvbuf+0x52>
 800be3c:	4630      	mov	r0, r6
 800be3e:	f001 fc73 	bl	800d728 <_free_r>
 800be42:	2300      	movs	r3, #0
 800be44:	6363      	str	r3, [r4, #52]	; 0x34
 800be46:	2300      	movs	r3, #0
 800be48:	61a3      	str	r3, [r4, #24]
 800be4a:	6063      	str	r3, [r4, #4]
 800be4c:	89a3      	ldrh	r3, [r4, #12]
 800be4e:	061b      	lsls	r3, r3, #24
 800be50:	d503      	bpl.n	800be5a <setvbuf+0x6a>
 800be52:	6921      	ldr	r1, [r4, #16]
 800be54:	4630      	mov	r0, r6
 800be56:	f001 fc67 	bl	800d728 <_free_r>
 800be5a:	89a3      	ldrh	r3, [r4, #12]
 800be5c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800be60:	f023 0303 	bic.w	r3, r3, #3
 800be64:	f1b8 0f02 	cmp.w	r8, #2
 800be68:	81a3      	strh	r3, [r4, #12]
 800be6a:	d05d      	beq.n	800bf28 <setvbuf+0x138>
 800be6c:	ab01      	add	r3, sp, #4
 800be6e:	466a      	mov	r2, sp
 800be70:	4621      	mov	r1, r4
 800be72:	4630      	mov	r0, r6
 800be74:	f001 f8f8 	bl	800d068 <__swhatbuf_r>
 800be78:	89a3      	ldrh	r3, [r4, #12]
 800be7a:	4318      	orrs	r0, r3
 800be7c:	81a0      	strh	r0, [r4, #12]
 800be7e:	bb2d      	cbnz	r5, 800becc <setvbuf+0xdc>
 800be80:	9d00      	ldr	r5, [sp, #0]
 800be82:	4628      	mov	r0, r5
 800be84:	f001 f954 	bl	800d130 <malloc>
 800be88:	4607      	mov	r7, r0
 800be8a:	2800      	cmp	r0, #0
 800be8c:	d14e      	bne.n	800bf2c <setvbuf+0x13c>
 800be8e:	f8dd 9000 	ldr.w	r9, [sp]
 800be92:	45a9      	cmp	r9, r5
 800be94:	d13c      	bne.n	800bf10 <setvbuf+0x120>
 800be96:	f04f 30ff 	mov.w	r0, #4294967295
 800be9a:	89a3      	ldrh	r3, [r4, #12]
 800be9c:	f043 0302 	orr.w	r3, r3, #2
 800bea0:	81a3      	strh	r3, [r4, #12]
 800bea2:	2300      	movs	r3, #0
 800bea4:	60a3      	str	r3, [r4, #8]
 800bea6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800beaa:	6023      	str	r3, [r4, #0]
 800beac:	6123      	str	r3, [r4, #16]
 800beae:	2301      	movs	r3, #1
 800beb0:	6163      	str	r3, [r4, #20]
 800beb2:	b003      	add	sp, #12
 800beb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800beb8:	4b22      	ldr	r3, [pc, #136]	; (800bf44 <setvbuf+0x154>)
 800beba:	429c      	cmp	r4, r3
 800bebc:	d101      	bne.n	800bec2 <setvbuf+0xd2>
 800bebe:	68b4      	ldr	r4, [r6, #8]
 800bec0:	e7a8      	b.n	800be14 <setvbuf+0x24>
 800bec2:	4b21      	ldr	r3, [pc, #132]	; (800bf48 <setvbuf+0x158>)
 800bec4:	429c      	cmp	r4, r3
 800bec6:	bf08      	it	eq
 800bec8:	68f4      	ldreq	r4, [r6, #12]
 800beca:	e7a3      	b.n	800be14 <setvbuf+0x24>
 800becc:	2f00      	cmp	r7, #0
 800bece:	d0d8      	beq.n	800be82 <setvbuf+0x92>
 800bed0:	69b3      	ldr	r3, [r6, #24]
 800bed2:	b913      	cbnz	r3, 800beda <setvbuf+0xea>
 800bed4:	4630      	mov	r0, r6
 800bed6:	f001 f82f 	bl	800cf38 <__sinit>
 800beda:	f1b8 0f01 	cmp.w	r8, #1
 800bede:	bf08      	it	eq
 800bee0:	89a3      	ldrheq	r3, [r4, #12]
 800bee2:	6027      	str	r7, [r4, #0]
 800bee4:	bf04      	itt	eq
 800bee6:	f043 0301 	orreq.w	r3, r3, #1
 800beea:	81a3      	strheq	r3, [r4, #12]
 800beec:	89a3      	ldrh	r3, [r4, #12]
 800beee:	f013 0008 	ands.w	r0, r3, #8
 800bef2:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800bef6:	d01b      	beq.n	800bf30 <setvbuf+0x140>
 800bef8:	f013 0001 	ands.w	r0, r3, #1
 800befc:	bf18      	it	ne
 800befe:	426d      	negne	r5, r5
 800bf00:	f04f 0300 	mov.w	r3, #0
 800bf04:	bf1d      	ittte	ne
 800bf06:	60a3      	strne	r3, [r4, #8]
 800bf08:	61a5      	strne	r5, [r4, #24]
 800bf0a:	4618      	movne	r0, r3
 800bf0c:	60a5      	streq	r5, [r4, #8]
 800bf0e:	e7d0      	b.n	800beb2 <setvbuf+0xc2>
 800bf10:	4648      	mov	r0, r9
 800bf12:	f001 f90d 	bl	800d130 <malloc>
 800bf16:	4607      	mov	r7, r0
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	d0bc      	beq.n	800be96 <setvbuf+0xa6>
 800bf1c:	89a3      	ldrh	r3, [r4, #12]
 800bf1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf22:	81a3      	strh	r3, [r4, #12]
 800bf24:	464d      	mov	r5, r9
 800bf26:	e7d3      	b.n	800bed0 <setvbuf+0xe0>
 800bf28:	2000      	movs	r0, #0
 800bf2a:	e7b6      	b.n	800be9a <setvbuf+0xaa>
 800bf2c:	46a9      	mov	r9, r5
 800bf2e:	e7f5      	b.n	800bf1c <setvbuf+0x12c>
 800bf30:	60a0      	str	r0, [r4, #8]
 800bf32:	e7be      	b.n	800beb2 <setvbuf+0xc2>
 800bf34:	f04f 30ff 	mov.w	r0, #4294967295
 800bf38:	e7bb      	b.n	800beb2 <setvbuf+0xc2>
 800bf3a:	bf00      	nop
 800bf3c:	2000000c 	.word	0x2000000c
 800bf40:	0800e048 	.word	0x0800e048
 800bf44:	0800e068 	.word	0x0800e068
 800bf48:	0800e028 	.word	0x0800e028

0800bf4c <__swbuf_r>:
 800bf4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4e:	460e      	mov	r6, r1
 800bf50:	4614      	mov	r4, r2
 800bf52:	4605      	mov	r5, r0
 800bf54:	b118      	cbz	r0, 800bf5e <__swbuf_r+0x12>
 800bf56:	6983      	ldr	r3, [r0, #24]
 800bf58:	b90b      	cbnz	r3, 800bf5e <__swbuf_r+0x12>
 800bf5a:	f000 ffed 	bl	800cf38 <__sinit>
 800bf5e:	4b21      	ldr	r3, [pc, #132]	; (800bfe4 <__swbuf_r+0x98>)
 800bf60:	429c      	cmp	r4, r3
 800bf62:	d12a      	bne.n	800bfba <__swbuf_r+0x6e>
 800bf64:	686c      	ldr	r4, [r5, #4]
 800bf66:	69a3      	ldr	r3, [r4, #24]
 800bf68:	60a3      	str	r3, [r4, #8]
 800bf6a:	89a3      	ldrh	r3, [r4, #12]
 800bf6c:	071a      	lsls	r2, r3, #28
 800bf6e:	d52e      	bpl.n	800bfce <__swbuf_r+0x82>
 800bf70:	6923      	ldr	r3, [r4, #16]
 800bf72:	b363      	cbz	r3, 800bfce <__swbuf_r+0x82>
 800bf74:	6923      	ldr	r3, [r4, #16]
 800bf76:	6820      	ldr	r0, [r4, #0]
 800bf78:	1ac0      	subs	r0, r0, r3
 800bf7a:	6963      	ldr	r3, [r4, #20]
 800bf7c:	b2f6      	uxtb	r6, r6
 800bf7e:	4283      	cmp	r3, r0
 800bf80:	4637      	mov	r7, r6
 800bf82:	dc04      	bgt.n	800bf8e <__swbuf_r+0x42>
 800bf84:	4621      	mov	r1, r4
 800bf86:	4628      	mov	r0, r5
 800bf88:	f000 ff6c 	bl	800ce64 <_fflush_r>
 800bf8c:	bb28      	cbnz	r0, 800bfda <__swbuf_r+0x8e>
 800bf8e:	68a3      	ldr	r3, [r4, #8]
 800bf90:	3b01      	subs	r3, #1
 800bf92:	60a3      	str	r3, [r4, #8]
 800bf94:	6823      	ldr	r3, [r4, #0]
 800bf96:	1c5a      	adds	r2, r3, #1
 800bf98:	6022      	str	r2, [r4, #0]
 800bf9a:	701e      	strb	r6, [r3, #0]
 800bf9c:	6963      	ldr	r3, [r4, #20]
 800bf9e:	3001      	adds	r0, #1
 800bfa0:	4283      	cmp	r3, r0
 800bfa2:	d004      	beq.n	800bfae <__swbuf_r+0x62>
 800bfa4:	89a3      	ldrh	r3, [r4, #12]
 800bfa6:	07db      	lsls	r3, r3, #31
 800bfa8:	d519      	bpl.n	800bfde <__swbuf_r+0x92>
 800bfaa:	2e0a      	cmp	r6, #10
 800bfac:	d117      	bne.n	800bfde <__swbuf_r+0x92>
 800bfae:	4621      	mov	r1, r4
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f000 ff57 	bl	800ce64 <_fflush_r>
 800bfb6:	b190      	cbz	r0, 800bfde <__swbuf_r+0x92>
 800bfb8:	e00f      	b.n	800bfda <__swbuf_r+0x8e>
 800bfba:	4b0b      	ldr	r3, [pc, #44]	; (800bfe8 <__swbuf_r+0x9c>)
 800bfbc:	429c      	cmp	r4, r3
 800bfbe:	d101      	bne.n	800bfc4 <__swbuf_r+0x78>
 800bfc0:	68ac      	ldr	r4, [r5, #8]
 800bfc2:	e7d0      	b.n	800bf66 <__swbuf_r+0x1a>
 800bfc4:	4b09      	ldr	r3, [pc, #36]	; (800bfec <__swbuf_r+0xa0>)
 800bfc6:	429c      	cmp	r4, r3
 800bfc8:	bf08      	it	eq
 800bfca:	68ec      	ldreq	r4, [r5, #12]
 800bfcc:	e7cb      	b.n	800bf66 <__swbuf_r+0x1a>
 800bfce:	4621      	mov	r1, r4
 800bfd0:	4628      	mov	r0, r5
 800bfd2:	f000 f80d 	bl	800bff0 <__swsetup_r>
 800bfd6:	2800      	cmp	r0, #0
 800bfd8:	d0cc      	beq.n	800bf74 <__swbuf_r+0x28>
 800bfda:	f04f 37ff 	mov.w	r7, #4294967295
 800bfde:	4638      	mov	r0, r7
 800bfe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfe2:	bf00      	nop
 800bfe4:	0800e048 	.word	0x0800e048
 800bfe8:	0800e068 	.word	0x0800e068
 800bfec:	0800e028 	.word	0x0800e028

0800bff0 <__swsetup_r>:
 800bff0:	4b32      	ldr	r3, [pc, #200]	; (800c0bc <__swsetup_r+0xcc>)
 800bff2:	b570      	push	{r4, r5, r6, lr}
 800bff4:	681d      	ldr	r5, [r3, #0]
 800bff6:	4606      	mov	r6, r0
 800bff8:	460c      	mov	r4, r1
 800bffa:	b125      	cbz	r5, 800c006 <__swsetup_r+0x16>
 800bffc:	69ab      	ldr	r3, [r5, #24]
 800bffe:	b913      	cbnz	r3, 800c006 <__swsetup_r+0x16>
 800c000:	4628      	mov	r0, r5
 800c002:	f000 ff99 	bl	800cf38 <__sinit>
 800c006:	4b2e      	ldr	r3, [pc, #184]	; (800c0c0 <__swsetup_r+0xd0>)
 800c008:	429c      	cmp	r4, r3
 800c00a:	d10f      	bne.n	800c02c <__swsetup_r+0x3c>
 800c00c:	686c      	ldr	r4, [r5, #4]
 800c00e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c012:	b29a      	uxth	r2, r3
 800c014:	0715      	lsls	r5, r2, #28
 800c016:	d42c      	bmi.n	800c072 <__swsetup_r+0x82>
 800c018:	06d0      	lsls	r0, r2, #27
 800c01a:	d411      	bmi.n	800c040 <__swsetup_r+0x50>
 800c01c:	2209      	movs	r2, #9
 800c01e:	6032      	str	r2, [r6, #0]
 800c020:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c024:	81a3      	strh	r3, [r4, #12]
 800c026:	f04f 30ff 	mov.w	r0, #4294967295
 800c02a:	e03e      	b.n	800c0aa <__swsetup_r+0xba>
 800c02c:	4b25      	ldr	r3, [pc, #148]	; (800c0c4 <__swsetup_r+0xd4>)
 800c02e:	429c      	cmp	r4, r3
 800c030:	d101      	bne.n	800c036 <__swsetup_r+0x46>
 800c032:	68ac      	ldr	r4, [r5, #8]
 800c034:	e7eb      	b.n	800c00e <__swsetup_r+0x1e>
 800c036:	4b24      	ldr	r3, [pc, #144]	; (800c0c8 <__swsetup_r+0xd8>)
 800c038:	429c      	cmp	r4, r3
 800c03a:	bf08      	it	eq
 800c03c:	68ec      	ldreq	r4, [r5, #12]
 800c03e:	e7e6      	b.n	800c00e <__swsetup_r+0x1e>
 800c040:	0751      	lsls	r1, r2, #29
 800c042:	d512      	bpl.n	800c06a <__swsetup_r+0x7a>
 800c044:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c046:	b141      	cbz	r1, 800c05a <__swsetup_r+0x6a>
 800c048:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c04c:	4299      	cmp	r1, r3
 800c04e:	d002      	beq.n	800c056 <__swsetup_r+0x66>
 800c050:	4630      	mov	r0, r6
 800c052:	f001 fb69 	bl	800d728 <_free_r>
 800c056:	2300      	movs	r3, #0
 800c058:	6363      	str	r3, [r4, #52]	; 0x34
 800c05a:	89a3      	ldrh	r3, [r4, #12]
 800c05c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c060:	81a3      	strh	r3, [r4, #12]
 800c062:	2300      	movs	r3, #0
 800c064:	6063      	str	r3, [r4, #4]
 800c066:	6923      	ldr	r3, [r4, #16]
 800c068:	6023      	str	r3, [r4, #0]
 800c06a:	89a3      	ldrh	r3, [r4, #12]
 800c06c:	f043 0308 	orr.w	r3, r3, #8
 800c070:	81a3      	strh	r3, [r4, #12]
 800c072:	6923      	ldr	r3, [r4, #16]
 800c074:	b94b      	cbnz	r3, 800c08a <__swsetup_r+0x9a>
 800c076:	89a3      	ldrh	r3, [r4, #12]
 800c078:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c07c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c080:	d003      	beq.n	800c08a <__swsetup_r+0x9a>
 800c082:	4621      	mov	r1, r4
 800c084:	4630      	mov	r0, r6
 800c086:	f001 f813 	bl	800d0b0 <__smakebuf_r>
 800c08a:	89a2      	ldrh	r2, [r4, #12]
 800c08c:	f012 0301 	ands.w	r3, r2, #1
 800c090:	d00c      	beq.n	800c0ac <__swsetup_r+0xbc>
 800c092:	2300      	movs	r3, #0
 800c094:	60a3      	str	r3, [r4, #8]
 800c096:	6963      	ldr	r3, [r4, #20]
 800c098:	425b      	negs	r3, r3
 800c09a:	61a3      	str	r3, [r4, #24]
 800c09c:	6923      	ldr	r3, [r4, #16]
 800c09e:	b953      	cbnz	r3, 800c0b6 <__swsetup_r+0xc6>
 800c0a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c0a8:	d1ba      	bne.n	800c020 <__swsetup_r+0x30>
 800c0aa:	bd70      	pop	{r4, r5, r6, pc}
 800c0ac:	0792      	lsls	r2, r2, #30
 800c0ae:	bf58      	it	pl
 800c0b0:	6963      	ldrpl	r3, [r4, #20]
 800c0b2:	60a3      	str	r3, [r4, #8]
 800c0b4:	e7f2      	b.n	800c09c <__swsetup_r+0xac>
 800c0b6:	2000      	movs	r0, #0
 800c0b8:	e7f7      	b.n	800c0aa <__swsetup_r+0xba>
 800c0ba:	bf00      	nop
 800c0bc:	2000000c 	.word	0x2000000c
 800c0c0:	0800e048 	.word	0x0800e048
 800c0c4:	0800e068 	.word	0x0800e068
 800c0c8:	0800e028 	.word	0x0800e028

0800c0cc <quorem>:
 800c0cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d0:	6903      	ldr	r3, [r0, #16]
 800c0d2:	690c      	ldr	r4, [r1, #16]
 800c0d4:	42a3      	cmp	r3, r4
 800c0d6:	4680      	mov	r8, r0
 800c0d8:	f2c0 8082 	blt.w	800c1e0 <quorem+0x114>
 800c0dc:	3c01      	subs	r4, #1
 800c0de:	f101 0714 	add.w	r7, r1, #20
 800c0e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c0e6:	f100 0614 	add.w	r6, r0, #20
 800c0ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c0ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c0f2:	eb06 030c 	add.w	r3, r6, ip
 800c0f6:	3501      	adds	r5, #1
 800c0f8:	eb07 090c 	add.w	r9, r7, ip
 800c0fc:	9301      	str	r3, [sp, #4]
 800c0fe:	fbb0 f5f5 	udiv	r5, r0, r5
 800c102:	b395      	cbz	r5, 800c16a <quorem+0x9e>
 800c104:	f04f 0a00 	mov.w	sl, #0
 800c108:	4638      	mov	r0, r7
 800c10a:	46b6      	mov	lr, r6
 800c10c:	46d3      	mov	fp, sl
 800c10e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c112:	b293      	uxth	r3, r2
 800c114:	fb05 a303 	mla	r3, r5, r3, sl
 800c118:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	ebab 0303 	sub.w	r3, fp, r3
 800c122:	0c12      	lsrs	r2, r2, #16
 800c124:	f8de b000 	ldr.w	fp, [lr]
 800c128:	fb05 a202 	mla	r2, r5, r2, sl
 800c12c:	fa13 f38b 	uxtah	r3, r3, fp
 800c130:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c134:	fa1f fb82 	uxth.w	fp, r2
 800c138:	f8de 2000 	ldr.w	r2, [lr]
 800c13c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c140:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c144:	b29b      	uxth	r3, r3
 800c146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c14a:	4581      	cmp	r9, r0
 800c14c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c150:	f84e 3b04 	str.w	r3, [lr], #4
 800c154:	d2db      	bcs.n	800c10e <quorem+0x42>
 800c156:	f856 300c 	ldr.w	r3, [r6, ip]
 800c15a:	b933      	cbnz	r3, 800c16a <quorem+0x9e>
 800c15c:	9b01      	ldr	r3, [sp, #4]
 800c15e:	3b04      	subs	r3, #4
 800c160:	429e      	cmp	r6, r3
 800c162:	461a      	mov	r2, r3
 800c164:	d330      	bcc.n	800c1c8 <quorem+0xfc>
 800c166:	f8c8 4010 	str.w	r4, [r8, #16]
 800c16a:	4640      	mov	r0, r8
 800c16c:	f001 fa08 	bl	800d580 <__mcmp>
 800c170:	2800      	cmp	r0, #0
 800c172:	db25      	blt.n	800c1c0 <quorem+0xf4>
 800c174:	3501      	adds	r5, #1
 800c176:	4630      	mov	r0, r6
 800c178:	f04f 0c00 	mov.w	ip, #0
 800c17c:	f857 2b04 	ldr.w	r2, [r7], #4
 800c180:	f8d0 e000 	ldr.w	lr, [r0]
 800c184:	b293      	uxth	r3, r2
 800c186:	ebac 0303 	sub.w	r3, ip, r3
 800c18a:	0c12      	lsrs	r2, r2, #16
 800c18c:	fa13 f38e 	uxtah	r3, r3, lr
 800c190:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c194:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c198:	b29b      	uxth	r3, r3
 800c19a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c19e:	45b9      	cmp	r9, r7
 800c1a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c1a4:	f840 3b04 	str.w	r3, [r0], #4
 800c1a8:	d2e8      	bcs.n	800c17c <quorem+0xb0>
 800c1aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c1ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c1b2:	b92a      	cbnz	r2, 800c1c0 <quorem+0xf4>
 800c1b4:	3b04      	subs	r3, #4
 800c1b6:	429e      	cmp	r6, r3
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	d30b      	bcc.n	800c1d4 <quorem+0x108>
 800c1bc:	f8c8 4010 	str.w	r4, [r8, #16]
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	b003      	add	sp, #12
 800c1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1c8:	6812      	ldr	r2, [r2, #0]
 800c1ca:	3b04      	subs	r3, #4
 800c1cc:	2a00      	cmp	r2, #0
 800c1ce:	d1ca      	bne.n	800c166 <quorem+0x9a>
 800c1d0:	3c01      	subs	r4, #1
 800c1d2:	e7c5      	b.n	800c160 <quorem+0x94>
 800c1d4:	6812      	ldr	r2, [r2, #0]
 800c1d6:	3b04      	subs	r3, #4
 800c1d8:	2a00      	cmp	r2, #0
 800c1da:	d1ef      	bne.n	800c1bc <quorem+0xf0>
 800c1dc:	3c01      	subs	r4, #1
 800c1de:	e7ea      	b.n	800c1b6 <quorem+0xea>
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	e7ee      	b.n	800c1c2 <quorem+0xf6>
 800c1e4:	0000      	movs	r0, r0
	...

0800c1e8 <_dtoa_r>:
 800c1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ec:	ec57 6b10 	vmov	r6, r7, d0
 800c1f0:	b097      	sub	sp, #92	; 0x5c
 800c1f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c1f4:	9106      	str	r1, [sp, #24]
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	920b      	str	r2, [sp, #44]	; 0x2c
 800c1fa:	9312      	str	r3, [sp, #72]	; 0x48
 800c1fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c200:	e9cd 6700 	strd	r6, r7, [sp]
 800c204:	b93d      	cbnz	r5, 800c216 <_dtoa_r+0x2e>
 800c206:	2010      	movs	r0, #16
 800c208:	f000 ff92 	bl	800d130 <malloc>
 800c20c:	6260      	str	r0, [r4, #36]	; 0x24
 800c20e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c212:	6005      	str	r5, [r0, #0]
 800c214:	60c5      	str	r5, [r0, #12]
 800c216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c218:	6819      	ldr	r1, [r3, #0]
 800c21a:	b151      	cbz	r1, 800c232 <_dtoa_r+0x4a>
 800c21c:	685a      	ldr	r2, [r3, #4]
 800c21e:	604a      	str	r2, [r1, #4]
 800c220:	2301      	movs	r3, #1
 800c222:	4093      	lsls	r3, r2
 800c224:	608b      	str	r3, [r1, #8]
 800c226:	4620      	mov	r0, r4
 800c228:	f000 ffc9 	bl	800d1be <_Bfree>
 800c22c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c22e:	2200      	movs	r2, #0
 800c230:	601a      	str	r2, [r3, #0]
 800c232:	1e3b      	subs	r3, r7, #0
 800c234:	bfbb      	ittet	lt
 800c236:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c23a:	9301      	strlt	r3, [sp, #4]
 800c23c:	2300      	movge	r3, #0
 800c23e:	2201      	movlt	r2, #1
 800c240:	bfac      	ite	ge
 800c242:	f8c8 3000 	strge.w	r3, [r8]
 800c246:	f8c8 2000 	strlt.w	r2, [r8]
 800c24a:	4baf      	ldr	r3, [pc, #700]	; (800c508 <_dtoa_r+0x320>)
 800c24c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c250:	ea33 0308 	bics.w	r3, r3, r8
 800c254:	d114      	bne.n	800c280 <_dtoa_r+0x98>
 800c256:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c258:	f242 730f 	movw	r3, #9999	; 0x270f
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	9b00      	ldr	r3, [sp, #0]
 800c260:	b923      	cbnz	r3, 800c26c <_dtoa_r+0x84>
 800c262:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c266:	2800      	cmp	r0, #0
 800c268:	f000 8542 	beq.w	800ccf0 <_dtoa_r+0xb08>
 800c26c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c26e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c51c <_dtoa_r+0x334>
 800c272:	2b00      	cmp	r3, #0
 800c274:	f000 8544 	beq.w	800cd00 <_dtoa_r+0xb18>
 800c278:	f10b 0303 	add.w	r3, fp, #3
 800c27c:	f000 bd3e 	b.w	800ccfc <_dtoa_r+0xb14>
 800c280:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c284:	2200      	movs	r2, #0
 800c286:	2300      	movs	r3, #0
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	f7f4 fc1c 	bl	8000ac8 <__aeabi_dcmpeq>
 800c290:	4681      	mov	r9, r0
 800c292:	b168      	cbz	r0, 800c2b0 <_dtoa_r+0xc8>
 800c294:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c296:	2301      	movs	r3, #1
 800c298:	6013      	str	r3, [r2, #0]
 800c29a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	f000 8524 	beq.w	800ccea <_dtoa_r+0xb02>
 800c2a2:	4b9a      	ldr	r3, [pc, #616]	; (800c50c <_dtoa_r+0x324>)
 800c2a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2a6:	f103 3bff 	add.w	fp, r3, #4294967295
 800c2aa:	6013      	str	r3, [r2, #0]
 800c2ac:	f000 bd28 	b.w	800cd00 <_dtoa_r+0xb18>
 800c2b0:	aa14      	add	r2, sp, #80	; 0x50
 800c2b2:	a915      	add	r1, sp, #84	; 0x54
 800c2b4:	ec47 6b10 	vmov	d0, r6, r7
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f001 f9d8 	bl	800d66e <__d2b>
 800c2be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c2c2:	9004      	str	r0, [sp, #16]
 800c2c4:	2d00      	cmp	r5, #0
 800c2c6:	d07c      	beq.n	800c3c2 <_dtoa_r+0x1da>
 800c2c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c2cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c2d0:	46b2      	mov	sl, r6
 800c2d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c2d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c2da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c2de:	2200      	movs	r2, #0
 800c2e0:	4b8b      	ldr	r3, [pc, #556]	; (800c510 <_dtoa_r+0x328>)
 800c2e2:	4650      	mov	r0, sl
 800c2e4:	4659      	mov	r1, fp
 800c2e6:	f7f3 ffcf 	bl	8000288 <__aeabi_dsub>
 800c2ea:	a381      	add	r3, pc, #516	; (adr r3, 800c4f0 <_dtoa_r+0x308>)
 800c2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f0:	f7f4 f982 	bl	80005f8 <__aeabi_dmul>
 800c2f4:	a380      	add	r3, pc, #512	; (adr r3, 800c4f8 <_dtoa_r+0x310>)
 800c2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fa:	f7f3 ffc7 	bl	800028c <__adddf3>
 800c2fe:	4606      	mov	r6, r0
 800c300:	4628      	mov	r0, r5
 800c302:	460f      	mov	r7, r1
 800c304:	f7f4 f90e 	bl	8000524 <__aeabi_i2d>
 800c308:	a37d      	add	r3, pc, #500	; (adr r3, 800c500 <_dtoa_r+0x318>)
 800c30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30e:	f7f4 f973 	bl	80005f8 <__aeabi_dmul>
 800c312:	4602      	mov	r2, r0
 800c314:	460b      	mov	r3, r1
 800c316:	4630      	mov	r0, r6
 800c318:	4639      	mov	r1, r7
 800c31a:	f7f3 ffb7 	bl	800028c <__adddf3>
 800c31e:	4606      	mov	r6, r0
 800c320:	460f      	mov	r7, r1
 800c322:	f7f4 fc19 	bl	8000b58 <__aeabi_d2iz>
 800c326:	2200      	movs	r2, #0
 800c328:	4682      	mov	sl, r0
 800c32a:	2300      	movs	r3, #0
 800c32c:	4630      	mov	r0, r6
 800c32e:	4639      	mov	r1, r7
 800c330:	f7f4 fbd4 	bl	8000adc <__aeabi_dcmplt>
 800c334:	b148      	cbz	r0, 800c34a <_dtoa_r+0x162>
 800c336:	4650      	mov	r0, sl
 800c338:	f7f4 f8f4 	bl	8000524 <__aeabi_i2d>
 800c33c:	4632      	mov	r2, r6
 800c33e:	463b      	mov	r3, r7
 800c340:	f7f4 fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c344:	b908      	cbnz	r0, 800c34a <_dtoa_r+0x162>
 800c346:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c34a:	f1ba 0f16 	cmp.w	sl, #22
 800c34e:	d859      	bhi.n	800c404 <_dtoa_r+0x21c>
 800c350:	4970      	ldr	r1, [pc, #448]	; (800c514 <_dtoa_r+0x32c>)
 800c352:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c356:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c35a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c35e:	f7f4 fbdb 	bl	8000b18 <__aeabi_dcmpgt>
 800c362:	2800      	cmp	r0, #0
 800c364:	d050      	beq.n	800c408 <_dtoa_r+0x220>
 800c366:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c36a:	2300      	movs	r3, #0
 800c36c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c36e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c370:	1b5d      	subs	r5, r3, r5
 800c372:	f1b5 0801 	subs.w	r8, r5, #1
 800c376:	bf49      	itett	mi
 800c378:	f1c5 0301 	rsbmi	r3, r5, #1
 800c37c:	2300      	movpl	r3, #0
 800c37e:	9305      	strmi	r3, [sp, #20]
 800c380:	f04f 0800 	movmi.w	r8, #0
 800c384:	bf58      	it	pl
 800c386:	9305      	strpl	r3, [sp, #20]
 800c388:	f1ba 0f00 	cmp.w	sl, #0
 800c38c:	db3e      	blt.n	800c40c <_dtoa_r+0x224>
 800c38e:	2300      	movs	r3, #0
 800c390:	44d0      	add	r8, sl
 800c392:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c396:	9307      	str	r3, [sp, #28]
 800c398:	9b06      	ldr	r3, [sp, #24]
 800c39a:	2b09      	cmp	r3, #9
 800c39c:	f200 8090 	bhi.w	800c4c0 <_dtoa_r+0x2d8>
 800c3a0:	2b05      	cmp	r3, #5
 800c3a2:	bfc4      	itt	gt
 800c3a4:	3b04      	subgt	r3, #4
 800c3a6:	9306      	strgt	r3, [sp, #24]
 800c3a8:	9b06      	ldr	r3, [sp, #24]
 800c3aa:	f1a3 0302 	sub.w	r3, r3, #2
 800c3ae:	bfcc      	ite	gt
 800c3b0:	2500      	movgt	r5, #0
 800c3b2:	2501      	movle	r5, #1
 800c3b4:	2b03      	cmp	r3, #3
 800c3b6:	f200 808f 	bhi.w	800c4d8 <_dtoa_r+0x2f0>
 800c3ba:	e8df f003 	tbb	[pc, r3]
 800c3be:	7f7d      	.short	0x7f7d
 800c3c0:	7131      	.short	0x7131
 800c3c2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c3c6:	441d      	add	r5, r3
 800c3c8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c3cc:	2820      	cmp	r0, #32
 800c3ce:	dd13      	ble.n	800c3f8 <_dtoa_r+0x210>
 800c3d0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c3d4:	9b00      	ldr	r3, [sp, #0]
 800c3d6:	fa08 f800 	lsl.w	r8, r8, r0
 800c3da:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c3de:	fa23 f000 	lsr.w	r0, r3, r0
 800c3e2:	ea48 0000 	orr.w	r0, r8, r0
 800c3e6:	f7f4 f88d 	bl	8000504 <__aeabi_ui2d>
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	4682      	mov	sl, r0
 800c3ee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c3f2:	3d01      	subs	r5, #1
 800c3f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c3f6:	e772      	b.n	800c2de <_dtoa_r+0xf6>
 800c3f8:	9b00      	ldr	r3, [sp, #0]
 800c3fa:	f1c0 0020 	rsb	r0, r0, #32
 800c3fe:	fa03 f000 	lsl.w	r0, r3, r0
 800c402:	e7f0      	b.n	800c3e6 <_dtoa_r+0x1fe>
 800c404:	2301      	movs	r3, #1
 800c406:	e7b1      	b.n	800c36c <_dtoa_r+0x184>
 800c408:	900f      	str	r0, [sp, #60]	; 0x3c
 800c40a:	e7b0      	b.n	800c36e <_dtoa_r+0x186>
 800c40c:	9b05      	ldr	r3, [sp, #20]
 800c40e:	eba3 030a 	sub.w	r3, r3, sl
 800c412:	9305      	str	r3, [sp, #20]
 800c414:	f1ca 0300 	rsb	r3, sl, #0
 800c418:	9307      	str	r3, [sp, #28]
 800c41a:	2300      	movs	r3, #0
 800c41c:	930e      	str	r3, [sp, #56]	; 0x38
 800c41e:	e7bb      	b.n	800c398 <_dtoa_r+0x1b0>
 800c420:	2301      	movs	r3, #1
 800c422:	930a      	str	r3, [sp, #40]	; 0x28
 800c424:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c426:	2b00      	cmp	r3, #0
 800c428:	dd59      	ble.n	800c4de <_dtoa_r+0x2f6>
 800c42a:	9302      	str	r3, [sp, #8]
 800c42c:	4699      	mov	r9, r3
 800c42e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c430:	2200      	movs	r2, #0
 800c432:	6072      	str	r2, [r6, #4]
 800c434:	2204      	movs	r2, #4
 800c436:	f102 0014 	add.w	r0, r2, #20
 800c43a:	4298      	cmp	r0, r3
 800c43c:	6871      	ldr	r1, [r6, #4]
 800c43e:	d953      	bls.n	800c4e8 <_dtoa_r+0x300>
 800c440:	4620      	mov	r0, r4
 800c442:	f000 fe88 	bl	800d156 <_Balloc>
 800c446:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c448:	6030      	str	r0, [r6, #0]
 800c44a:	f1b9 0f0e 	cmp.w	r9, #14
 800c44e:	f8d3 b000 	ldr.w	fp, [r3]
 800c452:	f200 80e6 	bhi.w	800c622 <_dtoa_r+0x43a>
 800c456:	2d00      	cmp	r5, #0
 800c458:	f000 80e3 	beq.w	800c622 <_dtoa_r+0x43a>
 800c45c:	ed9d 7b00 	vldr	d7, [sp]
 800c460:	f1ba 0f00 	cmp.w	sl, #0
 800c464:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c468:	dd74      	ble.n	800c554 <_dtoa_r+0x36c>
 800c46a:	4a2a      	ldr	r2, [pc, #168]	; (800c514 <_dtoa_r+0x32c>)
 800c46c:	f00a 030f 	and.w	r3, sl, #15
 800c470:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c474:	ed93 7b00 	vldr	d7, [r3]
 800c478:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c47c:	06f0      	lsls	r0, r6, #27
 800c47e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c482:	d565      	bpl.n	800c550 <_dtoa_r+0x368>
 800c484:	4b24      	ldr	r3, [pc, #144]	; (800c518 <_dtoa_r+0x330>)
 800c486:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c48a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c48e:	f7f4 f9dd 	bl	800084c <__aeabi_ddiv>
 800c492:	e9cd 0100 	strd	r0, r1, [sp]
 800c496:	f006 060f 	and.w	r6, r6, #15
 800c49a:	2503      	movs	r5, #3
 800c49c:	4f1e      	ldr	r7, [pc, #120]	; (800c518 <_dtoa_r+0x330>)
 800c49e:	e04c      	b.n	800c53a <_dtoa_r+0x352>
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c4a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4a6:	4453      	add	r3, sl
 800c4a8:	f103 0901 	add.w	r9, r3, #1
 800c4ac:	9302      	str	r3, [sp, #8]
 800c4ae:	464b      	mov	r3, r9
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	bfb8      	it	lt
 800c4b4:	2301      	movlt	r3, #1
 800c4b6:	e7ba      	b.n	800c42e <_dtoa_r+0x246>
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	e7b2      	b.n	800c422 <_dtoa_r+0x23a>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	e7f0      	b.n	800c4a2 <_dtoa_r+0x2ba>
 800c4c0:	2501      	movs	r5, #1
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	9306      	str	r3, [sp, #24]
 800c4c6:	950a      	str	r5, [sp, #40]	; 0x28
 800c4c8:	f04f 33ff 	mov.w	r3, #4294967295
 800c4cc:	9302      	str	r3, [sp, #8]
 800c4ce:	4699      	mov	r9, r3
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	2312      	movs	r3, #18
 800c4d4:	920b      	str	r2, [sp, #44]	; 0x2c
 800c4d6:	e7aa      	b.n	800c42e <_dtoa_r+0x246>
 800c4d8:	2301      	movs	r3, #1
 800c4da:	930a      	str	r3, [sp, #40]	; 0x28
 800c4dc:	e7f4      	b.n	800c4c8 <_dtoa_r+0x2e0>
 800c4de:	2301      	movs	r3, #1
 800c4e0:	9302      	str	r3, [sp, #8]
 800c4e2:	4699      	mov	r9, r3
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	e7f5      	b.n	800c4d4 <_dtoa_r+0x2ec>
 800c4e8:	3101      	adds	r1, #1
 800c4ea:	6071      	str	r1, [r6, #4]
 800c4ec:	0052      	lsls	r2, r2, #1
 800c4ee:	e7a2      	b.n	800c436 <_dtoa_r+0x24e>
 800c4f0:	636f4361 	.word	0x636f4361
 800c4f4:	3fd287a7 	.word	0x3fd287a7
 800c4f8:	8b60c8b3 	.word	0x8b60c8b3
 800c4fc:	3fc68a28 	.word	0x3fc68a28
 800c500:	509f79fb 	.word	0x509f79fb
 800c504:	3fd34413 	.word	0x3fd34413
 800c508:	7ff00000 	.word	0x7ff00000
 800c50c:	0800dff5 	.word	0x0800dff5
 800c510:	3ff80000 	.word	0x3ff80000
 800c514:	0800e0b0 	.word	0x0800e0b0
 800c518:	0800e088 	.word	0x0800e088
 800c51c:	0800e021 	.word	0x0800e021
 800c520:	07f1      	lsls	r1, r6, #31
 800c522:	d508      	bpl.n	800c536 <_dtoa_r+0x34e>
 800c524:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c52c:	f7f4 f864 	bl	80005f8 <__aeabi_dmul>
 800c530:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c534:	3501      	adds	r5, #1
 800c536:	1076      	asrs	r6, r6, #1
 800c538:	3708      	adds	r7, #8
 800c53a:	2e00      	cmp	r6, #0
 800c53c:	d1f0      	bne.n	800c520 <_dtoa_r+0x338>
 800c53e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c542:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c546:	f7f4 f981 	bl	800084c <__aeabi_ddiv>
 800c54a:	e9cd 0100 	strd	r0, r1, [sp]
 800c54e:	e01a      	b.n	800c586 <_dtoa_r+0x39e>
 800c550:	2502      	movs	r5, #2
 800c552:	e7a3      	b.n	800c49c <_dtoa_r+0x2b4>
 800c554:	f000 80a0 	beq.w	800c698 <_dtoa_r+0x4b0>
 800c558:	f1ca 0600 	rsb	r6, sl, #0
 800c55c:	4b9f      	ldr	r3, [pc, #636]	; (800c7dc <_dtoa_r+0x5f4>)
 800c55e:	4fa0      	ldr	r7, [pc, #640]	; (800c7e0 <_dtoa_r+0x5f8>)
 800c560:	f006 020f 	and.w	r2, r6, #15
 800c564:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c570:	f7f4 f842 	bl	80005f8 <__aeabi_dmul>
 800c574:	e9cd 0100 	strd	r0, r1, [sp]
 800c578:	1136      	asrs	r6, r6, #4
 800c57a:	2300      	movs	r3, #0
 800c57c:	2502      	movs	r5, #2
 800c57e:	2e00      	cmp	r6, #0
 800c580:	d17f      	bne.n	800c682 <_dtoa_r+0x49a>
 800c582:	2b00      	cmp	r3, #0
 800c584:	d1e1      	bne.n	800c54a <_dtoa_r+0x362>
 800c586:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c588:	2b00      	cmp	r3, #0
 800c58a:	f000 8087 	beq.w	800c69c <_dtoa_r+0x4b4>
 800c58e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c592:	2200      	movs	r2, #0
 800c594:	4b93      	ldr	r3, [pc, #588]	; (800c7e4 <_dtoa_r+0x5fc>)
 800c596:	4630      	mov	r0, r6
 800c598:	4639      	mov	r1, r7
 800c59a:	f7f4 fa9f 	bl	8000adc <__aeabi_dcmplt>
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	d07c      	beq.n	800c69c <_dtoa_r+0x4b4>
 800c5a2:	f1b9 0f00 	cmp.w	r9, #0
 800c5a6:	d079      	beq.n	800c69c <_dtoa_r+0x4b4>
 800c5a8:	9b02      	ldr	r3, [sp, #8]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	dd35      	ble.n	800c61a <_dtoa_r+0x432>
 800c5ae:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c5b2:	9308      	str	r3, [sp, #32]
 800c5b4:	4639      	mov	r1, r7
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	4b8b      	ldr	r3, [pc, #556]	; (800c7e8 <_dtoa_r+0x600>)
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	f7f4 f81c 	bl	80005f8 <__aeabi_dmul>
 800c5c0:	e9cd 0100 	strd	r0, r1, [sp]
 800c5c4:	9f02      	ldr	r7, [sp, #8]
 800c5c6:	3501      	adds	r5, #1
 800c5c8:	4628      	mov	r0, r5
 800c5ca:	f7f3 ffab 	bl	8000524 <__aeabi_i2d>
 800c5ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5d2:	f7f4 f811 	bl	80005f8 <__aeabi_dmul>
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	4b84      	ldr	r3, [pc, #528]	; (800c7ec <_dtoa_r+0x604>)
 800c5da:	f7f3 fe57 	bl	800028c <__adddf3>
 800c5de:	4605      	mov	r5, r0
 800c5e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c5e4:	2f00      	cmp	r7, #0
 800c5e6:	d15d      	bne.n	800c6a4 <_dtoa_r+0x4bc>
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	4b81      	ldr	r3, [pc, #516]	; (800c7f0 <_dtoa_r+0x608>)
 800c5ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5f0:	f7f3 fe4a 	bl	8000288 <__aeabi_dsub>
 800c5f4:	462a      	mov	r2, r5
 800c5f6:	4633      	mov	r3, r6
 800c5f8:	e9cd 0100 	strd	r0, r1, [sp]
 800c5fc:	f7f4 fa8c 	bl	8000b18 <__aeabi_dcmpgt>
 800c600:	2800      	cmp	r0, #0
 800c602:	f040 8288 	bne.w	800cb16 <_dtoa_r+0x92e>
 800c606:	462a      	mov	r2, r5
 800c608:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c60c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c610:	f7f4 fa64 	bl	8000adc <__aeabi_dcmplt>
 800c614:	2800      	cmp	r0, #0
 800c616:	f040 827c 	bne.w	800cb12 <_dtoa_r+0x92a>
 800c61a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c61e:	e9cd 2300 	strd	r2, r3, [sp]
 800c622:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c624:	2b00      	cmp	r3, #0
 800c626:	f2c0 8150 	blt.w	800c8ca <_dtoa_r+0x6e2>
 800c62a:	f1ba 0f0e 	cmp.w	sl, #14
 800c62e:	f300 814c 	bgt.w	800c8ca <_dtoa_r+0x6e2>
 800c632:	4b6a      	ldr	r3, [pc, #424]	; (800c7dc <_dtoa_r+0x5f4>)
 800c634:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c638:	ed93 7b00 	vldr	d7, [r3]
 800c63c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c63e:	2b00      	cmp	r3, #0
 800c640:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c644:	f280 80d8 	bge.w	800c7f8 <_dtoa_r+0x610>
 800c648:	f1b9 0f00 	cmp.w	r9, #0
 800c64c:	f300 80d4 	bgt.w	800c7f8 <_dtoa_r+0x610>
 800c650:	f040 825e 	bne.w	800cb10 <_dtoa_r+0x928>
 800c654:	2200      	movs	r2, #0
 800c656:	4b66      	ldr	r3, [pc, #408]	; (800c7f0 <_dtoa_r+0x608>)
 800c658:	ec51 0b17 	vmov	r0, r1, d7
 800c65c:	f7f3 ffcc 	bl	80005f8 <__aeabi_dmul>
 800c660:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c664:	f7f4 fa4e 	bl	8000b04 <__aeabi_dcmpge>
 800c668:	464f      	mov	r7, r9
 800c66a:	464e      	mov	r6, r9
 800c66c:	2800      	cmp	r0, #0
 800c66e:	f040 8234 	bne.w	800cada <_dtoa_r+0x8f2>
 800c672:	2331      	movs	r3, #49	; 0x31
 800c674:	f10b 0501 	add.w	r5, fp, #1
 800c678:	f88b 3000 	strb.w	r3, [fp]
 800c67c:	f10a 0a01 	add.w	sl, sl, #1
 800c680:	e22f      	b.n	800cae2 <_dtoa_r+0x8fa>
 800c682:	07f2      	lsls	r2, r6, #31
 800c684:	d505      	bpl.n	800c692 <_dtoa_r+0x4aa>
 800c686:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c68a:	f7f3 ffb5 	bl	80005f8 <__aeabi_dmul>
 800c68e:	3501      	adds	r5, #1
 800c690:	2301      	movs	r3, #1
 800c692:	1076      	asrs	r6, r6, #1
 800c694:	3708      	adds	r7, #8
 800c696:	e772      	b.n	800c57e <_dtoa_r+0x396>
 800c698:	2502      	movs	r5, #2
 800c69a:	e774      	b.n	800c586 <_dtoa_r+0x39e>
 800c69c:	f8cd a020 	str.w	sl, [sp, #32]
 800c6a0:	464f      	mov	r7, r9
 800c6a2:	e791      	b.n	800c5c8 <_dtoa_r+0x3e0>
 800c6a4:	4b4d      	ldr	r3, [pc, #308]	; (800c7dc <_dtoa_r+0x5f4>)
 800c6a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c6aa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c6ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d047      	beq.n	800c744 <_dtoa_r+0x55c>
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	460b      	mov	r3, r1
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	494e      	ldr	r1, [pc, #312]	; (800c7f4 <_dtoa_r+0x60c>)
 800c6bc:	f7f4 f8c6 	bl	800084c <__aeabi_ddiv>
 800c6c0:	462a      	mov	r2, r5
 800c6c2:	4633      	mov	r3, r6
 800c6c4:	f7f3 fde0 	bl	8000288 <__aeabi_dsub>
 800c6c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c6cc:	465d      	mov	r5, fp
 800c6ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6d2:	f7f4 fa41 	bl	8000b58 <__aeabi_d2iz>
 800c6d6:	4606      	mov	r6, r0
 800c6d8:	f7f3 ff24 	bl	8000524 <__aeabi_i2d>
 800c6dc:	4602      	mov	r2, r0
 800c6de:	460b      	mov	r3, r1
 800c6e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6e4:	f7f3 fdd0 	bl	8000288 <__aeabi_dsub>
 800c6e8:	3630      	adds	r6, #48	; 0x30
 800c6ea:	f805 6b01 	strb.w	r6, [r5], #1
 800c6ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c6f2:	e9cd 0100 	strd	r0, r1, [sp]
 800c6f6:	f7f4 f9f1 	bl	8000adc <__aeabi_dcmplt>
 800c6fa:	2800      	cmp	r0, #0
 800c6fc:	d163      	bne.n	800c7c6 <_dtoa_r+0x5de>
 800c6fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c702:	2000      	movs	r0, #0
 800c704:	4937      	ldr	r1, [pc, #220]	; (800c7e4 <_dtoa_r+0x5fc>)
 800c706:	f7f3 fdbf 	bl	8000288 <__aeabi_dsub>
 800c70a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c70e:	f7f4 f9e5 	bl	8000adc <__aeabi_dcmplt>
 800c712:	2800      	cmp	r0, #0
 800c714:	f040 80b7 	bne.w	800c886 <_dtoa_r+0x69e>
 800c718:	eba5 030b 	sub.w	r3, r5, fp
 800c71c:	429f      	cmp	r7, r3
 800c71e:	f77f af7c 	ble.w	800c61a <_dtoa_r+0x432>
 800c722:	2200      	movs	r2, #0
 800c724:	4b30      	ldr	r3, [pc, #192]	; (800c7e8 <_dtoa_r+0x600>)
 800c726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c72a:	f7f3 ff65 	bl	80005f8 <__aeabi_dmul>
 800c72e:	2200      	movs	r2, #0
 800c730:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c734:	4b2c      	ldr	r3, [pc, #176]	; (800c7e8 <_dtoa_r+0x600>)
 800c736:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c73a:	f7f3 ff5d 	bl	80005f8 <__aeabi_dmul>
 800c73e:	e9cd 0100 	strd	r0, r1, [sp]
 800c742:	e7c4      	b.n	800c6ce <_dtoa_r+0x4e6>
 800c744:	462a      	mov	r2, r5
 800c746:	4633      	mov	r3, r6
 800c748:	f7f3 ff56 	bl	80005f8 <__aeabi_dmul>
 800c74c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c750:	eb0b 0507 	add.w	r5, fp, r7
 800c754:	465e      	mov	r6, fp
 800c756:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c75a:	f7f4 f9fd 	bl	8000b58 <__aeabi_d2iz>
 800c75e:	4607      	mov	r7, r0
 800c760:	f7f3 fee0 	bl	8000524 <__aeabi_i2d>
 800c764:	3730      	adds	r7, #48	; 0x30
 800c766:	4602      	mov	r2, r0
 800c768:	460b      	mov	r3, r1
 800c76a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c76e:	f7f3 fd8b 	bl	8000288 <__aeabi_dsub>
 800c772:	f806 7b01 	strb.w	r7, [r6], #1
 800c776:	42ae      	cmp	r6, r5
 800c778:	e9cd 0100 	strd	r0, r1, [sp]
 800c77c:	f04f 0200 	mov.w	r2, #0
 800c780:	d126      	bne.n	800c7d0 <_dtoa_r+0x5e8>
 800c782:	4b1c      	ldr	r3, [pc, #112]	; (800c7f4 <_dtoa_r+0x60c>)
 800c784:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c788:	f7f3 fd80 	bl	800028c <__adddf3>
 800c78c:	4602      	mov	r2, r0
 800c78e:	460b      	mov	r3, r1
 800c790:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c794:	f7f4 f9c0 	bl	8000b18 <__aeabi_dcmpgt>
 800c798:	2800      	cmp	r0, #0
 800c79a:	d174      	bne.n	800c886 <_dtoa_r+0x69e>
 800c79c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	4914      	ldr	r1, [pc, #80]	; (800c7f4 <_dtoa_r+0x60c>)
 800c7a4:	f7f3 fd70 	bl	8000288 <__aeabi_dsub>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7b0:	f7f4 f994 	bl	8000adc <__aeabi_dcmplt>
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	f43f af30 	beq.w	800c61a <_dtoa_r+0x432>
 800c7ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c7be:	2b30      	cmp	r3, #48	; 0x30
 800c7c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800c7c4:	d002      	beq.n	800c7cc <_dtoa_r+0x5e4>
 800c7c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c7ca:	e04a      	b.n	800c862 <_dtoa_r+0x67a>
 800c7cc:	4615      	mov	r5, r2
 800c7ce:	e7f4      	b.n	800c7ba <_dtoa_r+0x5d2>
 800c7d0:	4b05      	ldr	r3, [pc, #20]	; (800c7e8 <_dtoa_r+0x600>)
 800c7d2:	f7f3 ff11 	bl	80005f8 <__aeabi_dmul>
 800c7d6:	e9cd 0100 	strd	r0, r1, [sp]
 800c7da:	e7bc      	b.n	800c756 <_dtoa_r+0x56e>
 800c7dc:	0800e0b0 	.word	0x0800e0b0
 800c7e0:	0800e088 	.word	0x0800e088
 800c7e4:	3ff00000 	.word	0x3ff00000
 800c7e8:	40240000 	.word	0x40240000
 800c7ec:	401c0000 	.word	0x401c0000
 800c7f0:	40140000 	.word	0x40140000
 800c7f4:	3fe00000 	.word	0x3fe00000
 800c7f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c7fc:	465d      	mov	r5, fp
 800c7fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c802:	4630      	mov	r0, r6
 800c804:	4639      	mov	r1, r7
 800c806:	f7f4 f821 	bl	800084c <__aeabi_ddiv>
 800c80a:	f7f4 f9a5 	bl	8000b58 <__aeabi_d2iz>
 800c80e:	4680      	mov	r8, r0
 800c810:	f7f3 fe88 	bl	8000524 <__aeabi_i2d>
 800c814:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c818:	f7f3 feee 	bl	80005f8 <__aeabi_dmul>
 800c81c:	4602      	mov	r2, r0
 800c81e:	460b      	mov	r3, r1
 800c820:	4630      	mov	r0, r6
 800c822:	4639      	mov	r1, r7
 800c824:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c828:	f7f3 fd2e 	bl	8000288 <__aeabi_dsub>
 800c82c:	f805 6b01 	strb.w	r6, [r5], #1
 800c830:	eba5 060b 	sub.w	r6, r5, fp
 800c834:	45b1      	cmp	r9, r6
 800c836:	4602      	mov	r2, r0
 800c838:	460b      	mov	r3, r1
 800c83a:	d139      	bne.n	800c8b0 <_dtoa_r+0x6c8>
 800c83c:	f7f3 fd26 	bl	800028c <__adddf3>
 800c840:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c844:	4606      	mov	r6, r0
 800c846:	460f      	mov	r7, r1
 800c848:	f7f4 f966 	bl	8000b18 <__aeabi_dcmpgt>
 800c84c:	b9c8      	cbnz	r0, 800c882 <_dtoa_r+0x69a>
 800c84e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c852:	4630      	mov	r0, r6
 800c854:	4639      	mov	r1, r7
 800c856:	f7f4 f937 	bl	8000ac8 <__aeabi_dcmpeq>
 800c85a:	b110      	cbz	r0, 800c862 <_dtoa_r+0x67a>
 800c85c:	f018 0f01 	tst.w	r8, #1
 800c860:	d10f      	bne.n	800c882 <_dtoa_r+0x69a>
 800c862:	9904      	ldr	r1, [sp, #16]
 800c864:	4620      	mov	r0, r4
 800c866:	f000 fcaa 	bl	800d1be <_Bfree>
 800c86a:	2300      	movs	r3, #0
 800c86c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c86e:	702b      	strb	r3, [r5, #0]
 800c870:	f10a 0301 	add.w	r3, sl, #1
 800c874:	6013      	str	r3, [r2, #0]
 800c876:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c878:	2b00      	cmp	r3, #0
 800c87a:	f000 8241 	beq.w	800cd00 <_dtoa_r+0xb18>
 800c87e:	601d      	str	r5, [r3, #0]
 800c880:	e23e      	b.n	800cd00 <_dtoa_r+0xb18>
 800c882:	f8cd a020 	str.w	sl, [sp, #32]
 800c886:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c88a:	2a39      	cmp	r2, #57	; 0x39
 800c88c:	f105 33ff 	add.w	r3, r5, #4294967295
 800c890:	d108      	bne.n	800c8a4 <_dtoa_r+0x6bc>
 800c892:	459b      	cmp	fp, r3
 800c894:	d10a      	bne.n	800c8ac <_dtoa_r+0x6c4>
 800c896:	9b08      	ldr	r3, [sp, #32]
 800c898:	3301      	adds	r3, #1
 800c89a:	9308      	str	r3, [sp, #32]
 800c89c:	2330      	movs	r3, #48	; 0x30
 800c89e:	f88b 3000 	strb.w	r3, [fp]
 800c8a2:	465b      	mov	r3, fp
 800c8a4:	781a      	ldrb	r2, [r3, #0]
 800c8a6:	3201      	adds	r2, #1
 800c8a8:	701a      	strb	r2, [r3, #0]
 800c8aa:	e78c      	b.n	800c7c6 <_dtoa_r+0x5de>
 800c8ac:	461d      	mov	r5, r3
 800c8ae:	e7ea      	b.n	800c886 <_dtoa_r+0x69e>
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	4b9b      	ldr	r3, [pc, #620]	; (800cb20 <_dtoa_r+0x938>)
 800c8b4:	f7f3 fea0 	bl	80005f8 <__aeabi_dmul>
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	4606      	mov	r6, r0
 800c8be:	460f      	mov	r7, r1
 800c8c0:	f7f4 f902 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8c4:	2800      	cmp	r0, #0
 800c8c6:	d09a      	beq.n	800c7fe <_dtoa_r+0x616>
 800c8c8:	e7cb      	b.n	800c862 <_dtoa_r+0x67a>
 800c8ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c8cc:	2a00      	cmp	r2, #0
 800c8ce:	f000 808b 	beq.w	800c9e8 <_dtoa_r+0x800>
 800c8d2:	9a06      	ldr	r2, [sp, #24]
 800c8d4:	2a01      	cmp	r2, #1
 800c8d6:	dc6e      	bgt.n	800c9b6 <_dtoa_r+0x7ce>
 800c8d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c8da:	2a00      	cmp	r2, #0
 800c8dc:	d067      	beq.n	800c9ae <_dtoa_r+0x7c6>
 800c8de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c8e2:	9f07      	ldr	r7, [sp, #28]
 800c8e4:	9d05      	ldr	r5, [sp, #20]
 800c8e6:	9a05      	ldr	r2, [sp, #20]
 800c8e8:	2101      	movs	r1, #1
 800c8ea:	441a      	add	r2, r3
 800c8ec:	4620      	mov	r0, r4
 800c8ee:	9205      	str	r2, [sp, #20]
 800c8f0:	4498      	add	r8, r3
 800c8f2:	f000 fd04 	bl	800d2fe <__i2b>
 800c8f6:	4606      	mov	r6, r0
 800c8f8:	2d00      	cmp	r5, #0
 800c8fa:	dd0c      	ble.n	800c916 <_dtoa_r+0x72e>
 800c8fc:	f1b8 0f00 	cmp.w	r8, #0
 800c900:	dd09      	ble.n	800c916 <_dtoa_r+0x72e>
 800c902:	4545      	cmp	r5, r8
 800c904:	9a05      	ldr	r2, [sp, #20]
 800c906:	462b      	mov	r3, r5
 800c908:	bfa8      	it	ge
 800c90a:	4643      	movge	r3, r8
 800c90c:	1ad2      	subs	r2, r2, r3
 800c90e:	9205      	str	r2, [sp, #20]
 800c910:	1aed      	subs	r5, r5, r3
 800c912:	eba8 0803 	sub.w	r8, r8, r3
 800c916:	9b07      	ldr	r3, [sp, #28]
 800c918:	b1eb      	cbz	r3, 800c956 <_dtoa_r+0x76e>
 800c91a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d067      	beq.n	800c9f0 <_dtoa_r+0x808>
 800c920:	b18f      	cbz	r7, 800c946 <_dtoa_r+0x75e>
 800c922:	4631      	mov	r1, r6
 800c924:	463a      	mov	r2, r7
 800c926:	4620      	mov	r0, r4
 800c928:	f000 fd88 	bl	800d43c <__pow5mult>
 800c92c:	9a04      	ldr	r2, [sp, #16]
 800c92e:	4601      	mov	r1, r0
 800c930:	4606      	mov	r6, r0
 800c932:	4620      	mov	r0, r4
 800c934:	f000 fcec 	bl	800d310 <__multiply>
 800c938:	9904      	ldr	r1, [sp, #16]
 800c93a:	9008      	str	r0, [sp, #32]
 800c93c:	4620      	mov	r0, r4
 800c93e:	f000 fc3e 	bl	800d1be <_Bfree>
 800c942:	9b08      	ldr	r3, [sp, #32]
 800c944:	9304      	str	r3, [sp, #16]
 800c946:	9b07      	ldr	r3, [sp, #28]
 800c948:	1bda      	subs	r2, r3, r7
 800c94a:	d004      	beq.n	800c956 <_dtoa_r+0x76e>
 800c94c:	9904      	ldr	r1, [sp, #16]
 800c94e:	4620      	mov	r0, r4
 800c950:	f000 fd74 	bl	800d43c <__pow5mult>
 800c954:	9004      	str	r0, [sp, #16]
 800c956:	2101      	movs	r1, #1
 800c958:	4620      	mov	r0, r4
 800c95a:	f000 fcd0 	bl	800d2fe <__i2b>
 800c95e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c960:	4607      	mov	r7, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	f000 81d0 	beq.w	800cd08 <_dtoa_r+0xb20>
 800c968:	461a      	mov	r2, r3
 800c96a:	4601      	mov	r1, r0
 800c96c:	4620      	mov	r0, r4
 800c96e:	f000 fd65 	bl	800d43c <__pow5mult>
 800c972:	9b06      	ldr	r3, [sp, #24]
 800c974:	2b01      	cmp	r3, #1
 800c976:	4607      	mov	r7, r0
 800c978:	dc40      	bgt.n	800c9fc <_dtoa_r+0x814>
 800c97a:	9b00      	ldr	r3, [sp, #0]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d139      	bne.n	800c9f4 <_dtoa_r+0x80c>
 800c980:	9b01      	ldr	r3, [sp, #4]
 800c982:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c986:	2b00      	cmp	r3, #0
 800c988:	d136      	bne.n	800c9f8 <_dtoa_r+0x810>
 800c98a:	9b01      	ldr	r3, [sp, #4]
 800c98c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c990:	0d1b      	lsrs	r3, r3, #20
 800c992:	051b      	lsls	r3, r3, #20
 800c994:	b12b      	cbz	r3, 800c9a2 <_dtoa_r+0x7ba>
 800c996:	9b05      	ldr	r3, [sp, #20]
 800c998:	3301      	adds	r3, #1
 800c99a:	9305      	str	r3, [sp, #20]
 800c99c:	f108 0801 	add.w	r8, r8, #1
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	9307      	str	r3, [sp, #28]
 800c9a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d12a      	bne.n	800ca00 <_dtoa_r+0x818>
 800c9aa:	2001      	movs	r0, #1
 800c9ac:	e030      	b.n	800ca10 <_dtoa_r+0x828>
 800c9ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c9b4:	e795      	b.n	800c8e2 <_dtoa_r+0x6fa>
 800c9b6:	9b07      	ldr	r3, [sp, #28]
 800c9b8:	f109 37ff 	add.w	r7, r9, #4294967295
 800c9bc:	42bb      	cmp	r3, r7
 800c9be:	bfbf      	itttt	lt
 800c9c0:	9b07      	ldrlt	r3, [sp, #28]
 800c9c2:	9707      	strlt	r7, [sp, #28]
 800c9c4:	1afa      	sublt	r2, r7, r3
 800c9c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c9c8:	bfbb      	ittet	lt
 800c9ca:	189b      	addlt	r3, r3, r2
 800c9cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c9ce:	1bdf      	subge	r7, r3, r7
 800c9d0:	2700      	movlt	r7, #0
 800c9d2:	f1b9 0f00 	cmp.w	r9, #0
 800c9d6:	bfb5      	itete	lt
 800c9d8:	9b05      	ldrlt	r3, [sp, #20]
 800c9da:	9d05      	ldrge	r5, [sp, #20]
 800c9dc:	eba3 0509 	sublt.w	r5, r3, r9
 800c9e0:	464b      	movge	r3, r9
 800c9e2:	bfb8      	it	lt
 800c9e4:	2300      	movlt	r3, #0
 800c9e6:	e77e      	b.n	800c8e6 <_dtoa_r+0x6fe>
 800c9e8:	9f07      	ldr	r7, [sp, #28]
 800c9ea:	9d05      	ldr	r5, [sp, #20]
 800c9ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c9ee:	e783      	b.n	800c8f8 <_dtoa_r+0x710>
 800c9f0:	9a07      	ldr	r2, [sp, #28]
 800c9f2:	e7ab      	b.n	800c94c <_dtoa_r+0x764>
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	e7d4      	b.n	800c9a2 <_dtoa_r+0x7ba>
 800c9f8:	9b00      	ldr	r3, [sp, #0]
 800c9fa:	e7d2      	b.n	800c9a2 <_dtoa_r+0x7ba>
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	9307      	str	r3, [sp, #28]
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ca06:	6918      	ldr	r0, [r3, #16]
 800ca08:	f000 fc2b 	bl	800d262 <__hi0bits>
 800ca0c:	f1c0 0020 	rsb	r0, r0, #32
 800ca10:	4440      	add	r0, r8
 800ca12:	f010 001f 	ands.w	r0, r0, #31
 800ca16:	d047      	beq.n	800caa8 <_dtoa_r+0x8c0>
 800ca18:	f1c0 0320 	rsb	r3, r0, #32
 800ca1c:	2b04      	cmp	r3, #4
 800ca1e:	dd3b      	ble.n	800ca98 <_dtoa_r+0x8b0>
 800ca20:	9b05      	ldr	r3, [sp, #20]
 800ca22:	f1c0 001c 	rsb	r0, r0, #28
 800ca26:	4403      	add	r3, r0
 800ca28:	9305      	str	r3, [sp, #20]
 800ca2a:	4405      	add	r5, r0
 800ca2c:	4480      	add	r8, r0
 800ca2e:	9b05      	ldr	r3, [sp, #20]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	dd05      	ble.n	800ca40 <_dtoa_r+0x858>
 800ca34:	461a      	mov	r2, r3
 800ca36:	9904      	ldr	r1, [sp, #16]
 800ca38:	4620      	mov	r0, r4
 800ca3a:	f000 fd4d 	bl	800d4d8 <__lshift>
 800ca3e:	9004      	str	r0, [sp, #16]
 800ca40:	f1b8 0f00 	cmp.w	r8, #0
 800ca44:	dd05      	ble.n	800ca52 <_dtoa_r+0x86a>
 800ca46:	4639      	mov	r1, r7
 800ca48:	4642      	mov	r2, r8
 800ca4a:	4620      	mov	r0, r4
 800ca4c:	f000 fd44 	bl	800d4d8 <__lshift>
 800ca50:	4607      	mov	r7, r0
 800ca52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca54:	b353      	cbz	r3, 800caac <_dtoa_r+0x8c4>
 800ca56:	4639      	mov	r1, r7
 800ca58:	9804      	ldr	r0, [sp, #16]
 800ca5a:	f000 fd91 	bl	800d580 <__mcmp>
 800ca5e:	2800      	cmp	r0, #0
 800ca60:	da24      	bge.n	800caac <_dtoa_r+0x8c4>
 800ca62:	2300      	movs	r3, #0
 800ca64:	220a      	movs	r2, #10
 800ca66:	9904      	ldr	r1, [sp, #16]
 800ca68:	4620      	mov	r0, r4
 800ca6a:	f000 fbbf 	bl	800d1ec <__multadd>
 800ca6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca70:	9004      	str	r0, [sp, #16]
 800ca72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f000 814d 	beq.w	800cd16 <_dtoa_r+0xb2e>
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	4631      	mov	r1, r6
 800ca80:	220a      	movs	r2, #10
 800ca82:	4620      	mov	r0, r4
 800ca84:	f000 fbb2 	bl	800d1ec <__multadd>
 800ca88:	9b02      	ldr	r3, [sp, #8]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	4606      	mov	r6, r0
 800ca8e:	dc4f      	bgt.n	800cb30 <_dtoa_r+0x948>
 800ca90:	9b06      	ldr	r3, [sp, #24]
 800ca92:	2b02      	cmp	r3, #2
 800ca94:	dd4c      	ble.n	800cb30 <_dtoa_r+0x948>
 800ca96:	e011      	b.n	800cabc <_dtoa_r+0x8d4>
 800ca98:	d0c9      	beq.n	800ca2e <_dtoa_r+0x846>
 800ca9a:	9a05      	ldr	r2, [sp, #20]
 800ca9c:	331c      	adds	r3, #28
 800ca9e:	441a      	add	r2, r3
 800caa0:	9205      	str	r2, [sp, #20]
 800caa2:	441d      	add	r5, r3
 800caa4:	4498      	add	r8, r3
 800caa6:	e7c2      	b.n	800ca2e <_dtoa_r+0x846>
 800caa8:	4603      	mov	r3, r0
 800caaa:	e7f6      	b.n	800ca9a <_dtoa_r+0x8b2>
 800caac:	f1b9 0f00 	cmp.w	r9, #0
 800cab0:	dc38      	bgt.n	800cb24 <_dtoa_r+0x93c>
 800cab2:	9b06      	ldr	r3, [sp, #24]
 800cab4:	2b02      	cmp	r3, #2
 800cab6:	dd35      	ble.n	800cb24 <_dtoa_r+0x93c>
 800cab8:	f8cd 9008 	str.w	r9, [sp, #8]
 800cabc:	9b02      	ldr	r3, [sp, #8]
 800cabe:	b963      	cbnz	r3, 800cada <_dtoa_r+0x8f2>
 800cac0:	4639      	mov	r1, r7
 800cac2:	2205      	movs	r2, #5
 800cac4:	4620      	mov	r0, r4
 800cac6:	f000 fb91 	bl	800d1ec <__multadd>
 800caca:	4601      	mov	r1, r0
 800cacc:	4607      	mov	r7, r0
 800cace:	9804      	ldr	r0, [sp, #16]
 800cad0:	f000 fd56 	bl	800d580 <__mcmp>
 800cad4:	2800      	cmp	r0, #0
 800cad6:	f73f adcc 	bgt.w	800c672 <_dtoa_r+0x48a>
 800cada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cadc:	465d      	mov	r5, fp
 800cade:	ea6f 0a03 	mvn.w	sl, r3
 800cae2:	f04f 0900 	mov.w	r9, #0
 800cae6:	4639      	mov	r1, r7
 800cae8:	4620      	mov	r0, r4
 800caea:	f000 fb68 	bl	800d1be <_Bfree>
 800caee:	2e00      	cmp	r6, #0
 800caf0:	f43f aeb7 	beq.w	800c862 <_dtoa_r+0x67a>
 800caf4:	f1b9 0f00 	cmp.w	r9, #0
 800caf8:	d005      	beq.n	800cb06 <_dtoa_r+0x91e>
 800cafa:	45b1      	cmp	r9, r6
 800cafc:	d003      	beq.n	800cb06 <_dtoa_r+0x91e>
 800cafe:	4649      	mov	r1, r9
 800cb00:	4620      	mov	r0, r4
 800cb02:	f000 fb5c 	bl	800d1be <_Bfree>
 800cb06:	4631      	mov	r1, r6
 800cb08:	4620      	mov	r0, r4
 800cb0a:	f000 fb58 	bl	800d1be <_Bfree>
 800cb0e:	e6a8      	b.n	800c862 <_dtoa_r+0x67a>
 800cb10:	2700      	movs	r7, #0
 800cb12:	463e      	mov	r6, r7
 800cb14:	e7e1      	b.n	800cada <_dtoa_r+0x8f2>
 800cb16:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cb1a:	463e      	mov	r6, r7
 800cb1c:	e5a9      	b.n	800c672 <_dtoa_r+0x48a>
 800cb1e:	bf00      	nop
 800cb20:	40240000 	.word	0x40240000
 800cb24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb26:	f8cd 9008 	str.w	r9, [sp, #8]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	f000 80fa 	beq.w	800cd24 <_dtoa_r+0xb3c>
 800cb30:	2d00      	cmp	r5, #0
 800cb32:	dd05      	ble.n	800cb40 <_dtoa_r+0x958>
 800cb34:	4631      	mov	r1, r6
 800cb36:	462a      	mov	r2, r5
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f000 fccd 	bl	800d4d8 <__lshift>
 800cb3e:	4606      	mov	r6, r0
 800cb40:	9b07      	ldr	r3, [sp, #28]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d04c      	beq.n	800cbe0 <_dtoa_r+0x9f8>
 800cb46:	6871      	ldr	r1, [r6, #4]
 800cb48:	4620      	mov	r0, r4
 800cb4a:	f000 fb04 	bl	800d156 <_Balloc>
 800cb4e:	6932      	ldr	r2, [r6, #16]
 800cb50:	3202      	adds	r2, #2
 800cb52:	4605      	mov	r5, r0
 800cb54:	0092      	lsls	r2, r2, #2
 800cb56:	f106 010c 	add.w	r1, r6, #12
 800cb5a:	300c      	adds	r0, #12
 800cb5c:	f000 faf0 	bl	800d140 <memcpy>
 800cb60:	2201      	movs	r2, #1
 800cb62:	4629      	mov	r1, r5
 800cb64:	4620      	mov	r0, r4
 800cb66:	f000 fcb7 	bl	800d4d8 <__lshift>
 800cb6a:	9b00      	ldr	r3, [sp, #0]
 800cb6c:	f8cd b014 	str.w	fp, [sp, #20]
 800cb70:	f003 0301 	and.w	r3, r3, #1
 800cb74:	46b1      	mov	r9, r6
 800cb76:	9307      	str	r3, [sp, #28]
 800cb78:	4606      	mov	r6, r0
 800cb7a:	4639      	mov	r1, r7
 800cb7c:	9804      	ldr	r0, [sp, #16]
 800cb7e:	f7ff faa5 	bl	800c0cc <quorem>
 800cb82:	4649      	mov	r1, r9
 800cb84:	4605      	mov	r5, r0
 800cb86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800cb8a:	9804      	ldr	r0, [sp, #16]
 800cb8c:	f000 fcf8 	bl	800d580 <__mcmp>
 800cb90:	4632      	mov	r2, r6
 800cb92:	9000      	str	r0, [sp, #0]
 800cb94:	4639      	mov	r1, r7
 800cb96:	4620      	mov	r0, r4
 800cb98:	f000 fd0c 	bl	800d5b4 <__mdiff>
 800cb9c:	68c3      	ldr	r3, [r0, #12]
 800cb9e:	4602      	mov	r2, r0
 800cba0:	bb03      	cbnz	r3, 800cbe4 <_dtoa_r+0x9fc>
 800cba2:	4601      	mov	r1, r0
 800cba4:	9008      	str	r0, [sp, #32]
 800cba6:	9804      	ldr	r0, [sp, #16]
 800cba8:	f000 fcea 	bl	800d580 <__mcmp>
 800cbac:	9a08      	ldr	r2, [sp, #32]
 800cbae:	4603      	mov	r3, r0
 800cbb0:	4611      	mov	r1, r2
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	9308      	str	r3, [sp, #32]
 800cbb6:	f000 fb02 	bl	800d1be <_Bfree>
 800cbba:	9b08      	ldr	r3, [sp, #32]
 800cbbc:	b9a3      	cbnz	r3, 800cbe8 <_dtoa_r+0xa00>
 800cbbe:	9a06      	ldr	r2, [sp, #24]
 800cbc0:	b992      	cbnz	r2, 800cbe8 <_dtoa_r+0xa00>
 800cbc2:	9a07      	ldr	r2, [sp, #28]
 800cbc4:	b982      	cbnz	r2, 800cbe8 <_dtoa_r+0xa00>
 800cbc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cbca:	d029      	beq.n	800cc20 <_dtoa_r+0xa38>
 800cbcc:	9b00      	ldr	r3, [sp, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	dd01      	ble.n	800cbd6 <_dtoa_r+0x9ee>
 800cbd2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800cbd6:	9b05      	ldr	r3, [sp, #20]
 800cbd8:	1c5d      	adds	r5, r3, #1
 800cbda:	f883 8000 	strb.w	r8, [r3]
 800cbde:	e782      	b.n	800cae6 <_dtoa_r+0x8fe>
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	e7c2      	b.n	800cb6a <_dtoa_r+0x982>
 800cbe4:	2301      	movs	r3, #1
 800cbe6:	e7e3      	b.n	800cbb0 <_dtoa_r+0x9c8>
 800cbe8:	9a00      	ldr	r2, [sp, #0]
 800cbea:	2a00      	cmp	r2, #0
 800cbec:	db04      	blt.n	800cbf8 <_dtoa_r+0xa10>
 800cbee:	d125      	bne.n	800cc3c <_dtoa_r+0xa54>
 800cbf0:	9a06      	ldr	r2, [sp, #24]
 800cbf2:	bb1a      	cbnz	r2, 800cc3c <_dtoa_r+0xa54>
 800cbf4:	9a07      	ldr	r2, [sp, #28]
 800cbf6:	bb0a      	cbnz	r2, 800cc3c <_dtoa_r+0xa54>
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	ddec      	ble.n	800cbd6 <_dtoa_r+0x9ee>
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	9904      	ldr	r1, [sp, #16]
 800cc00:	4620      	mov	r0, r4
 800cc02:	f000 fc69 	bl	800d4d8 <__lshift>
 800cc06:	4639      	mov	r1, r7
 800cc08:	9004      	str	r0, [sp, #16]
 800cc0a:	f000 fcb9 	bl	800d580 <__mcmp>
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	dc03      	bgt.n	800cc1a <_dtoa_r+0xa32>
 800cc12:	d1e0      	bne.n	800cbd6 <_dtoa_r+0x9ee>
 800cc14:	f018 0f01 	tst.w	r8, #1
 800cc18:	d0dd      	beq.n	800cbd6 <_dtoa_r+0x9ee>
 800cc1a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cc1e:	d1d8      	bne.n	800cbd2 <_dtoa_r+0x9ea>
 800cc20:	9b05      	ldr	r3, [sp, #20]
 800cc22:	9a05      	ldr	r2, [sp, #20]
 800cc24:	1c5d      	adds	r5, r3, #1
 800cc26:	2339      	movs	r3, #57	; 0x39
 800cc28:	7013      	strb	r3, [r2, #0]
 800cc2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cc2e:	2b39      	cmp	r3, #57	; 0x39
 800cc30:	f105 32ff 	add.w	r2, r5, #4294967295
 800cc34:	d04f      	beq.n	800ccd6 <_dtoa_r+0xaee>
 800cc36:	3301      	adds	r3, #1
 800cc38:	7013      	strb	r3, [r2, #0]
 800cc3a:	e754      	b.n	800cae6 <_dtoa_r+0x8fe>
 800cc3c:	9a05      	ldr	r2, [sp, #20]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	f102 0501 	add.w	r5, r2, #1
 800cc44:	dd06      	ble.n	800cc54 <_dtoa_r+0xa6c>
 800cc46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cc4a:	d0e9      	beq.n	800cc20 <_dtoa_r+0xa38>
 800cc4c:	f108 0801 	add.w	r8, r8, #1
 800cc50:	9b05      	ldr	r3, [sp, #20]
 800cc52:	e7c2      	b.n	800cbda <_dtoa_r+0x9f2>
 800cc54:	9a02      	ldr	r2, [sp, #8]
 800cc56:	f805 8c01 	strb.w	r8, [r5, #-1]
 800cc5a:	eba5 030b 	sub.w	r3, r5, fp
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d021      	beq.n	800cca6 <_dtoa_r+0xabe>
 800cc62:	2300      	movs	r3, #0
 800cc64:	220a      	movs	r2, #10
 800cc66:	9904      	ldr	r1, [sp, #16]
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f000 fabf 	bl	800d1ec <__multadd>
 800cc6e:	45b1      	cmp	r9, r6
 800cc70:	9004      	str	r0, [sp, #16]
 800cc72:	f04f 0300 	mov.w	r3, #0
 800cc76:	f04f 020a 	mov.w	r2, #10
 800cc7a:	4649      	mov	r1, r9
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	d105      	bne.n	800cc8c <_dtoa_r+0xaa4>
 800cc80:	f000 fab4 	bl	800d1ec <__multadd>
 800cc84:	4681      	mov	r9, r0
 800cc86:	4606      	mov	r6, r0
 800cc88:	9505      	str	r5, [sp, #20]
 800cc8a:	e776      	b.n	800cb7a <_dtoa_r+0x992>
 800cc8c:	f000 faae 	bl	800d1ec <__multadd>
 800cc90:	4631      	mov	r1, r6
 800cc92:	4681      	mov	r9, r0
 800cc94:	2300      	movs	r3, #0
 800cc96:	220a      	movs	r2, #10
 800cc98:	4620      	mov	r0, r4
 800cc9a:	f000 faa7 	bl	800d1ec <__multadd>
 800cc9e:	4606      	mov	r6, r0
 800cca0:	e7f2      	b.n	800cc88 <_dtoa_r+0xaa0>
 800cca2:	f04f 0900 	mov.w	r9, #0
 800cca6:	2201      	movs	r2, #1
 800cca8:	9904      	ldr	r1, [sp, #16]
 800ccaa:	4620      	mov	r0, r4
 800ccac:	f000 fc14 	bl	800d4d8 <__lshift>
 800ccb0:	4639      	mov	r1, r7
 800ccb2:	9004      	str	r0, [sp, #16]
 800ccb4:	f000 fc64 	bl	800d580 <__mcmp>
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	dcb6      	bgt.n	800cc2a <_dtoa_r+0xa42>
 800ccbc:	d102      	bne.n	800ccc4 <_dtoa_r+0xadc>
 800ccbe:	f018 0f01 	tst.w	r8, #1
 800ccc2:	d1b2      	bne.n	800cc2a <_dtoa_r+0xa42>
 800ccc4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ccc8:	2b30      	cmp	r3, #48	; 0x30
 800ccca:	f105 32ff 	add.w	r2, r5, #4294967295
 800ccce:	f47f af0a 	bne.w	800cae6 <_dtoa_r+0x8fe>
 800ccd2:	4615      	mov	r5, r2
 800ccd4:	e7f6      	b.n	800ccc4 <_dtoa_r+0xadc>
 800ccd6:	4593      	cmp	fp, r2
 800ccd8:	d105      	bne.n	800cce6 <_dtoa_r+0xafe>
 800ccda:	2331      	movs	r3, #49	; 0x31
 800ccdc:	f10a 0a01 	add.w	sl, sl, #1
 800cce0:	f88b 3000 	strb.w	r3, [fp]
 800cce4:	e6ff      	b.n	800cae6 <_dtoa_r+0x8fe>
 800cce6:	4615      	mov	r5, r2
 800cce8:	e79f      	b.n	800cc2a <_dtoa_r+0xa42>
 800ccea:	f8df b064 	ldr.w	fp, [pc, #100]	; 800cd50 <_dtoa_r+0xb68>
 800ccee:	e007      	b.n	800cd00 <_dtoa_r+0xb18>
 800ccf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccf2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800cd54 <_dtoa_r+0xb6c>
 800ccf6:	b11b      	cbz	r3, 800cd00 <_dtoa_r+0xb18>
 800ccf8:	f10b 0308 	add.w	r3, fp, #8
 800ccfc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccfe:	6013      	str	r3, [r2, #0]
 800cd00:	4658      	mov	r0, fp
 800cd02:	b017      	add	sp, #92	; 0x5c
 800cd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd08:	9b06      	ldr	r3, [sp, #24]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	f77f ae35 	ble.w	800c97a <_dtoa_r+0x792>
 800cd10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd12:	9307      	str	r3, [sp, #28]
 800cd14:	e649      	b.n	800c9aa <_dtoa_r+0x7c2>
 800cd16:	9b02      	ldr	r3, [sp, #8]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	dc03      	bgt.n	800cd24 <_dtoa_r+0xb3c>
 800cd1c:	9b06      	ldr	r3, [sp, #24]
 800cd1e:	2b02      	cmp	r3, #2
 800cd20:	f73f aecc 	bgt.w	800cabc <_dtoa_r+0x8d4>
 800cd24:	465d      	mov	r5, fp
 800cd26:	4639      	mov	r1, r7
 800cd28:	9804      	ldr	r0, [sp, #16]
 800cd2a:	f7ff f9cf 	bl	800c0cc <quorem>
 800cd2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800cd32:	f805 8b01 	strb.w	r8, [r5], #1
 800cd36:	9a02      	ldr	r2, [sp, #8]
 800cd38:	eba5 030b 	sub.w	r3, r5, fp
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	ddb0      	ble.n	800cca2 <_dtoa_r+0xaba>
 800cd40:	2300      	movs	r3, #0
 800cd42:	220a      	movs	r2, #10
 800cd44:	9904      	ldr	r1, [sp, #16]
 800cd46:	4620      	mov	r0, r4
 800cd48:	f000 fa50 	bl	800d1ec <__multadd>
 800cd4c:	9004      	str	r0, [sp, #16]
 800cd4e:	e7ea      	b.n	800cd26 <_dtoa_r+0xb3e>
 800cd50:	0800dff4 	.word	0x0800dff4
 800cd54:	0800e018 	.word	0x0800e018

0800cd58 <__sflush_r>:
 800cd58:	898a      	ldrh	r2, [r1, #12]
 800cd5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd5e:	4605      	mov	r5, r0
 800cd60:	0710      	lsls	r0, r2, #28
 800cd62:	460c      	mov	r4, r1
 800cd64:	d458      	bmi.n	800ce18 <__sflush_r+0xc0>
 800cd66:	684b      	ldr	r3, [r1, #4]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	dc05      	bgt.n	800cd78 <__sflush_r+0x20>
 800cd6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	dc02      	bgt.n	800cd78 <__sflush_r+0x20>
 800cd72:	2000      	movs	r0, #0
 800cd74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd7a:	2e00      	cmp	r6, #0
 800cd7c:	d0f9      	beq.n	800cd72 <__sflush_r+0x1a>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd84:	682f      	ldr	r7, [r5, #0]
 800cd86:	6a21      	ldr	r1, [r4, #32]
 800cd88:	602b      	str	r3, [r5, #0]
 800cd8a:	d032      	beq.n	800cdf2 <__sflush_r+0x9a>
 800cd8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd8e:	89a3      	ldrh	r3, [r4, #12]
 800cd90:	075a      	lsls	r2, r3, #29
 800cd92:	d505      	bpl.n	800cda0 <__sflush_r+0x48>
 800cd94:	6863      	ldr	r3, [r4, #4]
 800cd96:	1ac0      	subs	r0, r0, r3
 800cd98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd9a:	b10b      	cbz	r3, 800cda0 <__sflush_r+0x48>
 800cd9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd9e:	1ac0      	subs	r0, r0, r3
 800cda0:	2300      	movs	r3, #0
 800cda2:	4602      	mov	r2, r0
 800cda4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cda6:	6a21      	ldr	r1, [r4, #32]
 800cda8:	4628      	mov	r0, r5
 800cdaa:	47b0      	blx	r6
 800cdac:	1c43      	adds	r3, r0, #1
 800cdae:	89a3      	ldrh	r3, [r4, #12]
 800cdb0:	d106      	bne.n	800cdc0 <__sflush_r+0x68>
 800cdb2:	6829      	ldr	r1, [r5, #0]
 800cdb4:	291d      	cmp	r1, #29
 800cdb6:	d848      	bhi.n	800ce4a <__sflush_r+0xf2>
 800cdb8:	4a29      	ldr	r2, [pc, #164]	; (800ce60 <__sflush_r+0x108>)
 800cdba:	40ca      	lsrs	r2, r1
 800cdbc:	07d6      	lsls	r6, r2, #31
 800cdbe:	d544      	bpl.n	800ce4a <__sflush_r+0xf2>
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	6062      	str	r2, [r4, #4]
 800cdc4:	04d9      	lsls	r1, r3, #19
 800cdc6:	6922      	ldr	r2, [r4, #16]
 800cdc8:	6022      	str	r2, [r4, #0]
 800cdca:	d504      	bpl.n	800cdd6 <__sflush_r+0x7e>
 800cdcc:	1c42      	adds	r2, r0, #1
 800cdce:	d101      	bne.n	800cdd4 <__sflush_r+0x7c>
 800cdd0:	682b      	ldr	r3, [r5, #0]
 800cdd2:	b903      	cbnz	r3, 800cdd6 <__sflush_r+0x7e>
 800cdd4:	6560      	str	r0, [r4, #84]	; 0x54
 800cdd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdd8:	602f      	str	r7, [r5, #0]
 800cdda:	2900      	cmp	r1, #0
 800cddc:	d0c9      	beq.n	800cd72 <__sflush_r+0x1a>
 800cdde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cde2:	4299      	cmp	r1, r3
 800cde4:	d002      	beq.n	800cdec <__sflush_r+0x94>
 800cde6:	4628      	mov	r0, r5
 800cde8:	f000 fc9e 	bl	800d728 <_free_r>
 800cdec:	2000      	movs	r0, #0
 800cdee:	6360      	str	r0, [r4, #52]	; 0x34
 800cdf0:	e7c0      	b.n	800cd74 <__sflush_r+0x1c>
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	47b0      	blx	r6
 800cdf8:	1c41      	adds	r1, r0, #1
 800cdfa:	d1c8      	bne.n	800cd8e <__sflush_r+0x36>
 800cdfc:	682b      	ldr	r3, [r5, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d0c5      	beq.n	800cd8e <__sflush_r+0x36>
 800ce02:	2b1d      	cmp	r3, #29
 800ce04:	d001      	beq.n	800ce0a <__sflush_r+0xb2>
 800ce06:	2b16      	cmp	r3, #22
 800ce08:	d101      	bne.n	800ce0e <__sflush_r+0xb6>
 800ce0a:	602f      	str	r7, [r5, #0]
 800ce0c:	e7b1      	b.n	800cd72 <__sflush_r+0x1a>
 800ce0e:	89a3      	ldrh	r3, [r4, #12]
 800ce10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce14:	81a3      	strh	r3, [r4, #12]
 800ce16:	e7ad      	b.n	800cd74 <__sflush_r+0x1c>
 800ce18:	690f      	ldr	r7, [r1, #16]
 800ce1a:	2f00      	cmp	r7, #0
 800ce1c:	d0a9      	beq.n	800cd72 <__sflush_r+0x1a>
 800ce1e:	0793      	lsls	r3, r2, #30
 800ce20:	680e      	ldr	r6, [r1, #0]
 800ce22:	bf08      	it	eq
 800ce24:	694b      	ldreq	r3, [r1, #20]
 800ce26:	600f      	str	r7, [r1, #0]
 800ce28:	bf18      	it	ne
 800ce2a:	2300      	movne	r3, #0
 800ce2c:	eba6 0807 	sub.w	r8, r6, r7
 800ce30:	608b      	str	r3, [r1, #8]
 800ce32:	f1b8 0f00 	cmp.w	r8, #0
 800ce36:	dd9c      	ble.n	800cd72 <__sflush_r+0x1a>
 800ce38:	4643      	mov	r3, r8
 800ce3a:	463a      	mov	r2, r7
 800ce3c:	6a21      	ldr	r1, [r4, #32]
 800ce3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce40:	4628      	mov	r0, r5
 800ce42:	47b0      	blx	r6
 800ce44:	2800      	cmp	r0, #0
 800ce46:	dc06      	bgt.n	800ce56 <__sflush_r+0xfe>
 800ce48:	89a3      	ldrh	r3, [r4, #12]
 800ce4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce4e:	81a3      	strh	r3, [r4, #12]
 800ce50:	f04f 30ff 	mov.w	r0, #4294967295
 800ce54:	e78e      	b.n	800cd74 <__sflush_r+0x1c>
 800ce56:	4407      	add	r7, r0
 800ce58:	eba8 0800 	sub.w	r8, r8, r0
 800ce5c:	e7e9      	b.n	800ce32 <__sflush_r+0xda>
 800ce5e:	bf00      	nop
 800ce60:	20400001 	.word	0x20400001

0800ce64 <_fflush_r>:
 800ce64:	b538      	push	{r3, r4, r5, lr}
 800ce66:	690b      	ldr	r3, [r1, #16]
 800ce68:	4605      	mov	r5, r0
 800ce6a:	460c      	mov	r4, r1
 800ce6c:	b1db      	cbz	r3, 800cea6 <_fflush_r+0x42>
 800ce6e:	b118      	cbz	r0, 800ce78 <_fflush_r+0x14>
 800ce70:	6983      	ldr	r3, [r0, #24]
 800ce72:	b90b      	cbnz	r3, 800ce78 <_fflush_r+0x14>
 800ce74:	f000 f860 	bl	800cf38 <__sinit>
 800ce78:	4b0c      	ldr	r3, [pc, #48]	; (800ceac <_fflush_r+0x48>)
 800ce7a:	429c      	cmp	r4, r3
 800ce7c:	d109      	bne.n	800ce92 <_fflush_r+0x2e>
 800ce7e:	686c      	ldr	r4, [r5, #4]
 800ce80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce84:	b17b      	cbz	r3, 800cea6 <_fflush_r+0x42>
 800ce86:	4621      	mov	r1, r4
 800ce88:	4628      	mov	r0, r5
 800ce8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce8e:	f7ff bf63 	b.w	800cd58 <__sflush_r>
 800ce92:	4b07      	ldr	r3, [pc, #28]	; (800ceb0 <_fflush_r+0x4c>)
 800ce94:	429c      	cmp	r4, r3
 800ce96:	d101      	bne.n	800ce9c <_fflush_r+0x38>
 800ce98:	68ac      	ldr	r4, [r5, #8]
 800ce9a:	e7f1      	b.n	800ce80 <_fflush_r+0x1c>
 800ce9c:	4b05      	ldr	r3, [pc, #20]	; (800ceb4 <_fflush_r+0x50>)
 800ce9e:	429c      	cmp	r4, r3
 800cea0:	bf08      	it	eq
 800cea2:	68ec      	ldreq	r4, [r5, #12]
 800cea4:	e7ec      	b.n	800ce80 <_fflush_r+0x1c>
 800cea6:	2000      	movs	r0, #0
 800cea8:	bd38      	pop	{r3, r4, r5, pc}
 800ceaa:	bf00      	nop
 800ceac:	0800e048 	.word	0x0800e048
 800ceb0:	0800e068 	.word	0x0800e068
 800ceb4:	0800e028 	.word	0x0800e028

0800ceb8 <std>:
 800ceb8:	2300      	movs	r3, #0
 800ceba:	b510      	push	{r4, lr}
 800cebc:	4604      	mov	r4, r0
 800cebe:	e9c0 3300 	strd	r3, r3, [r0]
 800cec2:	6083      	str	r3, [r0, #8]
 800cec4:	8181      	strh	r1, [r0, #12]
 800cec6:	6643      	str	r3, [r0, #100]	; 0x64
 800cec8:	81c2      	strh	r2, [r0, #14]
 800ceca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cece:	6183      	str	r3, [r0, #24]
 800ced0:	4619      	mov	r1, r3
 800ced2:	2208      	movs	r2, #8
 800ced4:	305c      	adds	r0, #92	; 0x5c
 800ced6:	f7fe fa8f 	bl	800b3f8 <memset>
 800ceda:	4b05      	ldr	r3, [pc, #20]	; (800cef0 <std+0x38>)
 800cedc:	6263      	str	r3, [r4, #36]	; 0x24
 800cede:	4b05      	ldr	r3, [pc, #20]	; (800cef4 <std+0x3c>)
 800cee0:	62a3      	str	r3, [r4, #40]	; 0x28
 800cee2:	4b05      	ldr	r3, [pc, #20]	; (800cef8 <std+0x40>)
 800cee4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cee6:	4b05      	ldr	r3, [pc, #20]	; (800cefc <std+0x44>)
 800cee8:	6224      	str	r4, [r4, #32]
 800ceea:	6323      	str	r3, [r4, #48]	; 0x30
 800ceec:	bd10      	pop	{r4, pc}
 800ceee:	bf00      	nop
 800cef0:	0800db85 	.word	0x0800db85
 800cef4:	0800dba7 	.word	0x0800dba7
 800cef8:	0800dbdf 	.word	0x0800dbdf
 800cefc:	0800dc03 	.word	0x0800dc03

0800cf00 <_cleanup_r>:
 800cf00:	4901      	ldr	r1, [pc, #4]	; (800cf08 <_cleanup_r+0x8>)
 800cf02:	f000 b885 	b.w	800d010 <_fwalk_reent>
 800cf06:	bf00      	nop
 800cf08:	0800ce65 	.word	0x0800ce65

0800cf0c <__sfmoreglue>:
 800cf0c:	b570      	push	{r4, r5, r6, lr}
 800cf0e:	1e4a      	subs	r2, r1, #1
 800cf10:	2568      	movs	r5, #104	; 0x68
 800cf12:	4355      	muls	r5, r2
 800cf14:	460e      	mov	r6, r1
 800cf16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf1a:	f000 fc53 	bl	800d7c4 <_malloc_r>
 800cf1e:	4604      	mov	r4, r0
 800cf20:	b140      	cbz	r0, 800cf34 <__sfmoreglue+0x28>
 800cf22:	2100      	movs	r1, #0
 800cf24:	e9c0 1600 	strd	r1, r6, [r0]
 800cf28:	300c      	adds	r0, #12
 800cf2a:	60a0      	str	r0, [r4, #8]
 800cf2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf30:	f7fe fa62 	bl	800b3f8 <memset>
 800cf34:	4620      	mov	r0, r4
 800cf36:	bd70      	pop	{r4, r5, r6, pc}

0800cf38 <__sinit>:
 800cf38:	6983      	ldr	r3, [r0, #24]
 800cf3a:	b510      	push	{r4, lr}
 800cf3c:	4604      	mov	r4, r0
 800cf3e:	bb33      	cbnz	r3, 800cf8e <__sinit+0x56>
 800cf40:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800cf44:	6503      	str	r3, [r0, #80]	; 0x50
 800cf46:	4b12      	ldr	r3, [pc, #72]	; (800cf90 <__sinit+0x58>)
 800cf48:	4a12      	ldr	r2, [pc, #72]	; (800cf94 <__sinit+0x5c>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6282      	str	r2, [r0, #40]	; 0x28
 800cf4e:	4298      	cmp	r0, r3
 800cf50:	bf04      	itt	eq
 800cf52:	2301      	moveq	r3, #1
 800cf54:	6183      	streq	r3, [r0, #24]
 800cf56:	f000 f81f 	bl	800cf98 <__sfp>
 800cf5a:	6060      	str	r0, [r4, #4]
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	f000 f81b 	bl	800cf98 <__sfp>
 800cf62:	60a0      	str	r0, [r4, #8]
 800cf64:	4620      	mov	r0, r4
 800cf66:	f000 f817 	bl	800cf98 <__sfp>
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	60e0      	str	r0, [r4, #12]
 800cf6e:	2104      	movs	r1, #4
 800cf70:	6860      	ldr	r0, [r4, #4]
 800cf72:	f7ff ffa1 	bl	800ceb8 <std>
 800cf76:	2201      	movs	r2, #1
 800cf78:	2109      	movs	r1, #9
 800cf7a:	68a0      	ldr	r0, [r4, #8]
 800cf7c:	f7ff ff9c 	bl	800ceb8 <std>
 800cf80:	2202      	movs	r2, #2
 800cf82:	2112      	movs	r1, #18
 800cf84:	68e0      	ldr	r0, [r4, #12]
 800cf86:	f7ff ff97 	bl	800ceb8 <std>
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	61a3      	str	r3, [r4, #24]
 800cf8e:	bd10      	pop	{r4, pc}
 800cf90:	0800dfe0 	.word	0x0800dfe0
 800cf94:	0800cf01 	.word	0x0800cf01

0800cf98 <__sfp>:
 800cf98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf9a:	4b1b      	ldr	r3, [pc, #108]	; (800d008 <__sfp+0x70>)
 800cf9c:	681e      	ldr	r6, [r3, #0]
 800cf9e:	69b3      	ldr	r3, [r6, #24]
 800cfa0:	4607      	mov	r7, r0
 800cfa2:	b913      	cbnz	r3, 800cfaa <__sfp+0x12>
 800cfa4:	4630      	mov	r0, r6
 800cfa6:	f7ff ffc7 	bl	800cf38 <__sinit>
 800cfaa:	3648      	adds	r6, #72	; 0x48
 800cfac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cfb0:	3b01      	subs	r3, #1
 800cfb2:	d503      	bpl.n	800cfbc <__sfp+0x24>
 800cfb4:	6833      	ldr	r3, [r6, #0]
 800cfb6:	b133      	cbz	r3, 800cfc6 <__sfp+0x2e>
 800cfb8:	6836      	ldr	r6, [r6, #0]
 800cfba:	e7f7      	b.n	800cfac <__sfp+0x14>
 800cfbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cfc0:	b16d      	cbz	r5, 800cfde <__sfp+0x46>
 800cfc2:	3468      	adds	r4, #104	; 0x68
 800cfc4:	e7f4      	b.n	800cfb0 <__sfp+0x18>
 800cfc6:	2104      	movs	r1, #4
 800cfc8:	4638      	mov	r0, r7
 800cfca:	f7ff ff9f 	bl	800cf0c <__sfmoreglue>
 800cfce:	6030      	str	r0, [r6, #0]
 800cfd0:	2800      	cmp	r0, #0
 800cfd2:	d1f1      	bne.n	800cfb8 <__sfp+0x20>
 800cfd4:	230c      	movs	r3, #12
 800cfd6:	603b      	str	r3, [r7, #0]
 800cfd8:	4604      	mov	r4, r0
 800cfda:	4620      	mov	r0, r4
 800cfdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfde:	4b0b      	ldr	r3, [pc, #44]	; (800d00c <__sfp+0x74>)
 800cfe0:	6665      	str	r5, [r4, #100]	; 0x64
 800cfe2:	e9c4 5500 	strd	r5, r5, [r4]
 800cfe6:	60a5      	str	r5, [r4, #8]
 800cfe8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800cfec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800cff0:	2208      	movs	r2, #8
 800cff2:	4629      	mov	r1, r5
 800cff4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cff8:	f7fe f9fe 	bl	800b3f8 <memset>
 800cffc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d000:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d004:	e7e9      	b.n	800cfda <__sfp+0x42>
 800d006:	bf00      	nop
 800d008:	0800dfe0 	.word	0x0800dfe0
 800d00c:	ffff0001 	.word	0xffff0001

0800d010 <_fwalk_reent>:
 800d010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d014:	4680      	mov	r8, r0
 800d016:	4689      	mov	r9, r1
 800d018:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d01c:	2600      	movs	r6, #0
 800d01e:	b914      	cbnz	r4, 800d026 <_fwalk_reent+0x16>
 800d020:	4630      	mov	r0, r6
 800d022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d026:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d02a:	3f01      	subs	r7, #1
 800d02c:	d501      	bpl.n	800d032 <_fwalk_reent+0x22>
 800d02e:	6824      	ldr	r4, [r4, #0]
 800d030:	e7f5      	b.n	800d01e <_fwalk_reent+0xe>
 800d032:	89ab      	ldrh	r3, [r5, #12]
 800d034:	2b01      	cmp	r3, #1
 800d036:	d907      	bls.n	800d048 <_fwalk_reent+0x38>
 800d038:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d03c:	3301      	adds	r3, #1
 800d03e:	d003      	beq.n	800d048 <_fwalk_reent+0x38>
 800d040:	4629      	mov	r1, r5
 800d042:	4640      	mov	r0, r8
 800d044:	47c8      	blx	r9
 800d046:	4306      	orrs	r6, r0
 800d048:	3568      	adds	r5, #104	; 0x68
 800d04a:	e7ee      	b.n	800d02a <_fwalk_reent+0x1a>

0800d04c <_localeconv_r>:
 800d04c:	4b04      	ldr	r3, [pc, #16]	; (800d060 <_localeconv_r+0x14>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	6a18      	ldr	r0, [r3, #32]
 800d052:	4b04      	ldr	r3, [pc, #16]	; (800d064 <_localeconv_r+0x18>)
 800d054:	2800      	cmp	r0, #0
 800d056:	bf08      	it	eq
 800d058:	4618      	moveq	r0, r3
 800d05a:	30f0      	adds	r0, #240	; 0xf0
 800d05c:	4770      	bx	lr
 800d05e:	bf00      	nop
 800d060:	2000000c 	.word	0x2000000c
 800d064:	20000070 	.word	0x20000070

0800d068 <__swhatbuf_r>:
 800d068:	b570      	push	{r4, r5, r6, lr}
 800d06a:	460e      	mov	r6, r1
 800d06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d070:	2900      	cmp	r1, #0
 800d072:	b096      	sub	sp, #88	; 0x58
 800d074:	4614      	mov	r4, r2
 800d076:	461d      	mov	r5, r3
 800d078:	da07      	bge.n	800d08a <__swhatbuf_r+0x22>
 800d07a:	2300      	movs	r3, #0
 800d07c:	602b      	str	r3, [r5, #0]
 800d07e:	89b3      	ldrh	r3, [r6, #12]
 800d080:	061a      	lsls	r2, r3, #24
 800d082:	d410      	bmi.n	800d0a6 <__swhatbuf_r+0x3e>
 800d084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d088:	e00e      	b.n	800d0a8 <__swhatbuf_r+0x40>
 800d08a:	466a      	mov	r2, sp
 800d08c:	f000 fde0 	bl	800dc50 <_fstat_r>
 800d090:	2800      	cmp	r0, #0
 800d092:	dbf2      	blt.n	800d07a <__swhatbuf_r+0x12>
 800d094:	9a01      	ldr	r2, [sp, #4]
 800d096:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d09a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d09e:	425a      	negs	r2, r3
 800d0a0:	415a      	adcs	r2, r3
 800d0a2:	602a      	str	r2, [r5, #0]
 800d0a4:	e7ee      	b.n	800d084 <__swhatbuf_r+0x1c>
 800d0a6:	2340      	movs	r3, #64	; 0x40
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	6023      	str	r3, [r4, #0]
 800d0ac:	b016      	add	sp, #88	; 0x58
 800d0ae:	bd70      	pop	{r4, r5, r6, pc}

0800d0b0 <__smakebuf_r>:
 800d0b0:	898b      	ldrh	r3, [r1, #12]
 800d0b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d0b4:	079d      	lsls	r5, r3, #30
 800d0b6:	4606      	mov	r6, r0
 800d0b8:	460c      	mov	r4, r1
 800d0ba:	d507      	bpl.n	800d0cc <__smakebuf_r+0x1c>
 800d0bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d0c0:	6023      	str	r3, [r4, #0]
 800d0c2:	6123      	str	r3, [r4, #16]
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	6163      	str	r3, [r4, #20]
 800d0c8:	b002      	add	sp, #8
 800d0ca:	bd70      	pop	{r4, r5, r6, pc}
 800d0cc:	ab01      	add	r3, sp, #4
 800d0ce:	466a      	mov	r2, sp
 800d0d0:	f7ff ffca 	bl	800d068 <__swhatbuf_r>
 800d0d4:	9900      	ldr	r1, [sp, #0]
 800d0d6:	4605      	mov	r5, r0
 800d0d8:	4630      	mov	r0, r6
 800d0da:	f000 fb73 	bl	800d7c4 <_malloc_r>
 800d0de:	b948      	cbnz	r0, 800d0f4 <__smakebuf_r+0x44>
 800d0e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0e4:	059a      	lsls	r2, r3, #22
 800d0e6:	d4ef      	bmi.n	800d0c8 <__smakebuf_r+0x18>
 800d0e8:	f023 0303 	bic.w	r3, r3, #3
 800d0ec:	f043 0302 	orr.w	r3, r3, #2
 800d0f0:	81a3      	strh	r3, [r4, #12]
 800d0f2:	e7e3      	b.n	800d0bc <__smakebuf_r+0xc>
 800d0f4:	4b0d      	ldr	r3, [pc, #52]	; (800d12c <__smakebuf_r+0x7c>)
 800d0f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d0f8:	89a3      	ldrh	r3, [r4, #12]
 800d0fa:	6020      	str	r0, [r4, #0]
 800d0fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d100:	81a3      	strh	r3, [r4, #12]
 800d102:	9b00      	ldr	r3, [sp, #0]
 800d104:	6163      	str	r3, [r4, #20]
 800d106:	9b01      	ldr	r3, [sp, #4]
 800d108:	6120      	str	r0, [r4, #16]
 800d10a:	b15b      	cbz	r3, 800d124 <__smakebuf_r+0x74>
 800d10c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d110:	4630      	mov	r0, r6
 800d112:	f000 fdaf 	bl	800dc74 <_isatty_r>
 800d116:	b128      	cbz	r0, 800d124 <__smakebuf_r+0x74>
 800d118:	89a3      	ldrh	r3, [r4, #12]
 800d11a:	f023 0303 	bic.w	r3, r3, #3
 800d11e:	f043 0301 	orr.w	r3, r3, #1
 800d122:	81a3      	strh	r3, [r4, #12]
 800d124:	89a3      	ldrh	r3, [r4, #12]
 800d126:	431d      	orrs	r5, r3
 800d128:	81a5      	strh	r5, [r4, #12]
 800d12a:	e7cd      	b.n	800d0c8 <__smakebuf_r+0x18>
 800d12c:	0800cf01 	.word	0x0800cf01

0800d130 <malloc>:
 800d130:	4b02      	ldr	r3, [pc, #8]	; (800d13c <malloc+0xc>)
 800d132:	4601      	mov	r1, r0
 800d134:	6818      	ldr	r0, [r3, #0]
 800d136:	f000 bb45 	b.w	800d7c4 <_malloc_r>
 800d13a:	bf00      	nop
 800d13c:	2000000c 	.word	0x2000000c

0800d140 <memcpy>:
 800d140:	b510      	push	{r4, lr}
 800d142:	1e43      	subs	r3, r0, #1
 800d144:	440a      	add	r2, r1
 800d146:	4291      	cmp	r1, r2
 800d148:	d100      	bne.n	800d14c <memcpy+0xc>
 800d14a:	bd10      	pop	{r4, pc}
 800d14c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d150:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d154:	e7f7      	b.n	800d146 <memcpy+0x6>

0800d156 <_Balloc>:
 800d156:	b570      	push	{r4, r5, r6, lr}
 800d158:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d15a:	4604      	mov	r4, r0
 800d15c:	460e      	mov	r6, r1
 800d15e:	b93d      	cbnz	r5, 800d170 <_Balloc+0x1a>
 800d160:	2010      	movs	r0, #16
 800d162:	f7ff ffe5 	bl	800d130 <malloc>
 800d166:	6260      	str	r0, [r4, #36]	; 0x24
 800d168:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d16c:	6005      	str	r5, [r0, #0]
 800d16e:	60c5      	str	r5, [r0, #12]
 800d170:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d172:	68eb      	ldr	r3, [r5, #12]
 800d174:	b183      	cbz	r3, 800d198 <_Balloc+0x42>
 800d176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d17e:	b9b8      	cbnz	r0, 800d1b0 <_Balloc+0x5a>
 800d180:	2101      	movs	r1, #1
 800d182:	fa01 f506 	lsl.w	r5, r1, r6
 800d186:	1d6a      	adds	r2, r5, #5
 800d188:	0092      	lsls	r2, r2, #2
 800d18a:	4620      	mov	r0, r4
 800d18c:	f000 fabe 	bl	800d70c <_calloc_r>
 800d190:	b160      	cbz	r0, 800d1ac <_Balloc+0x56>
 800d192:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d196:	e00e      	b.n	800d1b6 <_Balloc+0x60>
 800d198:	2221      	movs	r2, #33	; 0x21
 800d19a:	2104      	movs	r1, #4
 800d19c:	4620      	mov	r0, r4
 800d19e:	f000 fab5 	bl	800d70c <_calloc_r>
 800d1a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1a4:	60e8      	str	r0, [r5, #12]
 800d1a6:	68db      	ldr	r3, [r3, #12]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d1e4      	bne.n	800d176 <_Balloc+0x20>
 800d1ac:	2000      	movs	r0, #0
 800d1ae:	bd70      	pop	{r4, r5, r6, pc}
 800d1b0:	6802      	ldr	r2, [r0, #0]
 800d1b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d1bc:	e7f7      	b.n	800d1ae <_Balloc+0x58>

0800d1be <_Bfree>:
 800d1be:	b570      	push	{r4, r5, r6, lr}
 800d1c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d1c2:	4606      	mov	r6, r0
 800d1c4:	460d      	mov	r5, r1
 800d1c6:	b93c      	cbnz	r4, 800d1d8 <_Bfree+0x1a>
 800d1c8:	2010      	movs	r0, #16
 800d1ca:	f7ff ffb1 	bl	800d130 <malloc>
 800d1ce:	6270      	str	r0, [r6, #36]	; 0x24
 800d1d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1d4:	6004      	str	r4, [r0, #0]
 800d1d6:	60c4      	str	r4, [r0, #12]
 800d1d8:	b13d      	cbz	r5, 800d1ea <_Bfree+0x2c>
 800d1da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d1dc:	686a      	ldr	r2, [r5, #4]
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1e4:	6029      	str	r1, [r5, #0]
 800d1e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d1ea:	bd70      	pop	{r4, r5, r6, pc}

0800d1ec <__multadd>:
 800d1ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1f0:	690d      	ldr	r5, [r1, #16]
 800d1f2:	461f      	mov	r7, r3
 800d1f4:	4606      	mov	r6, r0
 800d1f6:	460c      	mov	r4, r1
 800d1f8:	f101 0c14 	add.w	ip, r1, #20
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f8dc 0000 	ldr.w	r0, [ip]
 800d202:	b281      	uxth	r1, r0
 800d204:	fb02 7101 	mla	r1, r2, r1, r7
 800d208:	0c0f      	lsrs	r7, r1, #16
 800d20a:	0c00      	lsrs	r0, r0, #16
 800d20c:	fb02 7000 	mla	r0, r2, r0, r7
 800d210:	b289      	uxth	r1, r1
 800d212:	3301      	adds	r3, #1
 800d214:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d218:	429d      	cmp	r5, r3
 800d21a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d21e:	f84c 1b04 	str.w	r1, [ip], #4
 800d222:	dcec      	bgt.n	800d1fe <__multadd+0x12>
 800d224:	b1d7      	cbz	r7, 800d25c <__multadd+0x70>
 800d226:	68a3      	ldr	r3, [r4, #8]
 800d228:	42ab      	cmp	r3, r5
 800d22a:	dc12      	bgt.n	800d252 <__multadd+0x66>
 800d22c:	6861      	ldr	r1, [r4, #4]
 800d22e:	4630      	mov	r0, r6
 800d230:	3101      	adds	r1, #1
 800d232:	f7ff ff90 	bl	800d156 <_Balloc>
 800d236:	6922      	ldr	r2, [r4, #16]
 800d238:	3202      	adds	r2, #2
 800d23a:	f104 010c 	add.w	r1, r4, #12
 800d23e:	4680      	mov	r8, r0
 800d240:	0092      	lsls	r2, r2, #2
 800d242:	300c      	adds	r0, #12
 800d244:	f7ff ff7c 	bl	800d140 <memcpy>
 800d248:	4621      	mov	r1, r4
 800d24a:	4630      	mov	r0, r6
 800d24c:	f7ff ffb7 	bl	800d1be <_Bfree>
 800d250:	4644      	mov	r4, r8
 800d252:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d256:	3501      	adds	r5, #1
 800d258:	615f      	str	r7, [r3, #20]
 800d25a:	6125      	str	r5, [r4, #16]
 800d25c:	4620      	mov	r0, r4
 800d25e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d262 <__hi0bits>:
 800d262:	0c02      	lsrs	r2, r0, #16
 800d264:	0412      	lsls	r2, r2, #16
 800d266:	4603      	mov	r3, r0
 800d268:	b9b2      	cbnz	r2, 800d298 <__hi0bits+0x36>
 800d26a:	0403      	lsls	r3, r0, #16
 800d26c:	2010      	movs	r0, #16
 800d26e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d272:	bf04      	itt	eq
 800d274:	021b      	lsleq	r3, r3, #8
 800d276:	3008      	addeq	r0, #8
 800d278:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d27c:	bf04      	itt	eq
 800d27e:	011b      	lsleq	r3, r3, #4
 800d280:	3004      	addeq	r0, #4
 800d282:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d286:	bf04      	itt	eq
 800d288:	009b      	lsleq	r3, r3, #2
 800d28a:	3002      	addeq	r0, #2
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	db06      	blt.n	800d29e <__hi0bits+0x3c>
 800d290:	005b      	lsls	r3, r3, #1
 800d292:	d503      	bpl.n	800d29c <__hi0bits+0x3a>
 800d294:	3001      	adds	r0, #1
 800d296:	4770      	bx	lr
 800d298:	2000      	movs	r0, #0
 800d29a:	e7e8      	b.n	800d26e <__hi0bits+0xc>
 800d29c:	2020      	movs	r0, #32
 800d29e:	4770      	bx	lr

0800d2a0 <__lo0bits>:
 800d2a0:	6803      	ldr	r3, [r0, #0]
 800d2a2:	f013 0207 	ands.w	r2, r3, #7
 800d2a6:	4601      	mov	r1, r0
 800d2a8:	d00b      	beq.n	800d2c2 <__lo0bits+0x22>
 800d2aa:	07da      	lsls	r2, r3, #31
 800d2ac:	d423      	bmi.n	800d2f6 <__lo0bits+0x56>
 800d2ae:	0798      	lsls	r0, r3, #30
 800d2b0:	bf49      	itett	mi
 800d2b2:	085b      	lsrmi	r3, r3, #1
 800d2b4:	089b      	lsrpl	r3, r3, #2
 800d2b6:	2001      	movmi	r0, #1
 800d2b8:	600b      	strmi	r3, [r1, #0]
 800d2ba:	bf5c      	itt	pl
 800d2bc:	600b      	strpl	r3, [r1, #0]
 800d2be:	2002      	movpl	r0, #2
 800d2c0:	4770      	bx	lr
 800d2c2:	b298      	uxth	r0, r3
 800d2c4:	b9a8      	cbnz	r0, 800d2f2 <__lo0bits+0x52>
 800d2c6:	0c1b      	lsrs	r3, r3, #16
 800d2c8:	2010      	movs	r0, #16
 800d2ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d2ce:	bf04      	itt	eq
 800d2d0:	0a1b      	lsreq	r3, r3, #8
 800d2d2:	3008      	addeq	r0, #8
 800d2d4:	071a      	lsls	r2, r3, #28
 800d2d6:	bf04      	itt	eq
 800d2d8:	091b      	lsreq	r3, r3, #4
 800d2da:	3004      	addeq	r0, #4
 800d2dc:	079a      	lsls	r2, r3, #30
 800d2de:	bf04      	itt	eq
 800d2e0:	089b      	lsreq	r3, r3, #2
 800d2e2:	3002      	addeq	r0, #2
 800d2e4:	07da      	lsls	r2, r3, #31
 800d2e6:	d402      	bmi.n	800d2ee <__lo0bits+0x4e>
 800d2e8:	085b      	lsrs	r3, r3, #1
 800d2ea:	d006      	beq.n	800d2fa <__lo0bits+0x5a>
 800d2ec:	3001      	adds	r0, #1
 800d2ee:	600b      	str	r3, [r1, #0]
 800d2f0:	4770      	bx	lr
 800d2f2:	4610      	mov	r0, r2
 800d2f4:	e7e9      	b.n	800d2ca <__lo0bits+0x2a>
 800d2f6:	2000      	movs	r0, #0
 800d2f8:	4770      	bx	lr
 800d2fa:	2020      	movs	r0, #32
 800d2fc:	4770      	bx	lr

0800d2fe <__i2b>:
 800d2fe:	b510      	push	{r4, lr}
 800d300:	460c      	mov	r4, r1
 800d302:	2101      	movs	r1, #1
 800d304:	f7ff ff27 	bl	800d156 <_Balloc>
 800d308:	2201      	movs	r2, #1
 800d30a:	6144      	str	r4, [r0, #20]
 800d30c:	6102      	str	r2, [r0, #16]
 800d30e:	bd10      	pop	{r4, pc}

0800d310 <__multiply>:
 800d310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d314:	4614      	mov	r4, r2
 800d316:	690a      	ldr	r2, [r1, #16]
 800d318:	6923      	ldr	r3, [r4, #16]
 800d31a:	429a      	cmp	r2, r3
 800d31c:	bfb8      	it	lt
 800d31e:	460b      	movlt	r3, r1
 800d320:	4688      	mov	r8, r1
 800d322:	bfbc      	itt	lt
 800d324:	46a0      	movlt	r8, r4
 800d326:	461c      	movlt	r4, r3
 800d328:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d32c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d330:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d334:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d338:	eb07 0609 	add.w	r6, r7, r9
 800d33c:	42b3      	cmp	r3, r6
 800d33e:	bfb8      	it	lt
 800d340:	3101      	addlt	r1, #1
 800d342:	f7ff ff08 	bl	800d156 <_Balloc>
 800d346:	f100 0514 	add.w	r5, r0, #20
 800d34a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d34e:	462b      	mov	r3, r5
 800d350:	2200      	movs	r2, #0
 800d352:	4573      	cmp	r3, lr
 800d354:	d316      	bcc.n	800d384 <__multiply+0x74>
 800d356:	f104 0214 	add.w	r2, r4, #20
 800d35a:	f108 0114 	add.w	r1, r8, #20
 800d35e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d362:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	9b00      	ldr	r3, [sp, #0]
 800d36a:	9201      	str	r2, [sp, #4]
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d80c      	bhi.n	800d38a <__multiply+0x7a>
 800d370:	2e00      	cmp	r6, #0
 800d372:	dd03      	ble.n	800d37c <__multiply+0x6c>
 800d374:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d05d      	beq.n	800d438 <__multiply+0x128>
 800d37c:	6106      	str	r6, [r0, #16]
 800d37e:	b003      	add	sp, #12
 800d380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d384:	f843 2b04 	str.w	r2, [r3], #4
 800d388:	e7e3      	b.n	800d352 <__multiply+0x42>
 800d38a:	f8b2 b000 	ldrh.w	fp, [r2]
 800d38e:	f1bb 0f00 	cmp.w	fp, #0
 800d392:	d023      	beq.n	800d3dc <__multiply+0xcc>
 800d394:	4689      	mov	r9, r1
 800d396:	46ac      	mov	ip, r5
 800d398:	f04f 0800 	mov.w	r8, #0
 800d39c:	f859 4b04 	ldr.w	r4, [r9], #4
 800d3a0:	f8dc a000 	ldr.w	sl, [ip]
 800d3a4:	b2a3      	uxth	r3, r4
 800d3a6:	fa1f fa8a 	uxth.w	sl, sl
 800d3aa:	fb0b a303 	mla	r3, fp, r3, sl
 800d3ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d3b2:	f8dc 4000 	ldr.w	r4, [ip]
 800d3b6:	4443      	add	r3, r8
 800d3b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d3bc:	fb0b 840a 	mla	r4, fp, sl, r8
 800d3c0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d3c4:	46e2      	mov	sl, ip
 800d3c6:	b29b      	uxth	r3, r3
 800d3c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d3cc:	454f      	cmp	r7, r9
 800d3ce:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d3d2:	f84a 3b04 	str.w	r3, [sl], #4
 800d3d6:	d82b      	bhi.n	800d430 <__multiply+0x120>
 800d3d8:	f8cc 8004 	str.w	r8, [ip, #4]
 800d3dc:	9b01      	ldr	r3, [sp, #4]
 800d3de:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800d3e2:	3204      	adds	r2, #4
 800d3e4:	f1ba 0f00 	cmp.w	sl, #0
 800d3e8:	d020      	beq.n	800d42c <__multiply+0x11c>
 800d3ea:	682b      	ldr	r3, [r5, #0]
 800d3ec:	4689      	mov	r9, r1
 800d3ee:	46a8      	mov	r8, r5
 800d3f0:	f04f 0b00 	mov.w	fp, #0
 800d3f4:	f8b9 c000 	ldrh.w	ip, [r9]
 800d3f8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800d3fc:	fb0a 440c 	mla	r4, sl, ip, r4
 800d400:	445c      	add	r4, fp
 800d402:	46c4      	mov	ip, r8
 800d404:	b29b      	uxth	r3, r3
 800d406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d40a:	f84c 3b04 	str.w	r3, [ip], #4
 800d40e:	f859 3b04 	ldr.w	r3, [r9], #4
 800d412:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d416:	0c1b      	lsrs	r3, r3, #16
 800d418:	fb0a b303 	mla	r3, sl, r3, fp
 800d41c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d420:	454f      	cmp	r7, r9
 800d422:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d426:	d805      	bhi.n	800d434 <__multiply+0x124>
 800d428:	f8c8 3004 	str.w	r3, [r8, #4]
 800d42c:	3504      	adds	r5, #4
 800d42e:	e79b      	b.n	800d368 <__multiply+0x58>
 800d430:	46d4      	mov	ip, sl
 800d432:	e7b3      	b.n	800d39c <__multiply+0x8c>
 800d434:	46e0      	mov	r8, ip
 800d436:	e7dd      	b.n	800d3f4 <__multiply+0xe4>
 800d438:	3e01      	subs	r6, #1
 800d43a:	e799      	b.n	800d370 <__multiply+0x60>

0800d43c <__pow5mult>:
 800d43c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d440:	4615      	mov	r5, r2
 800d442:	f012 0203 	ands.w	r2, r2, #3
 800d446:	4606      	mov	r6, r0
 800d448:	460f      	mov	r7, r1
 800d44a:	d007      	beq.n	800d45c <__pow5mult+0x20>
 800d44c:	3a01      	subs	r2, #1
 800d44e:	4c21      	ldr	r4, [pc, #132]	; (800d4d4 <__pow5mult+0x98>)
 800d450:	2300      	movs	r3, #0
 800d452:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d456:	f7ff fec9 	bl	800d1ec <__multadd>
 800d45a:	4607      	mov	r7, r0
 800d45c:	10ad      	asrs	r5, r5, #2
 800d45e:	d035      	beq.n	800d4cc <__pow5mult+0x90>
 800d460:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d462:	b93c      	cbnz	r4, 800d474 <__pow5mult+0x38>
 800d464:	2010      	movs	r0, #16
 800d466:	f7ff fe63 	bl	800d130 <malloc>
 800d46a:	6270      	str	r0, [r6, #36]	; 0x24
 800d46c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d470:	6004      	str	r4, [r0, #0]
 800d472:	60c4      	str	r4, [r0, #12]
 800d474:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d478:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d47c:	b94c      	cbnz	r4, 800d492 <__pow5mult+0x56>
 800d47e:	f240 2171 	movw	r1, #625	; 0x271
 800d482:	4630      	mov	r0, r6
 800d484:	f7ff ff3b 	bl	800d2fe <__i2b>
 800d488:	2300      	movs	r3, #0
 800d48a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d48e:	4604      	mov	r4, r0
 800d490:	6003      	str	r3, [r0, #0]
 800d492:	f04f 0800 	mov.w	r8, #0
 800d496:	07eb      	lsls	r3, r5, #31
 800d498:	d50a      	bpl.n	800d4b0 <__pow5mult+0x74>
 800d49a:	4639      	mov	r1, r7
 800d49c:	4622      	mov	r2, r4
 800d49e:	4630      	mov	r0, r6
 800d4a0:	f7ff ff36 	bl	800d310 <__multiply>
 800d4a4:	4639      	mov	r1, r7
 800d4a6:	4681      	mov	r9, r0
 800d4a8:	4630      	mov	r0, r6
 800d4aa:	f7ff fe88 	bl	800d1be <_Bfree>
 800d4ae:	464f      	mov	r7, r9
 800d4b0:	106d      	asrs	r5, r5, #1
 800d4b2:	d00b      	beq.n	800d4cc <__pow5mult+0x90>
 800d4b4:	6820      	ldr	r0, [r4, #0]
 800d4b6:	b938      	cbnz	r0, 800d4c8 <__pow5mult+0x8c>
 800d4b8:	4622      	mov	r2, r4
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	4630      	mov	r0, r6
 800d4be:	f7ff ff27 	bl	800d310 <__multiply>
 800d4c2:	6020      	str	r0, [r4, #0]
 800d4c4:	f8c0 8000 	str.w	r8, [r0]
 800d4c8:	4604      	mov	r4, r0
 800d4ca:	e7e4      	b.n	800d496 <__pow5mult+0x5a>
 800d4cc:	4638      	mov	r0, r7
 800d4ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4d2:	bf00      	nop
 800d4d4:	0800e178 	.word	0x0800e178

0800d4d8 <__lshift>:
 800d4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4dc:	460c      	mov	r4, r1
 800d4de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4e2:	6923      	ldr	r3, [r4, #16]
 800d4e4:	6849      	ldr	r1, [r1, #4]
 800d4e6:	eb0a 0903 	add.w	r9, sl, r3
 800d4ea:	68a3      	ldr	r3, [r4, #8]
 800d4ec:	4607      	mov	r7, r0
 800d4ee:	4616      	mov	r6, r2
 800d4f0:	f109 0501 	add.w	r5, r9, #1
 800d4f4:	42ab      	cmp	r3, r5
 800d4f6:	db32      	blt.n	800d55e <__lshift+0x86>
 800d4f8:	4638      	mov	r0, r7
 800d4fa:	f7ff fe2c 	bl	800d156 <_Balloc>
 800d4fe:	2300      	movs	r3, #0
 800d500:	4680      	mov	r8, r0
 800d502:	f100 0114 	add.w	r1, r0, #20
 800d506:	461a      	mov	r2, r3
 800d508:	4553      	cmp	r3, sl
 800d50a:	db2b      	blt.n	800d564 <__lshift+0x8c>
 800d50c:	6920      	ldr	r0, [r4, #16]
 800d50e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d512:	f104 0314 	add.w	r3, r4, #20
 800d516:	f016 021f 	ands.w	r2, r6, #31
 800d51a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d51e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d522:	d025      	beq.n	800d570 <__lshift+0x98>
 800d524:	f1c2 0e20 	rsb	lr, r2, #32
 800d528:	2000      	movs	r0, #0
 800d52a:	681e      	ldr	r6, [r3, #0]
 800d52c:	468a      	mov	sl, r1
 800d52e:	4096      	lsls	r6, r2
 800d530:	4330      	orrs	r0, r6
 800d532:	f84a 0b04 	str.w	r0, [sl], #4
 800d536:	f853 0b04 	ldr.w	r0, [r3], #4
 800d53a:	459c      	cmp	ip, r3
 800d53c:	fa20 f00e 	lsr.w	r0, r0, lr
 800d540:	d814      	bhi.n	800d56c <__lshift+0x94>
 800d542:	6048      	str	r0, [r1, #4]
 800d544:	b108      	cbz	r0, 800d54a <__lshift+0x72>
 800d546:	f109 0502 	add.w	r5, r9, #2
 800d54a:	3d01      	subs	r5, #1
 800d54c:	4638      	mov	r0, r7
 800d54e:	f8c8 5010 	str.w	r5, [r8, #16]
 800d552:	4621      	mov	r1, r4
 800d554:	f7ff fe33 	bl	800d1be <_Bfree>
 800d558:	4640      	mov	r0, r8
 800d55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d55e:	3101      	adds	r1, #1
 800d560:	005b      	lsls	r3, r3, #1
 800d562:	e7c7      	b.n	800d4f4 <__lshift+0x1c>
 800d564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d568:	3301      	adds	r3, #1
 800d56a:	e7cd      	b.n	800d508 <__lshift+0x30>
 800d56c:	4651      	mov	r1, sl
 800d56e:	e7dc      	b.n	800d52a <__lshift+0x52>
 800d570:	3904      	subs	r1, #4
 800d572:	f853 2b04 	ldr.w	r2, [r3], #4
 800d576:	f841 2f04 	str.w	r2, [r1, #4]!
 800d57a:	459c      	cmp	ip, r3
 800d57c:	d8f9      	bhi.n	800d572 <__lshift+0x9a>
 800d57e:	e7e4      	b.n	800d54a <__lshift+0x72>

0800d580 <__mcmp>:
 800d580:	6903      	ldr	r3, [r0, #16]
 800d582:	690a      	ldr	r2, [r1, #16]
 800d584:	1a9b      	subs	r3, r3, r2
 800d586:	b530      	push	{r4, r5, lr}
 800d588:	d10c      	bne.n	800d5a4 <__mcmp+0x24>
 800d58a:	0092      	lsls	r2, r2, #2
 800d58c:	3014      	adds	r0, #20
 800d58e:	3114      	adds	r1, #20
 800d590:	1884      	adds	r4, r0, r2
 800d592:	4411      	add	r1, r2
 800d594:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d598:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d59c:	4295      	cmp	r5, r2
 800d59e:	d003      	beq.n	800d5a8 <__mcmp+0x28>
 800d5a0:	d305      	bcc.n	800d5ae <__mcmp+0x2e>
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	bd30      	pop	{r4, r5, pc}
 800d5a8:	42a0      	cmp	r0, r4
 800d5aa:	d3f3      	bcc.n	800d594 <__mcmp+0x14>
 800d5ac:	e7fa      	b.n	800d5a4 <__mcmp+0x24>
 800d5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d5b2:	e7f7      	b.n	800d5a4 <__mcmp+0x24>

0800d5b4 <__mdiff>:
 800d5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5b8:	460d      	mov	r5, r1
 800d5ba:	4607      	mov	r7, r0
 800d5bc:	4611      	mov	r1, r2
 800d5be:	4628      	mov	r0, r5
 800d5c0:	4614      	mov	r4, r2
 800d5c2:	f7ff ffdd 	bl	800d580 <__mcmp>
 800d5c6:	1e06      	subs	r6, r0, #0
 800d5c8:	d108      	bne.n	800d5dc <__mdiff+0x28>
 800d5ca:	4631      	mov	r1, r6
 800d5cc:	4638      	mov	r0, r7
 800d5ce:	f7ff fdc2 	bl	800d156 <_Balloc>
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5dc:	bfa4      	itt	ge
 800d5de:	4623      	movge	r3, r4
 800d5e0:	462c      	movge	r4, r5
 800d5e2:	4638      	mov	r0, r7
 800d5e4:	6861      	ldr	r1, [r4, #4]
 800d5e6:	bfa6      	itte	ge
 800d5e8:	461d      	movge	r5, r3
 800d5ea:	2600      	movge	r6, #0
 800d5ec:	2601      	movlt	r6, #1
 800d5ee:	f7ff fdb2 	bl	800d156 <_Balloc>
 800d5f2:	692b      	ldr	r3, [r5, #16]
 800d5f4:	60c6      	str	r6, [r0, #12]
 800d5f6:	6926      	ldr	r6, [r4, #16]
 800d5f8:	f105 0914 	add.w	r9, r5, #20
 800d5fc:	f104 0214 	add.w	r2, r4, #20
 800d600:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d604:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d608:	f100 0514 	add.w	r5, r0, #20
 800d60c:	f04f 0e00 	mov.w	lr, #0
 800d610:	f852 ab04 	ldr.w	sl, [r2], #4
 800d614:	f859 4b04 	ldr.w	r4, [r9], #4
 800d618:	fa1e f18a 	uxtah	r1, lr, sl
 800d61c:	b2a3      	uxth	r3, r4
 800d61e:	1ac9      	subs	r1, r1, r3
 800d620:	0c23      	lsrs	r3, r4, #16
 800d622:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800d626:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d62a:	b289      	uxth	r1, r1
 800d62c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800d630:	45c8      	cmp	r8, r9
 800d632:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d636:	4694      	mov	ip, r2
 800d638:	f845 3b04 	str.w	r3, [r5], #4
 800d63c:	d8e8      	bhi.n	800d610 <__mdiff+0x5c>
 800d63e:	45bc      	cmp	ip, r7
 800d640:	d304      	bcc.n	800d64c <__mdiff+0x98>
 800d642:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800d646:	b183      	cbz	r3, 800d66a <__mdiff+0xb6>
 800d648:	6106      	str	r6, [r0, #16]
 800d64a:	e7c5      	b.n	800d5d8 <__mdiff+0x24>
 800d64c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d650:	fa1e f381 	uxtah	r3, lr, r1
 800d654:	141a      	asrs	r2, r3, #16
 800d656:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d65a:	b29b      	uxth	r3, r3
 800d65c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d660:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800d664:	f845 3b04 	str.w	r3, [r5], #4
 800d668:	e7e9      	b.n	800d63e <__mdiff+0x8a>
 800d66a:	3e01      	subs	r6, #1
 800d66c:	e7e9      	b.n	800d642 <__mdiff+0x8e>

0800d66e <__d2b>:
 800d66e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d672:	460e      	mov	r6, r1
 800d674:	2101      	movs	r1, #1
 800d676:	ec59 8b10 	vmov	r8, r9, d0
 800d67a:	4615      	mov	r5, r2
 800d67c:	f7ff fd6b 	bl	800d156 <_Balloc>
 800d680:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d684:	4607      	mov	r7, r0
 800d686:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d68a:	bb34      	cbnz	r4, 800d6da <__d2b+0x6c>
 800d68c:	9301      	str	r3, [sp, #4]
 800d68e:	f1b8 0300 	subs.w	r3, r8, #0
 800d692:	d027      	beq.n	800d6e4 <__d2b+0x76>
 800d694:	a802      	add	r0, sp, #8
 800d696:	f840 3d08 	str.w	r3, [r0, #-8]!
 800d69a:	f7ff fe01 	bl	800d2a0 <__lo0bits>
 800d69e:	9900      	ldr	r1, [sp, #0]
 800d6a0:	b1f0      	cbz	r0, 800d6e0 <__d2b+0x72>
 800d6a2:	9a01      	ldr	r2, [sp, #4]
 800d6a4:	f1c0 0320 	rsb	r3, r0, #32
 800d6a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d6ac:	430b      	orrs	r3, r1
 800d6ae:	40c2      	lsrs	r2, r0
 800d6b0:	617b      	str	r3, [r7, #20]
 800d6b2:	9201      	str	r2, [sp, #4]
 800d6b4:	9b01      	ldr	r3, [sp, #4]
 800d6b6:	61bb      	str	r3, [r7, #24]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	bf14      	ite	ne
 800d6bc:	2102      	movne	r1, #2
 800d6be:	2101      	moveq	r1, #1
 800d6c0:	6139      	str	r1, [r7, #16]
 800d6c2:	b1c4      	cbz	r4, 800d6f6 <__d2b+0x88>
 800d6c4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d6c8:	4404      	add	r4, r0
 800d6ca:	6034      	str	r4, [r6, #0]
 800d6cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d6d0:	6028      	str	r0, [r5, #0]
 800d6d2:	4638      	mov	r0, r7
 800d6d4:	b003      	add	sp, #12
 800d6d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d6de:	e7d5      	b.n	800d68c <__d2b+0x1e>
 800d6e0:	6179      	str	r1, [r7, #20]
 800d6e2:	e7e7      	b.n	800d6b4 <__d2b+0x46>
 800d6e4:	a801      	add	r0, sp, #4
 800d6e6:	f7ff fddb 	bl	800d2a0 <__lo0bits>
 800d6ea:	9b01      	ldr	r3, [sp, #4]
 800d6ec:	617b      	str	r3, [r7, #20]
 800d6ee:	2101      	movs	r1, #1
 800d6f0:	6139      	str	r1, [r7, #16]
 800d6f2:	3020      	adds	r0, #32
 800d6f4:	e7e5      	b.n	800d6c2 <__d2b+0x54>
 800d6f6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800d6fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d6fe:	6030      	str	r0, [r6, #0]
 800d700:	6918      	ldr	r0, [r3, #16]
 800d702:	f7ff fdae 	bl	800d262 <__hi0bits>
 800d706:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d70a:	e7e1      	b.n	800d6d0 <__d2b+0x62>

0800d70c <_calloc_r>:
 800d70c:	b538      	push	{r3, r4, r5, lr}
 800d70e:	fb02 f401 	mul.w	r4, r2, r1
 800d712:	4621      	mov	r1, r4
 800d714:	f000 f856 	bl	800d7c4 <_malloc_r>
 800d718:	4605      	mov	r5, r0
 800d71a:	b118      	cbz	r0, 800d724 <_calloc_r+0x18>
 800d71c:	4622      	mov	r2, r4
 800d71e:	2100      	movs	r1, #0
 800d720:	f7fd fe6a 	bl	800b3f8 <memset>
 800d724:	4628      	mov	r0, r5
 800d726:	bd38      	pop	{r3, r4, r5, pc}

0800d728 <_free_r>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	4605      	mov	r5, r0
 800d72c:	2900      	cmp	r1, #0
 800d72e:	d045      	beq.n	800d7bc <_free_r+0x94>
 800d730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d734:	1f0c      	subs	r4, r1, #4
 800d736:	2b00      	cmp	r3, #0
 800d738:	bfb8      	it	lt
 800d73a:	18e4      	addlt	r4, r4, r3
 800d73c:	f000 face 	bl	800dcdc <__malloc_lock>
 800d740:	4a1f      	ldr	r2, [pc, #124]	; (800d7c0 <_free_r+0x98>)
 800d742:	6813      	ldr	r3, [r2, #0]
 800d744:	4610      	mov	r0, r2
 800d746:	b933      	cbnz	r3, 800d756 <_free_r+0x2e>
 800d748:	6063      	str	r3, [r4, #4]
 800d74a:	6014      	str	r4, [r2, #0]
 800d74c:	4628      	mov	r0, r5
 800d74e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d752:	f000 bac4 	b.w	800dcde <__malloc_unlock>
 800d756:	42a3      	cmp	r3, r4
 800d758:	d90c      	bls.n	800d774 <_free_r+0x4c>
 800d75a:	6821      	ldr	r1, [r4, #0]
 800d75c:	1862      	adds	r2, r4, r1
 800d75e:	4293      	cmp	r3, r2
 800d760:	bf04      	itt	eq
 800d762:	681a      	ldreq	r2, [r3, #0]
 800d764:	685b      	ldreq	r3, [r3, #4]
 800d766:	6063      	str	r3, [r4, #4]
 800d768:	bf04      	itt	eq
 800d76a:	1852      	addeq	r2, r2, r1
 800d76c:	6022      	streq	r2, [r4, #0]
 800d76e:	6004      	str	r4, [r0, #0]
 800d770:	e7ec      	b.n	800d74c <_free_r+0x24>
 800d772:	4613      	mov	r3, r2
 800d774:	685a      	ldr	r2, [r3, #4]
 800d776:	b10a      	cbz	r2, 800d77c <_free_r+0x54>
 800d778:	42a2      	cmp	r2, r4
 800d77a:	d9fa      	bls.n	800d772 <_free_r+0x4a>
 800d77c:	6819      	ldr	r1, [r3, #0]
 800d77e:	1858      	adds	r0, r3, r1
 800d780:	42a0      	cmp	r0, r4
 800d782:	d10b      	bne.n	800d79c <_free_r+0x74>
 800d784:	6820      	ldr	r0, [r4, #0]
 800d786:	4401      	add	r1, r0
 800d788:	1858      	adds	r0, r3, r1
 800d78a:	4282      	cmp	r2, r0
 800d78c:	6019      	str	r1, [r3, #0]
 800d78e:	d1dd      	bne.n	800d74c <_free_r+0x24>
 800d790:	6810      	ldr	r0, [r2, #0]
 800d792:	6852      	ldr	r2, [r2, #4]
 800d794:	605a      	str	r2, [r3, #4]
 800d796:	4401      	add	r1, r0
 800d798:	6019      	str	r1, [r3, #0]
 800d79a:	e7d7      	b.n	800d74c <_free_r+0x24>
 800d79c:	d902      	bls.n	800d7a4 <_free_r+0x7c>
 800d79e:	230c      	movs	r3, #12
 800d7a0:	602b      	str	r3, [r5, #0]
 800d7a2:	e7d3      	b.n	800d74c <_free_r+0x24>
 800d7a4:	6820      	ldr	r0, [r4, #0]
 800d7a6:	1821      	adds	r1, r4, r0
 800d7a8:	428a      	cmp	r2, r1
 800d7aa:	bf04      	itt	eq
 800d7ac:	6811      	ldreq	r1, [r2, #0]
 800d7ae:	6852      	ldreq	r2, [r2, #4]
 800d7b0:	6062      	str	r2, [r4, #4]
 800d7b2:	bf04      	itt	eq
 800d7b4:	1809      	addeq	r1, r1, r0
 800d7b6:	6021      	streq	r1, [r4, #0]
 800d7b8:	605c      	str	r4, [r3, #4]
 800d7ba:	e7c7      	b.n	800d74c <_free_r+0x24>
 800d7bc:	bd38      	pop	{r3, r4, r5, pc}
 800d7be:	bf00      	nop
 800d7c0:	20000200 	.word	0x20000200

0800d7c4 <_malloc_r>:
 800d7c4:	b570      	push	{r4, r5, r6, lr}
 800d7c6:	1ccd      	adds	r5, r1, #3
 800d7c8:	f025 0503 	bic.w	r5, r5, #3
 800d7cc:	3508      	adds	r5, #8
 800d7ce:	2d0c      	cmp	r5, #12
 800d7d0:	bf38      	it	cc
 800d7d2:	250c      	movcc	r5, #12
 800d7d4:	2d00      	cmp	r5, #0
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	db01      	blt.n	800d7de <_malloc_r+0x1a>
 800d7da:	42a9      	cmp	r1, r5
 800d7dc:	d903      	bls.n	800d7e6 <_malloc_r+0x22>
 800d7de:	230c      	movs	r3, #12
 800d7e0:	6033      	str	r3, [r6, #0]
 800d7e2:	2000      	movs	r0, #0
 800d7e4:	bd70      	pop	{r4, r5, r6, pc}
 800d7e6:	f000 fa79 	bl	800dcdc <__malloc_lock>
 800d7ea:	4a21      	ldr	r2, [pc, #132]	; (800d870 <_malloc_r+0xac>)
 800d7ec:	6814      	ldr	r4, [r2, #0]
 800d7ee:	4621      	mov	r1, r4
 800d7f0:	b991      	cbnz	r1, 800d818 <_malloc_r+0x54>
 800d7f2:	4c20      	ldr	r4, [pc, #128]	; (800d874 <_malloc_r+0xb0>)
 800d7f4:	6823      	ldr	r3, [r4, #0]
 800d7f6:	b91b      	cbnz	r3, 800d800 <_malloc_r+0x3c>
 800d7f8:	4630      	mov	r0, r6
 800d7fa:	f000 f9b3 	bl	800db64 <_sbrk_r>
 800d7fe:	6020      	str	r0, [r4, #0]
 800d800:	4629      	mov	r1, r5
 800d802:	4630      	mov	r0, r6
 800d804:	f000 f9ae 	bl	800db64 <_sbrk_r>
 800d808:	1c43      	adds	r3, r0, #1
 800d80a:	d124      	bne.n	800d856 <_malloc_r+0x92>
 800d80c:	230c      	movs	r3, #12
 800d80e:	6033      	str	r3, [r6, #0]
 800d810:	4630      	mov	r0, r6
 800d812:	f000 fa64 	bl	800dcde <__malloc_unlock>
 800d816:	e7e4      	b.n	800d7e2 <_malloc_r+0x1e>
 800d818:	680b      	ldr	r3, [r1, #0]
 800d81a:	1b5b      	subs	r3, r3, r5
 800d81c:	d418      	bmi.n	800d850 <_malloc_r+0x8c>
 800d81e:	2b0b      	cmp	r3, #11
 800d820:	d90f      	bls.n	800d842 <_malloc_r+0x7e>
 800d822:	600b      	str	r3, [r1, #0]
 800d824:	50cd      	str	r5, [r1, r3]
 800d826:	18cc      	adds	r4, r1, r3
 800d828:	4630      	mov	r0, r6
 800d82a:	f000 fa58 	bl	800dcde <__malloc_unlock>
 800d82e:	f104 000b 	add.w	r0, r4, #11
 800d832:	1d23      	adds	r3, r4, #4
 800d834:	f020 0007 	bic.w	r0, r0, #7
 800d838:	1ac3      	subs	r3, r0, r3
 800d83a:	d0d3      	beq.n	800d7e4 <_malloc_r+0x20>
 800d83c:	425a      	negs	r2, r3
 800d83e:	50e2      	str	r2, [r4, r3]
 800d840:	e7d0      	b.n	800d7e4 <_malloc_r+0x20>
 800d842:	428c      	cmp	r4, r1
 800d844:	684b      	ldr	r3, [r1, #4]
 800d846:	bf16      	itet	ne
 800d848:	6063      	strne	r3, [r4, #4]
 800d84a:	6013      	streq	r3, [r2, #0]
 800d84c:	460c      	movne	r4, r1
 800d84e:	e7eb      	b.n	800d828 <_malloc_r+0x64>
 800d850:	460c      	mov	r4, r1
 800d852:	6849      	ldr	r1, [r1, #4]
 800d854:	e7cc      	b.n	800d7f0 <_malloc_r+0x2c>
 800d856:	1cc4      	adds	r4, r0, #3
 800d858:	f024 0403 	bic.w	r4, r4, #3
 800d85c:	42a0      	cmp	r0, r4
 800d85e:	d005      	beq.n	800d86c <_malloc_r+0xa8>
 800d860:	1a21      	subs	r1, r4, r0
 800d862:	4630      	mov	r0, r6
 800d864:	f000 f97e 	bl	800db64 <_sbrk_r>
 800d868:	3001      	adds	r0, #1
 800d86a:	d0cf      	beq.n	800d80c <_malloc_r+0x48>
 800d86c:	6025      	str	r5, [r4, #0]
 800d86e:	e7db      	b.n	800d828 <_malloc_r+0x64>
 800d870:	20000200 	.word	0x20000200
 800d874:	20000204 	.word	0x20000204

0800d878 <__sfputc_r>:
 800d878:	6893      	ldr	r3, [r2, #8]
 800d87a:	3b01      	subs	r3, #1
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	b410      	push	{r4}
 800d880:	6093      	str	r3, [r2, #8]
 800d882:	da08      	bge.n	800d896 <__sfputc_r+0x1e>
 800d884:	6994      	ldr	r4, [r2, #24]
 800d886:	42a3      	cmp	r3, r4
 800d888:	db01      	blt.n	800d88e <__sfputc_r+0x16>
 800d88a:	290a      	cmp	r1, #10
 800d88c:	d103      	bne.n	800d896 <__sfputc_r+0x1e>
 800d88e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d892:	f7fe bb5b 	b.w	800bf4c <__swbuf_r>
 800d896:	6813      	ldr	r3, [r2, #0]
 800d898:	1c58      	adds	r0, r3, #1
 800d89a:	6010      	str	r0, [r2, #0]
 800d89c:	7019      	strb	r1, [r3, #0]
 800d89e:	4608      	mov	r0, r1
 800d8a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8a4:	4770      	bx	lr

0800d8a6 <__sfputs_r>:
 800d8a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8a8:	4606      	mov	r6, r0
 800d8aa:	460f      	mov	r7, r1
 800d8ac:	4614      	mov	r4, r2
 800d8ae:	18d5      	adds	r5, r2, r3
 800d8b0:	42ac      	cmp	r4, r5
 800d8b2:	d101      	bne.n	800d8b8 <__sfputs_r+0x12>
 800d8b4:	2000      	movs	r0, #0
 800d8b6:	e007      	b.n	800d8c8 <__sfputs_r+0x22>
 800d8b8:	463a      	mov	r2, r7
 800d8ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8be:	4630      	mov	r0, r6
 800d8c0:	f7ff ffda 	bl	800d878 <__sfputc_r>
 800d8c4:	1c43      	adds	r3, r0, #1
 800d8c6:	d1f3      	bne.n	800d8b0 <__sfputs_r+0xa>
 800d8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8cc <_vfiprintf_r>:
 800d8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d0:	460c      	mov	r4, r1
 800d8d2:	b09d      	sub	sp, #116	; 0x74
 800d8d4:	4617      	mov	r7, r2
 800d8d6:	461d      	mov	r5, r3
 800d8d8:	4606      	mov	r6, r0
 800d8da:	b118      	cbz	r0, 800d8e4 <_vfiprintf_r+0x18>
 800d8dc:	6983      	ldr	r3, [r0, #24]
 800d8de:	b90b      	cbnz	r3, 800d8e4 <_vfiprintf_r+0x18>
 800d8e0:	f7ff fb2a 	bl	800cf38 <__sinit>
 800d8e4:	4b7c      	ldr	r3, [pc, #496]	; (800dad8 <_vfiprintf_r+0x20c>)
 800d8e6:	429c      	cmp	r4, r3
 800d8e8:	d158      	bne.n	800d99c <_vfiprintf_r+0xd0>
 800d8ea:	6874      	ldr	r4, [r6, #4]
 800d8ec:	89a3      	ldrh	r3, [r4, #12]
 800d8ee:	0718      	lsls	r0, r3, #28
 800d8f0:	d55e      	bpl.n	800d9b0 <_vfiprintf_r+0xe4>
 800d8f2:	6923      	ldr	r3, [r4, #16]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d05b      	beq.n	800d9b0 <_vfiprintf_r+0xe4>
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d8fc:	2320      	movs	r3, #32
 800d8fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d902:	2330      	movs	r3, #48	; 0x30
 800d904:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d908:	9503      	str	r5, [sp, #12]
 800d90a:	f04f 0b01 	mov.w	fp, #1
 800d90e:	46b8      	mov	r8, r7
 800d910:	4645      	mov	r5, r8
 800d912:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d916:	b10b      	cbz	r3, 800d91c <_vfiprintf_r+0x50>
 800d918:	2b25      	cmp	r3, #37	; 0x25
 800d91a:	d154      	bne.n	800d9c6 <_vfiprintf_r+0xfa>
 800d91c:	ebb8 0a07 	subs.w	sl, r8, r7
 800d920:	d00b      	beq.n	800d93a <_vfiprintf_r+0x6e>
 800d922:	4653      	mov	r3, sl
 800d924:	463a      	mov	r2, r7
 800d926:	4621      	mov	r1, r4
 800d928:	4630      	mov	r0, r6
 800d92a:	f7ff ffbc 	bl	800d8a6 <__sfputs_r>
 800d92e:	3001      	adds	r0, #1
 800d930:	f000 80c2 	beq.w	800dab8 <_vfiprintf_r+0x1ec>
 800d934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d936:	4453      	add	r3, sl
 800d938:	9309      	str	r3, [sp, #36]	; 0x24
 800d93a:	f898 3000 	ldrb.w	r3, [r8]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	f000 80ba 	beq.w	800dab8 <_vfiprintf_r+0x1ec>
 800d944:	2300      	movs	r3, #0
 800d946:	f04f 32ff 	mov.w	r2, #4294967295
 800d94a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d94e:	9304      	str	r3, [sp, #16]
 800d950:	9307      	str	r3, [sp, #28]
 800d952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d956:	931a      	str	r3, [sp, #104]	; 0x68
 800d958:	46a8      	mov	r8, r5
 800d95a:	2205      	movs	r2, #5
 800d95c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800d960:	485e      	ldr	r0, [pc, #376]	; (800dadc <_vfiprintf_r+0x210>)
 800d962:	f7f2 fc3d 	bl	80001e0 <memchr>
 800d966:	9b04      	ldr	r3, [sp, #16]
 800d968:	bb78      	cbnz	r0, 800d9ca <_vfiprintf_r+0xfe>
 800d96a:	06d9      	lsls	r1, r3, #27
 800d96c:	bf44      	itt	mi
 800d96e:	2220      	movmi	r2, #32
 800d970:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d974:	071a      	lsls	r2, r3, #28
 800d976:	bf44      	itt	mi
 800d978:	222b      	movmi	r2, #43	; 0x2b
 800d97a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d97e:	782a      	ldrb	r2, [r5, #0]
 800d980:	2a2a      	cmp	r2, #42	; 0x2a
 800d982:	d02a      	beq.n	800d9da <_vfiprintf_r+0x10e>
 800d984:	9a07      	ldr	r2, [sp, #28]
 800d986:	46a8      	mov	r8, r5
 800d988:	2000      	movs	r0, #0
 800d98a:	250a      	movs	r5, #10
 800d98c:	4641      	mov	r1, r8
 800d98e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d992:	3b30      	subs	r3, #48	; 0x30
 800d994:	2b09      	cmp	r3, #9
 800d996:	d969      	bls.n	800da6c <_vfiprintf_r+0x1a0>
 800d998:	b360      	cbz	r0, 800d9f4 <_vfiprintf_r+0x128>
 800d99a:	e024      	b.n	800d9e6 <_vfiprintf_r+0x11a>
 800d99c:	4b50      	ldr	r3, [pc, #320]	; (800dae0 <_vfiprintf_r+0x214>)
 800d99e:	429c      	cmp	r4, r3
 800d9a0:	d101      	bne.n	800d9a6 <_vfiprintf_r+0xda>
 800d9a2:	68b4      	ldr	r4, [r6, #8]
 800d9a4:	e7a2      	b.n	800d8ec <_vfiprintf_r+0x20>
 800d9a6:	4b4f      	ldr	r3, [pc, #316]	; (800dae4 <_vfiprintf_r+0x218>)
 800d9a8:	429c      	cmp	r4, r3
 800d9aa:	bf08      	it	eq
 800d9ac:	68f4      	ldreq	r4, [r6, #12]
 800d9ae:	e79d      	b.n	800d8ec <_vfiprintf_r+0x20>
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	f7fe fb1c 	bl	800bff0 <__swsetup_r>
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	d09d      	beq.n	800d8f8 <_vfiprintf_r+0x2c>
 800d9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c0:	b01d      	add	sp, #116	; 0x74
 800d9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c6:	46a8      	mov	r8, r5
 800d9c8:	e7a2      	b.n	800d910 <_vfiprintf_r+0x44>
 800d9ca:	4a44      	ldr	r2, [pc, #272]	; (800dadc <_vfiprintf_r+0x210>)
 800d9cc:	1a80      	subs	r0, r0, r2
 800d9ce:	fa0b f000 	lsl.w	r0, fp, r0
 800d9d2:	4318      	orrs	r0, r3
 800d9d4:	9004      	str	r0, [sp, #16]
 800d9d6:	4645      	mov	r5, r8
 800d9d8:	e7be      	b.n	800d958 <_vfiprintf_r+0x8c>
 800d9da:	9a03      	ldr	r2, [sp, #12]
 800d9dc:	1d11      	adds	r1, r2, #4
 800d9de:	6812      	ldr	r2, [r2, #0]
 800d9e0:	9103      	str	r1, [sp, #12]
 800d9e2:	2a00      	cmp	r2, #0
 800d9e4:	db01      	blt.n	800d9ea <_vfiprintf_r+0x11e>
 800d9e6:	9207      	str	r2, [sp, #28]
 800d9e8:	e004      	b.n	800d9f4 <_vfiprintf_r+0x128>
 800d9ea:	4252      	negs	r2, r2
 800d9ec:	f043 0302 	orr.w	r3, r3, #2
 800d9f0:	9207      	str	r2, [sp, #28]
 800d9f2:	9304      	str	r3, [sp, #16]
 800d9f4:	f898 3000 	ldrb.w	r3, [r8]
 800d9f8:	2b2e      	cmp	r3, #46	; 0x2e
 800d9fa:	d10e      	bne.n	800da1a <_vfiprintf_r+0x14e>
 800d9fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800da00:	2b2a      	cmp	r3, #42	; 0x2a
 800da02:	d138      	bne.n	800da76 <_vfiprintf_r+0x1aa>
 800da04:	9b03      	ldr	r3, [sp, #12]
 800da06:	1d1a      	adds	r2, r3, #4
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	9203      	str	r2, [sp, #12]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	bfb8      	it	lt
 800da10:	f04f 33ff 	movlt.w	r3, #4294967295
 800da14:	f108 0802 	add.w	r8, r8, #2
 800da18:	9305      	str	r3, [sp, #20]
 800da1a:	4d33      	ldr	r5, [pc, #204]	; (800dae8 <_vfiprintf_r+0x21c>)
 800da1c:	f898 1000 	ldrb.w	r1, [r8]
 800da20:	2203      	movs	r2, #3
 800da22:	4628      	mov	r0, r5
 800da24:	f7f2 fbdc 	bl	80001e0 <memchr>
 800da28:	b140      	cbz	r0, 800da3c <_vfiprintf_r+0x170>
 800da2a:	2340      	movs	r3, #64	; 0x40
 800da2c:	1b40      	subs	r0, r0, r5
 800da2e:	fa03 f000 	lsl.w	r0, r3, r0
 800da32:	9b04      	ldr	r3, [sp, #16]
 800da34:	4303      	orrs	r3, r0
 800da36:	f108 0801 	add.w	r8, r8, #1
 800da3a:	9304      	str	r3, [sp, #16]
 800da3c:	f898 1000 	ldrb.w	r1, [r8]
 800da40:	482a      	ldr	r0, [pc, #168]	; (800daec <_vfiprintf_r+0x220>)
 800da42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da46:	2206      	movs	r2, #6
 800da48:	f108 0701 	add.w	r7, r8, #1
 800da4c:	f7f2 fbc8 	bl	80001e0 <memchr>
 800da50:	2800      	cmp	r0, #0
 800da52:	d037      	beq.n	800dac4 <_vfiprintf_r+0x1f8>
 800da54:	4b26      	ldr	r3, [pc, #152]	; (800daf0 <_vfiprintf_r+0x224>)
 800da56:	bb1b      	cbnz	r3, 800daa0 <_vfiprintf_r+0x1d4>
 800da58:	9b03      	ldr	r3, [sp, #12]
 800da5a:	3307      	adds	r3, #7
 800da5c:	f023 0307 	bic.w	r3, r3, #7
 800da60:	3308      	adds	r3, #8
 800da62:	9303      	str	r3, [sp, #12]
 800da64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da66:	444b      	add	r3, r9
 800da68:	9309      	str	r3, [sp, #36]	; 0x24
 800da6a:	e750      	b.n	800d90e <_vfiprintf_r+0x42>
 800da6c:	fb05 3202 	mla	r2, r5, r2, r3
 800da70:	2001      	movs	r0, #1
 800da72:	4688      	mov	r8, r1
 800da74:	e78a      	b.n	800d98c <_vfiprintf_r+0xc0>
 800da76:	2300      	movs	r3, #0
 800da78:	f108 0801 	add.w	r8, r8, #1
 800da7c:	9305      	str	r3, [sp, #20]
 800da7e:	4619      	mov	r1, r3
 800da80:	250a      	movs	r5, #10
 800da82:	4640      	mov	r0, r8
 800da84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da88:	3a30      	subs	r2, #48	; 0x30
 800da8a:	2a09      	cmp	r2, #9
 800da8c:	d903      	bls.n	800da96 <_vfiprintf_r+0x1ca>
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d0c3      	beq.n	800da1a <_vfiprintf_r+0x14e>
 800da92:	9105      	str	r1, [sp, #20]
 800da94:	e7c1      	b.n	800da1a <_vfiprintf_r+0x14e>
 800da96:	fb05 2101 	mla	r1, r5, r1, r2
 800da9a:	2301      	movs	r3, #1
 800da9c:	4680      	mov	r8, r0
 800da9e:	e7f0      	b.n	800da82 <_vfiprintf_r+0x1b6>
 800daa0:	ab03      	add	r3, sp, #12
 800daa2:	9300      	str	r3, [sp, #0]
 800daa4:	4622      	mov	r2, r4
 800daa6:	4b13      	ldr	r3, [pc, #76]	; (800daf4 <_vfiprintf_r+0x228>)
 800daa8:	a904      	add	r1, sp, #16
 800daaa:	4630      	mov	r0, r6
 800daac:	f7fd fd40 	bl	800b530 <_printf_float>
 800dab0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800dab4:	4681      	mov	r9, r0
 800dab6:	d1d5      	bne.n	800da64 <_vfiprintf_r+0x198>
 800dab8:	89a3      	ldrh	r3, [r4, #12]
 800daba:	065b      	lsls	r3, r3, #25
 800dabc:	f53f af7e 	bmi.w	800d9bc <_vfiprintf_r+0xf0>
 800dac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dac2:	e77d      	b.n	800d9c0 <_vfiprintf_r+0xf4>
 800dac4:	ab03      	add	r3, sp, #12
 800dac6:	9300      	str	r3, [sp, #0]
 800dac8:	4622      	mov	r2, r4
 800daca:	4b0a      	ldr	r3, [pc, #40]	; (800daf4 <_vfiprintf_r+0x228>)
 800dacc:	a904      	add	r1, sp, #16
 800dace:	4630      	mov	r0, r6
 800dad0:	f7fd ffe4 	bl	800ba9c <_printf_i>
 800dad4:	e7ec      	b.n	800dab0 <_vfiprintf_r+0x1e4>
 800dad6:	bf00      	nop
 800dad8:	0800e048 	.word	0x0800e048
 800dadc:	0800e184 	.word	0x0800e184
 800dae0:	0800e068 	.word	0x0800e068
 800dae4:	0800e028 	.word	0x0800e028
 800dae8:	0800e18a 	.word	0x0800e18a
 800daec:	0800e18e 	.word	0x0800e18e
 800daf0:	0800b531 	.word	0x0800b531
 800daf4:	0800d8a7 	.word	0x0800d8a7

0800daf8 <_putc_r>:
 800daf8:	b570      	push	{r4, r5, r6, lr}
 800dafa:	460d      	mov	r5, r1
 800dafc:	4614      	mov	r4, r2
 800dafe:	4606      	mov	r6, r0
 800db00:	b118      	cbz	r0, 800db0a <_putc_r+0x12>
 800db02:	6983      	ldr	r3, [r0, #24]
 800db04:	b90b      	cbnz	r3, 800db0a <_putc_r+0x12>
 800db06:	f7ff fa17 	bl	800cf38 <__sinit>
 800db0a:	4b13      	ldr	r3, [pc, #76]	; (800db58 <_putc_r+0x60>)
 800db0c:	429c      	cmp	r4, r3
 800db0e:	d112      	bne.n	800db36 <_putc_r+0x3e>
 800db10:	6874      	ldr	r4, [r6, #4]
 800db12:	68a3      	ldr	r3, [r4, #8]
 800db14:	3b01      	subs	r3, #1
 800db16:	2b00      	cmp	r3, #0
 800db18:	60a3      	str	r3, [r4, #8]
 800db1a:	da16      	bge.n	800db4a <_putc_r+0x52>
 800db1c:	69a2      	ldr	r2, [r4, #24]
 800db1e:	4293      	cmp	r3, r2
 800db20:	db02      	blt.n	800db28 <_putc_r+0x30>
 800db22:	b2eb      	uxtb	r3, r5
 800db24:	2b0a      	cmp	r3, #10
 800db26:	d110      	bne.n	800db4a <_putc_r+0x52>
 800db28:	4622      	mov	r2, r4
 800db2a:	4629      	mov	r1, r5
 800db2c:	4630      	mov	r0, r6
 800db2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db32:	f7fe ba0b 	b.w	800bf4c <__swbuf_r>
 800db36:	4b09      	ldr	r3, [pc, #36]	; (800db5c <_putc_r+0x64>)
 800db38:	429c      	cmp	r4, r3
 800db3a:	d101      	bne.n	800db40 <_putc_r+0x48>
 800db3c:	68b4      	ldr	r4, [r6, #8]
 800db3e:	e7e8      	b.n	800db12 <_putc_r+0x1a>
 800db40:	4b07      	ldr	r3, [pc, #28]	; (800db60 <_putc_r+0x68>)
 800db42:	429c      	cmp	r4, r3
 800db44:	bf08      	it	eq
 800db46:	68f4      	ldreq	r4, [r6, #12]
 800db48:	e7e3      	b.n	800db12 <_putc_r+0x1a>
 800db4a:	6823      	ldr	r3, [r4, #0]
 800db4c:	1c5a      	adds	r2, r3, #1
 800db4e:	6022      	str	r2, [r4, #0]
 800db50:	701d      	strb	r5, [r3, #0]
 800db52:	b2e8      	uxtb	r0, r5
 800db54:	bd70      	pop	{r4, r5, r6, pc}
 800db56:	bf00      	nop
 800db58:	0800e048 	.word	0x0800e048
 800db5c:	0800e068 	.word	0x0800e068
 800db60:	0800e028 	.word	0x0800e028

0800db64 <_sbrk_r>:
 800db64:	b538      	push	{r3, r4, r5, lr}
 800db66:	4c06      	ldr	r4, [pc, #24]	; (800db80 <_sbrk_r+0x1c>)
 800db68:	2300      	movs	r3, #0
 800db6a:	4605      	mov	r5, r0
 800db6c:	4608      	mov	r0, r1
 800db6e:	6023      	str	r3, [r4, #0]
 800db70:	f7fc fe8e 	bl	800a890 <_sbrk>
 800db74:	1c43      	adds	r3, r0, #1
 800db76:	d102      	bne.n	800db7e <_sbrk_r+0x1a>
 800db78:	6823      	ldr	r3, [r4, #0]
 800db7a:	b103      	cbz	r3, 800db7e <_sbrk_r+0x1a>
 800db7c:	602b      	str	r3, [r5, #0]
 800db7e:	bd38      	pop	{r3, r4, r5, pc}
 800db80:	200108bc 	.word	0x200108bc

0800db84 <__sread>:
 800db84:	b510      	push	{r4, lr}
 800db86:	460c      	mov	r4, r1
 800db88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db8c:	f000 f8a8 	bl	800dce0 <_read_r>
 800db90:	2800      	cmp	r0, #0
 800db92:	bfab      	itete	ge
 800db94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800db96:	89a3      	ldrhlt	r3, [r4, #12]
 800db98:	181b      	addge	r3, r3, r0
 800db9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800db9e:	bfac      	ite	ge
 800dba0:	6563      	strge	r3, [r4, #84]	; 0x54
 800dba2:	81a3      	strhlt	r3, [r4, #12]
 800dba4:	bd10      	pop	{r4, pc}

0800dba6 <__swrite>:
 800dba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbaa:	461f      	mov	r7, r3
 800dbac:	898b      	ldrh	r3, [r1, #12]
 800dbae:	05db      	lsls	r3, r3, #23
 800dbb0:	4605      	mov	r5, r0
 800dbb2:	460c      	mov	r4, r1
 800dbb4:	4616      	mov	r6, r2
 800dbb6:	d505      	bpl.n	800dbc4 <__swrite+0x1e>
 800dbb8:	2302      	movs	r3, #2
 800dbba:	2200      	movs	r2, #0
 800dbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbc0:	f000 f868 	bl	800dc94 <_lseek_r>
 800dbc4:	89a3      	ldrh	r3, [r4, #12]
 800dbc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dbce:	81a3      	strh	r3, [r4, #12]
 800dbd0:	4632      	mov	r2, r6
 800dbd2:	463b      	mov	r3, r7
 800dbd4:	4628      	mov	r0, r5
 800dbd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbda:	f000 b817 	b.w	800dc0c <_write_r>

0800dbde <__sseek>:
 800dbde:	b510      	push	{r4, lr}
 800dbe0:	460c      	mov	r4, r1
 800dbe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbe6:	f000 f855 	bl	800dc94 <_lseek_r>
 800dbea:	1c43      	adds	r3, r0, #1
 800dbec:	89a3      	ldrh	r3, [r4, #12]
 800dbee:	bf15      	itete	ne
 800dbf0:	6560      	strne	r0, [r4, #84]	; 0x54
 800dbf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dbf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dbfa:	81a3      	strheq	r3, [r4, #12]
 800dbfc:	bf18      	it	ne
 800dbfe:	81a3      	strhne	r3, [r4, #12]
 800dc00:	bd10      	pop	{r4, pc}

0800dc02 <__sclose>:
 800dc02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc06:	f000 b813 	b.w	800dc30 <_close_r>
	...

0800dc0c <_write_r>:
 800dc0c:	b538      	push	{r3, r4, r5, lr}
 800dc0e:	4c07      	ldr	r4, [pc, #28]	; (800dc2c <_write_r+0x20>)
 800dc10:	4605      	mov	r5, r0
 800dc12:	4608      	mov	r0, r1
 800dc14:	4611      	mov	r1, r2
 800dc16:	2200      	movs	r2, #0
 800dc18:	6022      	str	r2, [r4, #0]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	f7fc fde7 	bl	800a7ee <_write>
 800dc20:	1c43      	adds	r3, r0, #1
 800dc22:	d102      	bne.n	800dc2a <_write_r+0x1e>
 800dc24:	6823      	ldr	r3, [r4, #0]
 800dc26:	b103      	cbz	r3, 800dc2a <_write_r+0x1e>
 800dc28:	602b      	str	r3, [r5, #0]
 800dc2a:	bd38      	pop	{r3, r4, r5, pc}
 800dc2c:	200108bc 	.word	0x200108bc

0800dc30 <_close_r>:
 800dc30:	b538      	push	{r3, r4, r5, lr}
 800dc32:	4c06      	ldr	r4, [pc, #24]	; (800dc4c <_close_r+0x1c>)
 800dc34:	2300      	movs	r3, #0
 800dc36:	4605      	mov	r5, r0
 800dc38:	4608      	mov	r0, r1
 800dc3a:	6023      	str	r3, [r4, #0]
 800dc3c:	f7fc fdf3 	bl	800a826 <_close>
 800dc40:	1c43      	adds	r3, r0, #1
 800dc42:	d102      	bne.n	800dc4a <_close_r+0x1a>
 800dc44:	6823      	ldr	r3, [r4, #0]
 800dc46:	b103      	cbz	r3, 800dc4a <_close_r+0x1a>
 800dc48:	602b      	str	r3, [r5, #0]
 800dc4a:	bd38      	pop	{r3, r4, r5, pc}
 800dc4c:	200108bc 	.word	0x200108bc

0800dc50 <_fstat_r>:
 800dc50:	b538      	push	{r3, r4, r5, lr}
 800dc52:	4c07      	ldr	r4, [pc, #28]	; (800dc70 <_fstat_r+0x20>)
 800dc54:	2300      	movs	r3, #0
 800dc56:	4605      	mov	r5, r0
 800dc58:	4608      	mov	r0, r1
 800dc5a:	4611      	mov	r1, r2
 800dc5c:	6023      	str	r3, [r4, #0]
 800dc5e:	f7fc fdee 	bl	800a83e <_fstat>
 800dc62:	1c43      	adds	r3, r0, #1
 800dc64:	d102      	bne.n	800dc6c <_fstat_r+0x1c>
 800dc66:	6823      	ldr	r3, [r4, #0]
 800dc68:	b103      	cbz	r3, 800dc6c <_fstat_r+0x1c>
 800dc6a:	602b      	str	r3, [r5, #0]
 800dc6c:	bd38      	pop	{r3, r4, r5, pc}
 800dc6e:	bf00      	nop
 800dc70:	200108bc 	.word	0x200108bc

0800dc74 <_isatty_r>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	4c06      	ldr	r4, [pc, #24]	; (800dc90 <_isatty_r+0x1c>)
 800dc78:	2300      	movs	r3, #0
 800dc7a:	4605      	mov	r5, r0
 800dc7c:	4608      	mov	r0, r1
 800dc7e:	6023      	str	r3, [r4, #0]
 800dc80:	f7fc fded 	bl	800a85e <_isatty>
 800dc84:	1c43      	adds	r3, r0, #1
 800dc86:	d102      	bne.n	800dc8e <_isatty_r+0x1a>
 800dc88:	6823      	ldr	r3, [r4, #0]
 800dc8a:	b103      	cbz	r3, 800dc8e <_isatty_r+0x1a>
 800dc8c:	602b      	str	r3, [r5, #0]
 800dc8e:	bd38      	pop	{r3, r4, r5, pc}
 800dc90:	200108bc 	.word	0x200108bc

0800dc94 <_lseek_r>:
 800dc94:	b538      	push	{r3, r4, r5, lr}
 800dc96:	4c07      	ldr	r4, [pc, #28]	; (800dcb4 <_lseek_r+0x20>)
 800dc98:	4605      	mov	r5, r0
 800dc9a:	4608      	mov	r0, r1
 800dc9c:	4611      	mov	r1, r2
 800dc9e:	2200      	movs	r2, #0
 800dca0:	6022      	str	r2, [r4, #0]
 800dca2:	461a      	mov	r2, r3
 800dca4:	f7fc fde6 	bl	800a874 <_lseek>
 800dca8:	1c43      	adds	r3, r0, #1
 800dcaa:	d102      	bne.n	800dcb2 <_lseek_r+0x1e>
 800dcac:	6823      	ldr	r3, [r4, #0]
 800dcae:	b103      	cbz	r3, 800dcb2 <_lseek_r+0x1e>
 800dcb0:	602b      	str	r3, [r5, #0]
 800dcb2:	bd38      	pop	{r3, r4, r5, pc}
 800dcb4:	200108bc 	.word	0x200108bc

0800dcb8 <__ascii_mbtowc>:
 800dcb8:	b082      	sub	sp, #8
 800dcba:	b901      	cbnz	r1, 800dcbe <__ascii_mbtowc+0x6>
 800dcbc:	a901      	add	r1, sp, #4
 800dcbe:	b142      	cbz	r2, 800dcd2 <__ascii_mbtowc+0x1a>
 800dcc0:	b14b      	cbz	r3, 800dcd6 <__ascii_mbtowc+0x1e>
 800dcc2:	7813      	ldrb	r3, [r2, #0]
 800dcc4:	600b      	str	r3, [r1, #0]
 800dcc6:	7812      	ldrb	r2, [r2, #0]
 800dcc8:	1c10      	adds	r0, r2, #0
 800dcca:	bf18      	it	ne
 800dccc:	2001      	movne	r0, #1
 800dcce:	b002      	add	sp, #8
 800dcd0:	4770      	bx	lr
 800dcd2:	4610      	mov	r0, r2
 800dcd4:	e7fb      	b.n	800dcce <__ascii_mbtowc+0x16>
 800dcd6:	f06f 0001 	mvn.w	r0, #1
 800dcda:	e7f8      	b.n	800dcce <__ascii_mbtowc+0x16>

0800dcdc <__malloc_lock>:
 800dcdc:	4770      	bx	lr

0800dcde <__malloc_unlock>:
 800dcde:	4770      	bx	lr

0800dce0 <_read_r>:
 800dce0:	b538      	push	{r3, r4, r5, lr}
 800dce2:	4c07      	ldr	r4, [pc, #28]	; (800dd00 <_read_r+0x20>)
 800dce4:	4605      	mov	r5, r0
 800dce6:	4608      	mov	r0, r1
 800dce8:	4611      	mov	r1, r2
 800dcea:	2200      	movs	r2, #0
 800dcec:	6022      	str	r2, [r4, #0]
 800dcee:	461a      	mov	r2, r3
 800dcf0:	f7fc fd60 	bl	800a7b4 <_read>
 800dcf4:	1c43      	adds	r3, r0, #1
 800dcf6:	d102      	bne.n	800dcfe <_read_r+0x1e>
 800dcf8:	6823      	ldr	r3, [r4, #0]
 800dcfa:	b103      	cbz	r3, 800dcfe <_read_r+0x1e>
 800dcfc:	602b      	str	r3, [r5, #0]
 800dcfe:	bd38      	pop	{r3, r4, r5, pc}
 800dd00:	200108bc 	.word	0x200108bc

0800dd04 <__ascii_wctomb>:
 800dd04:	b149      	cbz	r1, 800dd1a <__ascii_wctomb+0x16>
 800dd06:	2aff      	cmp	r2, #255	; 0xff
 800dd08:	bf85      	ittet	hi
 800dd0a:	238a      	movhi	r3, #138	; 0x8a
 800dd0c:	6003      	strhi	r3, [r0, #0]
 800dd0e:	700a      	strbls	r2, [r1, #0]
 800dd10:	f04f 30ff 	movhi.w	r0, #4294967295
 800dd14:	bf98      	it	ls
 800dd16:	2001      	movls	r0, #1
 800dd18:	4770      	bx	lr
 800dd1a:	4608      	mov	r0, r1
 800dd1c:	4770      	bx	lr
	...

0800dd20 <_init>:
 800dd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd22:	bf00      	nop
 800dd24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd26:	bc08      	pop	{r3}
 800dd28:	469e      	mov	lr, r3
 800dd2a:	4770      	bx	lr

0800dd2c <_fini>:
 800dd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd2e:	bf00      	nop
 800dd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd32:	bc08      	pop	{r3}
 800dd34:	469e      	mov	lr, r3
 800dd36:	4770      	bx	lr
