
Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 22:16:36 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_6  (to ipClk_c +)

   Delay:               9.920ns  (16.1% logic, 83.9% route), 6 logic levels.

 Constraint Details:

      9.920ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.003ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     7.237     R17C22C.Q0 to     R12C10A.B0 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R12C10A.B0 to   R12C10A.OFX0 NCO1/Sine/SLICE_1253
ROUTE         1     0.000   R12C10A.OFX0 to    R12C10B.FXB NCO1/Sine/triglut_1_2_6_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R12C10B.FXB to   R12C10B.OFX1 NCO1/Sine/SLICE_1252
ROUTE         1     0.000   R12C10B.OFX1 to    R12C10C.FXB NCO1/Sine/triglut_1_2_6_0_1_f5b
FXTOOFX_DE  ---     0.145    R12C10C.FXB to   R12C10C.OFX1 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX1 to     R12C9A.FXA NCO1/Sine/triglut_1_2_6_0_f5a
FXTOOFX_DE  ---     0.145     R12C9A.FXA to    R12C9A.OFX1 NCO1/Sine/SLICE_1257
ROUTE         1     1.087    R12C9A.OFX1 to      R11C8B.B1 NCO1/Sine/mdL0_29_2
CTOOFX_DEL  ---     0.399      R11C8B.B1 to    R11C8B.OFX0 NCO1/Sine/SLICE_353
ROUTE         1     0.000    R11C8B.OFX0 to     R11C8B.DI0 NCO1/Sine/Cosine_6_ffin (to ipClk_c)
                  --------
                    9.920   (16.1% logic, 83.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R11C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_6  (to ipClk_c +)

   Delay:               9.920ns  (16.1% logic, 83.9% route), 6 logic levels.

 Constraint Details:

      9.920ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.003ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     7.237     R17C22C.Q0 to     R12C10A.B1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R12C10A.B1 to   R12C10A.OFX0 NCO1/Sine/SLICE_1253
ROUTE         1     0.000   R12C10A.OFX0 to    R12C10B.FXB NCO1/Sine/triglut_1_2_6_0_1_1_f5b
FXTOOFX_DE  ---     0.145    R12C10B.FXB to   R12C10B.OFX1 NCO1/Sine/SLICE_1252
ROUTE         1     0.000   R12C10B.OFX1 to    R12C10C.FXB NCO1/Sine/triglut_1_2_6_0_1_f5b
FXTOOFX_DE  ---     0.145    R12C10C.FXB to   R12C10C.OFX1 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX1 to     R12C9A.FXA NCO1/Sine/triglut_1_2_6_0_f5a
FXTOOFX_DE  ---     0.145     R12C9A.FXA to    R12C9A.OFX1 NCO1/Sine/SLICE_1257
ROUTE         1     1.087    R12C9A.OFX1 to      R11C8B.B1 NCO1/Sine/mdL0_29_2
CTOOFX_DEL  ---     0.399      R11C8B.B1 to    R11C8B.OFX0 NCO1/Sine/SLICE_353
ROUTE         1     0.000    R11C8B.OFX0 to     R11C8B.DI0 NCO1/Sine/Cosine_6_ffin (to ipClk_c)
                  --------
                    9.920   (16.1% logic, 83.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R11C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_6  (to ipClk_c +)

   Delay:               9.880ns  (16.2% logic, 83.8% route), 6 logic levels.

 Constraint Details:

      9.880ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.043ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     7.197     R17C22C.Q0 to     R12C10C.B0 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R12C10C.B0 to   R12C10C.OFX0 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX0 to    R12C10D.FXB NCO1/Sine/triglut_1_2_6_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R12C10D.FXB to   R12C10D.OFX1 NCO1/Sine/SLICE_1250
ROUTE         1     0.000   R12C10D.OFX1 to    R12C10C.FXA NCO1/Sine/triglut_1_2_6_0_0_f5a
FXTOOFX_DE  ---     0.145    R12C10C.FXA to   R12C10C.OFX1 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX1 to     R12C9A.FXA NCO1/Sine/triglut_1_2_6_0_f5a
FXTOOFX_DE  ---     0.145     R12C9A.FXA to    R12C9A.OFX1 NCO1/Sine/SLICE_1257
ROUTE         1     1.087    R12C9A.OFX1 to      R11C8B.B1 NCO1/Sine/mdL0_29_2
CTOOFX_DEL  ---     0.399      R11C8B.B1 to    R11C8B.OFX0 NCO1/Sine/SLICE_353
ROUTE         1     0.000    R11C8B.OFX0 to     R11C8B.DI0 NCO1/Sine/Cosine_6_ffin (to ipClk_c)
                  --------
                    9.880   (16.2% logic, 83.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R11C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_6  (to ipClk_c +)

   Delay:               9.880ns  (16.2% logic, 83.8% route), 6 logic levels.

 Constraint Details:

      9.880ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.043ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     7.197     R17C22C.Q0 to     R12C10C.B1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R12C10C.B1 to   R12C10C.OFX0 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX0 to    R12C10D.FXB NCO1/Sine/triglut_1_2_6_0_0_1_f5b
FXTOOFX_DE  ---     0.145    R12C10D.FXB to   R12C10D.OFX1 NCO1/Sine/SLICE_1250
ROUTE         1     0.000   R12C10D.OFX1 to    R12C10C.FXA NCO1/Sine/triglut_1_2_6_0_0_f5a
FXTOOFX_DE  ---     0.145    R12C10C.FXA to   R12C10C.OFX1 NCO1/Sine/SLICE_1251
ROUTE         1     0.000   R12C10C.OFX1 to     R12C9A.FXA NCO1/Sine/triglut_1_2_6_0_f5a
FXTOOFX_DE  ---     0.145     R12C9A.FXA to    R12C9A.OFX1 NCO1/Sine/SLICE_1257
ROUTE         1     1.087    R12C9A.OFX1 to      R11C8B.B1 NCO1/Sine/mdL0_29_2
CTOOFX_DEL  ---     0.399      R11C8B.B1 to    R11C8B.OFX0 NCO1/Sine/SLICE_353
ROUTE         1     0.000    R11C8B.OFX0 to     R11C8B.DI0 NCO1/Sine/Cosine_6_ffin (to ipClk_c)
                  --------
                    9.880   (16.2% logic, 83.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R11C8B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.638ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.638ns physical path delay NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.285ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22A.CLK to     R17C22A.Q0 NCO1/Sine/SLICE_277 (from ipClk_c)
ROUTE       999     6.931     R17C22A.Q0 to     R10C12A.D0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R10C12A.D0 to   R10C12A.OFX0 NCO1/Sine/SLICE_1297
ROUTE         1     0.000   R10C12A.OFX0 to    R10C12B.FXB NCO1/Sine/triglut_1_2_1_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12B.FXB to   R10C12B.OFX1 NCO1/Sine/SLICE_1296
ROUTE         1     0.000   R10C12B.OFX1 to    R10C12C.FXB NCO1/Sine/triglut_1_2_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12C.FXB to   R10C12C.OFX1 NCO1/Sine/SLICE_1295
ROUTE         1     0.000   R10C12C.OFX1 to    R10C12A.FXB NCO1/Sine/triglut_1_2_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12A.FXB to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.638   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.638ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.638ns physical path delay NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.285ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22A.CLK to     R17C22A.Q0 NCO1/Sine/SLICE_277 (from ipClk_c)
ROUTE       999     6.931     R17C22A.Q0 to     R10C12A.D1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R10C12A.D1 to   R10C12A.OFX0 NCO1/Sine/SLICE_1297
ROUTE         1     0.000   R10C12A.OFX0 to    R10C12B.FXB NCO1/Sine/triglut_1_2_1_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12B.FXB to   R10C12B.OFX1 NCO1/Sine/SLICE_1296
ROUTE         1     0.000   R10C12B.OFX1 to    R10C12C.FXB NCO1/Sine/triglut_1_2_1_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12C.FXB to   R10C12C.OFX1 NCO1/Sine/SLICE_1295
ROUTE         1     0.000   R10C12C.OFX1 to    R10C12A.FXB NCO1/Sine/triglut_1_2_1_1_f5b
FXTOOFX_DE  ---     0.145    R10C12A.FXB to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.638   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.637ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.637ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.286ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     6.930     R17C22C.Q0 to     R10C13D.B0 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R10C13D.B0 to   R10C13D.OFX0 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13D.FXA NCO1/Sine/triglut_1_2_1_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13D.FXA to   R10C13D.OFX1 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX1 to    R10C13C.FXA NCO1/Sine/triglut_1_2_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13C.FXA to   R10C13C.OFX1 NCO1/Sine/SLICE_1291
ROUTE         1     0.000   R10C13C.OFX1 to    R10C12A.FXA NCO1/Sine/triglut_1_2_1_0_f5a
FXTOOFX_DE  ---     0.145    R10C12A.FXA to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.637   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_44  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.637ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.637ns physical path delay NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.286ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_276 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22C.CLK to     R17C22C.Q0 NCO1/Sine/SLICE_276 (from ipClk_c)
ROUTE       999     6.930     R17C22C.Q0 to     R10C13D.B1 NCO1/Sine/rom_addr_r_1
CTOOFX_DEL  ---     0.399     R10C13D.B1 to   R10C13D.OFX0 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13D.FXA NCO1/Sine/triglut_1_2_1_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13D.FXA to   R10C13D.OFX1 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX1 to    R10C13C.FXA NCO1/Sine/triglut_1_2_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13C.FXA to   R10C13C.OFX1 NCO1/Sine/SLICE_1291
ROUTE         1     0.000   R10C13C.OFX1 to    R10C12A.FXA NCO1/Sine/triglut_1_2_1_0_f5a
FXTOOFX_DE  ---     0.145    R10C12A.FXA to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.637   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.597ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.597ns physical path delay NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.326ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22A.CLK to     R17C22A.Q0 NCO1/Sine/SLICE_277 (from ipClk_c)
ROUTE       999     6.890     R17C22A.Q0 to     R10C13D.A0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R10C13D.A0 to   R10C13D.OFX0 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13D.FXA NCO1/Sine/triglut_1_2_1_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13D.FXA to   R10C13D.OFX1 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX1 to    R10C13C.FXA NCO1/Sine/triglut_1_2_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13C.FXA to   R10C13C.OFX1 NCO1/Sine/SLICE_1291
ROUTE         1     0.000   R10C13C.OFX1 to    R10C12A.FXA NCO1/Sine/triglut_1_2_1_0_f5a
FXTOOFX_DE  ---     0.145    R10C12A.FXA to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.597   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_1  (to ipClk_c +)

   Delay:               9.597ns  (16.6% logic, 83.4% route), 6 logic levels.

 Constraint Details:

      9.597ns physical path delay NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.326ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_277 to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R17C22A.CLK to     R17C22A.Q0 NCO1/Sine/SLICE_277 (from ipClk_c)
ROUTE       999     6.890     R17C22A.Q0 to     R10C13D.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399     R10C13D.A1 to   R10C13D.OFX0 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13D.FXA NCO1/Sine/triglut_1_2_1_0_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13D.FXA to   R10C13D.OFX1 NCO1/Sine/SLICE_1290
ROUTE         1     0.000   R10C13D.OFX1 to    R10C13C.FXA NCO1/Sine/triglut_1_2_1_0_0_f5a
FXTOOFX_DE  ---     0.145    R10C13C.FXA to   R10C13C.OFX1 NCO1/Sine/SLICE_1291
ROUTE         1     0.000   R10C13C.OFX1 to    R10C12A.FXA NCO1/Sine/triglut_1_2_1_0_f5a
FXTOOFX_DE  ---     0.145    R10C12A.FXA to   R10C12A.OFX1 NCO1/Sine/SLICE_1297
ROUTE         1     1.111   R10C12A.OFX1 to      R9C10C.B1 NCO1/Sine/mdL0_34_2
CTOOFX_DEL  ---     0.399      R9C10C.B1 to    R9C10C.OFX0 NCO1/Sine/SLICE_348
ROUTE         1     0.000    R9C10C.OFX0 to     R9C10C.DI0 NCO1/Sine/Cosine_1_ffin (to ipClk_c)
                  --------
                    9.597   (16.6% logic, 83.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     1.059       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  100.030MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  100.030 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 398
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 39482 paths, 1 nets, and 15583 connections (99.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 22:16:36 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[3]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/SLICE_391 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.125ns

 Physical Path Details:

      Data path Streamer1/SLICE_391 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C20A.CLK to     R15C20A.Q1 Streamer1/SLICE_391 (from ipClk_c)
ROUTE         2     0.152     R15C20A.Q1 to *R_R13C20.DIA3 Streamer1/ipData[3] (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R15C20A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.350       21.PADDI to *R_R13C20.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C23C.CLK to     R12C23C.Q0 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152     R12C23C.Q0 to *R_R13C23.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R12C23C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C23C.CLK to     R12C23C.Q1 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152     R12C23C.Q1 to *R_R13C23.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R12C23C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_21  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C24A.CLK to     R12C24A.Q0 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.152     R12C24A.Q0 to *R_R13C23.ADA6 Streamer1/FIFOBLOCK/wcount_4 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R12C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_20  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C24A.CLK to     R12C24A.Q1 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.153     R12C24A.Q1 to *R_R13C23.ADA7 Streamer1/FIFOBLOCK/wcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R12C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.350       21.PADDI to *R_R13C23.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[4]  (from ipClk_c +)
   Destination:    FF         Data in        Arbiter1/TxStreamBuffer.Destination[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_212 to Arbiter1/SLICE_226 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_212 to Arbiter1/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C14B.CLK to     R18C14B.Q0 Control/SLICE_212 (from ipClk_c)
ROUTE         2     0.041     R18C14B.Q0 to     R18C14C.M0 Arbiter1.TxStreamBuffer.Destination_8[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R18C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Arbiter1/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R18C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[1]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.Frequency[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_407 to Register/SLICE_441 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_407 to Register/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q1 Control/SLICE_407 (from ipClk_c)
ROUTE         2     0.041     R14C17C.Q1 to     R14C17A.M0 WrData[1] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R14C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_441:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R14C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[5]  (from ipClk_c +)
   Destination:    FF         Data in        Arbiter1/TxStreamBuffer.Destination[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_212 to Arbiter1/SLICE_226 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_212 to Arbiter1/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C14B.CLK to     R18C14B.Q1 Control/SLICE_212 (from ipClk_c)
ROUTE         2     0.041     R18C14B.Q1 to     R18C14C.M1 Arbiter1.TxStreamBuffer.Destination_8[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R18C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Arbiter1/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R18C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[6]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opTxStream.Source[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/SLICE_426 to Control/SLICE_217 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_426 to Control/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C15C.CLK to     R17C15C.Q1 Packetiser/SLICE_426 (from ipClk_c)
ROUTE         2     0.041     R17C15C.Q1 to     R17C15A.M0 opRxStream.Destination_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R17C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[0]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.LEDs[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_407 to Register/SLICE_381 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_407 to Register/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q0 Control/SLICE_407 (from ipClk_c)
ROUTE         3     0.041     R14C17C.Q0 to     R14C17B.M0 WrData[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R14C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       398     0.300       21.PADDI to    R14C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 398
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 39482 paths, 1 nets, and 15583 connections (99.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

