`timescale 1ns / 1ps
module Timer_Test();

reg clk,in,rst_n;
wire [3:0] out_s1;
wire [3:0] out_s2;
wire [3:0] out_m1;
wire [3:0] out_m2;
wire [3:0] out_h1;
wire [3:0] out_h2;

Timer t(clk,in,rst_n,out_h1,out_h2,out_m1,out_m2,out_s1,out_s2);

initial fork
    rst_n = 1'b0;
    #1 rst_n = 1'b1;
    clk = 1'b0;
    in = 1;
    forever #15 clk = ~clk;
join

endmodule
