// Seed: 2589925785
module module_0;
  assign id_1 = id_1;
  genvar id_2;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wor id_4,
    output supply1 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    output tri0 id_9,
    output wire id_10,
    output logic id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    input tri0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    output wire id_22,
    input uwire id_23,
    input uwire id_24,
    input tri id_25,
    input logic id_26,
    output tri id_27,
    input tri0 id_28,
    output tri1 id_29,
    input tri0 id_30,
    output tri0 id_31,
    input supply1 id_32,
    input supply0 id_33,
    input supply1 id_34,
    input tri0 id_35,
    input wire id_36,
    input wire id_37
    , id_39
);
  always_comb begin : LABEL_0
    id_11 <= id_26;
  end
  module_0 modCall_1 ();
endmodule
