0.7
2020.2
May 22 2025
00:13:55
C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1763946491,verilog,,C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v,,blk_mem_gen_0,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v,1763954723,verilog,,,,testbench,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v,1763955695,verilog,,C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v,,animations;bin_converter;eight_bit_counter;second_clk,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v,1763513934,verilog,,C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v,,angle_decoder;comparator;counter;sw_to_angle,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
