* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 29 2020 23:01:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : DUT.uart_inst0.un2_rx_clk_divider_0
T_9_14_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_37
T_6_16_sp4_h_l_0
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_37
T_6_16_sp4_h_l_0
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_6_13_sp4_h_l_11
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_13
T_10_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_9
T_9_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_4
T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_lc_trk_g0_0
T_9_15_input_2_6
T_9_15_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_2
T_11_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_3
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.recv_state_RNIL139CZ0Z_2
T_7_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_43
T_5_17_sp4_h_l_6
T_7_17_lc_trk_g3_3
T_7_17_wire_logic_cluster/lc_1/cen

T_7_16_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_43
T_5_17_sp4_h_l_6
T_7_17_lc_trk_g3_3
T_7_17_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_3
T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_39
T_10_13_sp4_h_l_7
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa
T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_9_17_wire_logic_cluster/lc_6/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

End 

Net : DUT.uart_inst0.rx_clk_dividerZ1Z_1
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_13_sp4_h_l_11
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.N_45
T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g0_1
T_9_14_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_input_2_7
T_8_13_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.g0_0_3
T_9_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.N_11_0_cascade_
T_9_17_wire_logic_cluster/lc_5/ltout
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_3_s1
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_4
T_8_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_40
T_8_17_lc_trk_g1_0
T_8_17_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_3/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_input_2_5
T_7_14_wire_logic_cluster/lc_5/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_6/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_3/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_2
T_9_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_39
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_11
T_8_16_lc_trk_g2_3
T_8_16_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_7_16_sp4_h_l_11
T_8_16_lc_trk_g2_3
T_8_16_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_39
T_9_15_sp4_v_t_39
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g3_5
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.m10_0_1
T_8_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_3
T_9_15_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g3_3
T_8_15_input_2_0
T_8_15_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_5/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_sp4_v_t_38
T_6_14_sp4_h_l_3
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_sp4_v_t_38
T_6_14_sp4_h_l_3
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_3
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_9_14_sp4_v_t_38
T_9_17_lc_trk_g0_6
T_9_17_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_42
T_9_13_lc_trk_g1_7
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_7/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_46
T_6_16_sp4_h_l_4
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_42
T_9_13_lc_trk_g1_7
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g3_3
T_8_14_input_2_4
T_8_14_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.N_8
T_8_15_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g1_6
T_7_16_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_2_s1
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_3
T_8_15_wire_logic_cluster/lc_3/out
T_8_14_sp4_v_t_38
T_8_17_lc_trk_g0_6
T_8_17_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_7/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g3_3
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_2
T_11_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_85
T_11_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0
T_12_18_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.N_22_i
T_10_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_43
T_8_18_sp4_h_l_6
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_0/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_5
T_11_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g0_5
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_7
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_4
T_11_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_9
T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_10
T_11_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_11
T_11_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_1
T_8_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_input_2_1
T_8_15_wire_logic_cluster/lc_1/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_7/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_3/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_0/in_0

T_8_16_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_2/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_7/in_0

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.g0_0_i_a3_0_3
T_7_15_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.g0_0_i_a3_0_4_cascade_
T_7_16_wire_logic_cluster/lc_0/ltout
T_7_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_6
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_0
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_3
T_11_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_4_s1
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_s1_5
T_8_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g2_5
T_7_15_input_2_7
T_7_15_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_38
T_10_17_sp4_h_l_9
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.N_15_mux
T_9_15_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_40
T_9_17_lc_trk_g1_0
T_9_17_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_1_s1
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_2
T_8_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_36
T_8_17_lc_trk_g0_4
T_8_17_input_2_2
T_8_17_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g0_2
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_44
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_89
T_11_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g1_7
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_1
T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_8
T_11_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_3

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_6_0_cascade_
T_7_16_wire_logic_cluster/lc_5/ltout
T_7_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_countdownZ1Z_3
T_9_16_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g2_3
T_8_15_input_2_3
T_8_15_wire_logic_cluster/lc_3/in_2

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_6_13_sp4_h_l_5
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_6_13_sp4_h_l_5
T_8_13_lc_trk_g3_0
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_9_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.N_297_cascade_
T_8_16_wire_logic_cluster/lc_2/ltout
T_8_16_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_300_cascade_
T_9_16_wire_logic_cluster/lc_2/ltout
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0_s1
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_countdown_3_s1_1
T_8_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_8_15_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_47
T_8_17_lc_trk_g1_2
T_8_17_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_8_15_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g1_1
T_8_14_input_2_6
T_8_14_wire_logic_cluster/lc_6/in_2

T_8_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_47
T_8_16_lc_trk_g0_7
T_8_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_4
T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_8_15_lc_trk_g2_2
T_8_15_input_2_4
T_8_15_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_9_16_lc_trk_g2_7
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_9_16_lc_trk_g2_7
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_8_15_lc_trk_g2_2
T_8_15_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_15_sp4_v_t_47
T_9_16_lc_trk_g2_7
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.m9_4
T_7_15_wire_logic_cluster/lc_7/out
T_8_15_lc_trk_g0_7
T_8_15_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_10
T_9_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.G_16_i_a3_0_3
T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.g0_0_2_cascade_
T_8_13_wire_logic_cluster/lc_0/ltout
T_8_13_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.G_21_0_1_0_cascade_
T_9_13_wire_logic_cluster/lc_4/ltout
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_20
T_10_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_5
T_12_18_sp4_h_l_8
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.N_85_cascade_
T_11_17_wire_logic_cluster/lc_3/ltout
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_22
T_11_17_wire_logic_cluster/lc_4/out
T_11_13_sp4_v_t_45
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_11_15_0_
T_11_15_wire_logic_cluster/carry_in_mux/cout
T_11_15_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_15_THRU_CO
T_11_15_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_0_cascade_
T_9_14_wire_logic_cluster/lc_4/ltout
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.G_21_0_1
T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_45_cascade_
T_9_14_wire_logic_cluster/lc_1/ltout
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_11
T_10_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_12
T_11_15_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_41
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_41
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_16
T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_1
T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_12
T_10_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g2_0
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_15
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_0/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_11
T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_14
T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_10
T_10_14_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_17
T_11_15_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_9
T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_10_13_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_100
T_11_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g3_4
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_66
T_10_18_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_39
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_139
T_11_17_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_3
T_10_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_46
T_11_17_lc_trk_g0_3
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_77
T_12_16_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_0_3_0_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8_cascade_
T_12_18_wire_logic_cluster/lc_4/ltout
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_12
T_11_19_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_4
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_36
T_9_15_sp4_h_l_1
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_3
T_12_15_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_38
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_10_15_sp4_h_l_3
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_0/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_7
T_11_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_13_mux
T_8_16_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g3_7
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

T_8_16_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_98_cascade_
T_11_16_wire_logic_cluster/lc_0/ltout
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.m9_3
T_7_14_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.N_71_i
T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_2
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_a0_2_0_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_1
T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_46
T_9_15_sp4_h_l_5
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_5
T_9_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_13_sp4_v_t_47
T_6_13_sp4_h_l_10
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g0_1
T_8_16_input_2_5
T_8_16_wire_logic_cluster/lc_5/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_38
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_1/out
T_8_15_sp4_h_l_10
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un2_rx_clk_divider_a_10
T_10_13_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_7
T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_7/in_1

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_5
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_39
T_10_15_sp4_h_l_2
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_13
T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.N_99
T_11_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g2_3
T_10_16_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_8
T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_13
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g2_1
T_10_14_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_6
T_10_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g0_3
T_10_13_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g0_3
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_7
T_12_17_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_42
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_6
T_11_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14_THRU_CO
T_11_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14
T_11_14_wire_logic_cluster/lc_6/cout
T_11_14_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.tx_countdownZ0Z_0
T_12_17_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_5
T_10_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_5/in_1

T_10_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_0_5_cascade_
T_8_14_wire_logic_cluster/lc_4/ltout
T_8_14_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_0_4
T_7_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_2
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_2
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_10_15_lc_trk_g3_4
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.G_16_i_a3_4
T_9_16_wire_logic_cluster/lc_6/out
T_9_10_sp12_v_t_23
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.G_16_i_a3_3_cascade_
T_9_16_wire_logic_cluster/lc_5/ltout
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_1
T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_4/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_5/in_3

T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13
T_11_14_wire_logic_cluster/lc_5/cout
T_11_14_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13_THRU_CO
T_11_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.G_16_i_a3_0_2_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_6_i
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_0
T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_6/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.recv_stateZ0Z_1
T_8_15_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g1_7
T_8_16_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g3_7
T_7_15_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g1_7
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_7/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_46
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_1/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_46
T_7_17_lc_trk_g3_6
T_7_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.N_15_3
T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g3_4
T_8_16_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.N_18_mux
T_8_16_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g1_1
T_8_15_input_2_6
T_8_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_13_0
T_8_14_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_0_4_0_cascade_
T_8_14_wire_logic_cluster/lc_2/ltout
T_8_14_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_0_5_0
T_8_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11
T_11_14_wire_logic_cluster/lc_3/cout
T_11_14_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11_THRU_CO
T_11_14_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_bits_remaining_RNO_1Z0Z_1_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_bits_remaining_RNO_4Z0Z_1
T_7_14_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.m16_N_3L3_1_cascade_
T_7_14_wire_logic_cluster/lc_2/ltout
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.g0_i_a3_6
T_8_13_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.g0_i_a3_8
T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12
T_11_14_wire_logic_cluster/lc_4/cout
T_11_14_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12_THRU_CO
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.g0_0_1
T_8_14_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.g0_i_a3_0_6
T_7_15_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10_THRU_CO
T_11_14_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10
T_11_14_wire_logic_cluster/lc_2/cout
T_11_14_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0_c_RNO_0
T_9_19_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g2_1
T_8_18_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.N_87_cascade_
T_9_19_wire_logic_cluster/lc_0/ltout
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_1
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_0
T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g3_2
T_8_19_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_8_18_lc_trk_g2_2
T_8_18_input_2_0
T_8_18_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_7/in_0

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_2/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.N_92
T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_2
T_8_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_4/in_0

T_8_18_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_36
T_8_20_lc_trk_g0_4
T_8_20_wire_logic_cluster/lc_3/in_3

T_8_18_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g0_2
T_8_19_wire_logic_cluster/lc_4/in_0

T_8_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_1/in_3

T_8_18_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g1_2
T_8_19_wire_logic_cluster/lc_0/in_3

T_8_18_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g0_2
T_8_19_wire_logic_cluster/lc_3/in_1

T_8_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_2/in_0

T_8_18_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_1
T_8_18_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g2_1
T_9_19_wire_logic_cluster/lc_4/in_1

T_8_18_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g0_1
T_8_19_wire_logic_cluster/lc_4/in_1

T_8_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g3_1
T_8_18_wire_logic_cluster/lc_1/in_1

T_8_18_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_7/in_3

T_8_18_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g0_1
T_8_19_input_2_7
T_8_19_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9_THRU_CO
T_11_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9
T_11_14_wire_logic_cluster/lc_1/cout
T_11_14_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.N_88
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.rTransmitZ0
T_10_20_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_6_20_sp4_h_l_1
T_8_20_lc_trk_g2_4
T_8_20_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_40
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_40
T_10_13_sp4_v_t_36
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_36
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_13_16_sp4_v_t_40
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0_c_RNOZ0
T_10_21_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_input_2_0
T_11_22_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.N_83_cascade_
T_10_21_wire_logic_cluster/lc_1/ltout
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_1
T_11_22_wire_logic_cluster/lc_1/cout
T_11_22_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.rFifoCount_1
T_11_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0_cascade_
T_12_18_wire_logic_cluster/lc_5/ltout
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_5_0
T_12_18_wire_logic_cluster/lc_6/out
T_12_12_sp12_v_t_23
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_15_mux_0
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.m8_e_3
T_8_13_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_46
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_8_0_cascade_
T_9_17_wire_logic_cluster/lc_4/ltout
T_9_17_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.rFifoCount_0
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g2_3
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g2_3
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g2_3
T_11_22_wire_logic_cluster/lc_0/in_1

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.m4_3_cascade_
T_8_16_wire_logic_cluster/lc_0/ltout
T_8_16_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_22_cascade_
T_11_17_wire_logic_cluster/lc_4/ltout
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8
T_11_14_wire_logic_cluster/lc_0/cout
T_11_14_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8_THRU_CO
T_11_14_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g2_1
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0
T_11_22_wire_logic_cluster/lc_0/cout
T_11_22_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_16
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.rFifoCount_2
T_11_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_36
T_11_17_sp4_v_t_36
T_8_17_sp4_h_l_1
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_stateZ0Z_1
T_10_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_6/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_12_16_sp4_v_t_38
T_9_20_sp4_h_l_3
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_8_16_sp4_v_t_41
T_8_20_lc_trk_g1_4
T_8_20_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_47
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_12_16_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_47
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_46
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_47
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_12_16_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_0/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.rTransmitc_0
T_10_18_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_44
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_4/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_1/in_1

End 

Net : rRxReadZ0
T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_9_16_sp4_v_t_38
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g3_7
T_8_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g2_7
T_8_19_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_11_22_sp4_h_l_10
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_47
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.rTransmitc
T_10_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.wRcvd
T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_20_lc_trk_g3_7
T_8_20_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_8_11_sp4_v_t_42
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_8_19_lc_trk_g1_4
T_8_19_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_8_19_lc_trk_g1_4
T_8_19_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_8_19_lc_trk_g1_4
T_8_19_input_2_3
T_8_19_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_2/out
T_8_11_sp12_v_t_23
T_8_15_sp4_v_t_41
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_1
T_7_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g1_1
T_8_13_input_2_4
T_8_13_wire_logic_cluster/lc_4/in_2

T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_2/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_1/out
T_7_10_sp12_v_t_22
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rWritePtr16
T_10_21_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_44
T_10_16_sp4_v_t_44
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_44
T_10_16_sp4_v_t_44
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe1
T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_sp4_v_t_47
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_13_20_sp4_h_l_7
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_2/cen

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.g0_i_a3_0_5_cascade_
T_7_16_wire_logic_cluster/lc_3/ltout
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.g0_i_a3_0_7_cascade_
T_7_16_wire_logic_cluster/lc_4/ltout
T_7_16_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.g0_0_i_a3_4
T_8_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe0
T_8_20_wire_logic_cluster/lc_1/out
T_8_20_sp4_h_l_7
T_11_20_sp4_v_t_42
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_7/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_8_17_sp4_v_t_42
T_5_21_sp4_h_l_7
T_7_21_lc_trk_g2_2
T_7_21_wire_logic_cluster/lc_0/cen

T_8_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_1/out
T_8_18_sp4_v_t_47
T_7_22_lc_trk_g2_2
T_7_22_wire_logic_cluster/lc_4/cen

End 

Net : DUT.fifo_rx_inst.rWritePtr16
T_8_20_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_6/in_0

T_8_20_wire_logic_cluster/lc_3/out
T_8_19_lc_trk_g0_3
T_8_19_wire_logic_cluster/lc_2/in_3

T_8_20_wire_logic_cluster/lc_3/out
T_8_19_lc_trk_g0_3
T_8_19_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.N_82
T_11_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_awe0
T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_13_20_sp4_h_l_4
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_13_20_sp4_h_l_4
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_10_15_sp4_v_t_46
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_10_15_sp4_v_t_46
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_12_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_12_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_12_20_sp4_v_t_43
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_12_20_sp4_v_t_43
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.g0_i_a6_0
T_10_15_wire_logic_cluster/lc_3/out
T_10_15_sp4_h_l_11
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.g0_i_o6_0_5
T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.g0_i_1_cascade_
T_12_15_wire_logic_cluster/lc_2/ltout
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2
T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_45
T_6_19_sp4_h_l_2
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_8_20_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_1_5_0
T_9_16_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_1_3
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2_THRU_CO
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_7_13_sp4_h_l_2
T_10_13_sp4_v_t_39
T_9_15_lc_trk_g1_2
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2
T_11_13_wire_logic_cluster/lc_2/cout
T_11_13_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_7_THRU_CO
T_11_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_11_14_0_
T_11_14_wire_logic_cluster/carry_in_mux/cout
T_11_14_wire_logic_cluster/lc_0/in_3

Net : DUT.fifo_tx_inst.rFifoCount_RNIBPFMZ0Z_1
T_10_21_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.N_83
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_4/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.g0_0_i_a3_3_cascade_
T_8_16_wire_logic_cluster/lc_5/ltout
T_8_16_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.m8_e_2
T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.N_50
T_9_16_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_45
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_1/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_10_14_sp4_h_l_5
T_10_14_lc_trk_g1_0
T_10_14_wire_logic_cluster/lc_6/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_45
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_input_2_2
T_10_13_wire_logic_cluster/lc_2/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_44
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g2_4
T_8_16_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.recv_stateZ0Z_0
T_9_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_41
T_10_16_sp4_h_l_4
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_37
T_7_15_sp4_h_l_0
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_1/in_1

End 

Net : rFifoDatarff_0_RNIHJV05
T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_37
T_7_22_sp4_h_l_5
T_8_22_lc_trk_g3_5
T_8_22_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_37
T_7_22_sp4_h_l_5
T_8_22_lc_trk_g3_5
T_8_22_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_37
T_7_22_sp4_h_l_5
T_8_22_lc_trk_g3_5
T_8_22_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.rFifoDataror_0
T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_5/in_0

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_0/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_4/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.rFifoDataror_0_0
T_9_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_47
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_0
T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_2/in_3

End 

Net : N_92_i_0
T_9_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_43
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_43
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_3/cen

T_9_21_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_43
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_3/cen

End 

Net : rFifoDatarff_0_RNIHJV05_cascade_
T_9_21_wire_logic_cluster/lc_6/ltout
T_9_21_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_3
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_1
T_10_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_input_2_3
T_11_21_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g1_2
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.tx_state_0
T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_sp4_v_t_45
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_2/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_5
T_9_16_sp4_v_t_40
T_8_20_lc_trk_g1_5
T_8_20_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_5
T_13_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g0_0
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_7/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_5
T_13_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_0/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_sp4_v_t_45
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_45
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_2
T_7_16_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g3_6
T_8_17_wire_logic_cluster/lc_0/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_6/out
T_7_10_sp12_v_t_23
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_1/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_13_sp4_v_t_36
T_8_13_sp4_h_l_1
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.m11_0
T_8_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2
T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_0
T_6_20_sp4_h_l_3
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_2/cen

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNIK3G92Z0Z_1
T_8_19_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g0_7
T_8_18_input_2_1
T_8_18_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_1_4
T_9_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g0_0
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.N_81_mux_i_i_a5_1_5
T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_rx_inst.un1_i11_2_i
T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.CO0
T_9_19_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.N_92_cascade_
T_9_19_wire_logic_cluster/lc_4/ltout
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rTxByte_42_1
T_9_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_0
T_10_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_18_sp4_v_t_39
T_7_22_sp4_h_l_2
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_8_21_lc_trk_g3_7
T_8_21_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_lc_trk_g0_2
T_8_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_19_sp4_v_t_42
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_8_21_lc_trk_g3_7
T_8_21_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_10_18_sp4_v_t_39
T_7_22_sp4_h_l_2
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_8_21_lc_trk_g3_7
T_8_21_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_8_21_lc_trk_g3_7
T_8_21_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g0_5
T_10_20_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6_THRU_CO
T_11_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6
T_11_13_wire_logic_cluster/lc_6/cout
T_11_13_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.g1_1
T_9_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.g0_0_0
T_7_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_1
T_10_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_46
T_8_22_sp4_h_l_4
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_lc_trk_g1_2
T_8_20_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_sp4_h_l_7
T_9_20_sp4_v_t_36
T_9_23_lc_trk_g0_4
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_input_2_6
T_8_21_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_22_lc_trk_g3_4
T_8_22_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_46
T_8_22_sp4_h_l_4
T_8_22_lc_trk_g1_1
T_8_22_input_2_6
T_8_22_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_9_20_sp4_h_l_10
T_8_20_sp4_v_t_41
T_8_22_lc_trk_g3_4
T_8_22_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_46
T_8_22_sp4_h_l_4
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_46
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g2_1
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_1
T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoDataro_2
T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3_THRU_CO
T_11_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3
T_11_13_wire_logic_cluster/lc_3/cout
T_11_13_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_0_3_0
T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_49
T_11_16_wire_logic_cluster/lc_6/out
T_10_16_sp12_h_l_0
T_9_4_sp12_v_t_23
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_5
T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_12_14_sp4_v_t_39
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_5_14_sp4_h_l_5
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g3_2
T_8_14_input_2_7
T_8_14_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_4_14_sp12_h_l_0
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_sp4_h_l_9
T_8_14_sp4_v_t_44
T_8_16_lc_trk_g3_1
T_8_16_input_2_2
T_8_16_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_12_sp12_v_t_23
T_9_16_lc_trk_g2_0
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1
T_11_13_wire_logic_cluster/lc_1/cout
T_11_13_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1_THRU_CO
T_11_13_wire_logic_cluster/lc_2/out
T_11_11_sp12_v_t_23
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDataro_0
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_1/in_0

End 

Net : N_92_i
T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4_THRU_CO
T_11_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4
T_11_13_wire_logic_cluster/lc_4/cout
T_11_13_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.g0_0
T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i
T_10_21_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_3/in_1

T_10_21_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g1_7
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.recv_state_ns_0_0_0
T_7_15_wire_logic_cluster/lc_5/out
T_8_14_sp4_v_t_43
T_9_14_sp4_h_l_6
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.G_9_i_o4_0
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.N_87
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5_THRU_CO
T_11_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5
T_11_13_wire_logic_cluster/lc_5/cout
T_11_13_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.N_65_i
T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_7_17_sp4_h_l_9
T_11_17_sp4_h_l_9
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_7_17_sp4_h_l_9
T_11_17_sp4_h_l_9
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_7_17_sp4_h_l_9
T_11_17_sp4_h_l_9
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_5
T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_11_2
T_9_16_wire_logic_cluster/lc_7/out
T_9_11_sp12_v_t_22
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.rFifoDatarx_5
T_11_21_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_44
T_9_17_sp4_h_l_9
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_10_19_wire_logic_cluster/lc_3/ltout
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_11_21_wire_logic_cluster/lc_3/ltout
T_11_21_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.rFifoDatarx_3
T_10_19_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_45
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_3
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_39
T_10_19_sp4_h_l_2
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_6_0_0_cascade_
T_7_13_wire_logic_cluster/lc_5/ltout
T_7_13_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.m5_1_1_cascade_
T_7_13_wire_logic_cluster/lc_4/ltout
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_0
T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_11_20_lc_trk_g1_2
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.rFifoDatarxZ0Z_0
T_11_20_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_36
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_axb_2
T_8_19_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g0_3
T_8_18_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_6_0_0
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.un1_i11_i
T_8_19_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g2_1
T_8_19_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe3_cascade_
T_8_19_wire_logic_cluster/lc_0/ltout
T_8_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.g0_11_a4_2
T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_11_16_sp4_h_l_1
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.N_139_0_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.g0_i_o6_0_4_cascade_
T_10_15_wire_logic_cluster/lc_2/ltout
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_5
T_7_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.rFifoDatarx_6
T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_11_16_sp4_v_t_42
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_6
T_12_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_40
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_1
T_7_20_wire_logic_cluster/lc_1/out
T_7_20_sp4_h_l_7
T_11_20_sp4_h_l_3
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.rFifoDatarx_1
T_11_20_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_46
T_11_15_sp4_v_t_46
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_5
T_12_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_38
T_10_21_sp4_h_l_8
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_awe3
T_8_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_45
T_9_21_sp4_h_l_2
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_3/in_3

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_0/out
T_9_17_sp4_v_t_44
T_6_21_sp4_h_l_2
T_9_21_sp4_v_t_42
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_3/cen

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3_cascade_
T_9_17_wire_logic_cluster/lc_1/ltout
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_i
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_9
T_10_18_wire_logic_cluster/lc_2/out
T_10_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_13_14_sp4_v_t_37
T_12_16_lc_trk_g0_0
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_8_1
T_8_20_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_46
T_10_16_sp4_h_l_11
T_12_16_lc_trk_g3_6
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.g0_i_a3_5_cascade_
T_7_15_wire_logic_cluster/lc_2/ltout
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_0
T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_6
T_12_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_6_cascade_
T_11_21_wire_logic_cluster/lc_6/ltout
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_1_cascade_
T_11_20_wire_logic_cluster/lc_6/ltout
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_1
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g2_1
T_11_20_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_0
T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_15_lc_trk_g2_2
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_10_sp4_v_t_42
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp4_v_t_42
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g1_2
T_7_13_input_2_7
T_7_13_wire_logic_cluster/lc_7/in_2

T_7_17_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g3_1
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.N_40
T_7_13_wire_logic_cluster/lc_2/out
T_7_11_sp12_v_t_23
T_7_17_lc_trk_g2_4
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.rFifoDatarx_2
T_10_19_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_10_19_wire_logic_cluster/lc_0/ltout
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_2
T_12_20_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_36
T_9_19_sp4_h_l_1
T_10_19_lc_trk_g3_1
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_0
T_7_20_wire_logic_cluster/lc_0/out
T_7_20_sp4_h_l_5
T_11_20_sp4_h_l_1
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_6
T_7_20_wire_logic_cluster/lc_6/out
T_8_17_sp4_v_t_37
T_9_21_sp4_h_l_0
T_11_21_lc_trk_g3_5
T_11_21_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_6
T_12_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g0_6
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0_THRU_CO
T_11_13_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_47
T_8_15_sp4_h_l_3
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0
T_11_13_wire_logic_cluster/lc_0/cout
T_11_13_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoData_awe3
T_9_17_wire_logic_cluster/lc_1/out
T_9_14_sp12_v_t_22
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

T_9_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/cen

End 

Net : DUT.uart_inst0.recv_state_ns_0_i_a2_0_0_3
T_7_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_38
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.recv_state_ns_0_i_a2_0_2_3_cascade_
T_7_14_wire_logic_cluster/lc_0/ltout
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_79_cascade_
T_10_18_wire_logic_cluster/lc_3/ltout
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_0
T_9_17_wire_logic_cluster/lc_0/out
T_8_17_sp4_h_l_8
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_6/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp12_v_t_23
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g3_0
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rWritePtr16_cascade_
T_8_20_wire_logic_cluster/lc_3/ltout
T_8_20_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_awe1
T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_8_12_sp12_v_t_23
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_5/cen

T_8_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_inst.ft2232h_inst.rFifoStatec_0
T_11_16_wire_logic_cluster/lc_7/out
T_11_11_sp12_v_t_22
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_0
T_11_12_wire_logic_cluster/lc_1/out
T_12_12_sp4_h_l_2
T_11_12_sp4_v_t_39
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_1/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_1
T_12_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_12
T_11_19_wire_logic_cluster/lc_4/cout
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_7
T_7_20_wire_logic_cluster/lc_7/out
T_5_20_sp12_h_l_1
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.rFifoDatarx_7
T_11_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_39
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_0_0
T_10_18_wire_logic_cluster/lc_5/out
T_10_11_sp12_v_t_22
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_4
T_12_19_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_36
T_10_21_sp4_h_l_6
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.rFifoDatarx_4
T_11_21_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_39
T_8_17_sp4_h_l_2
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_5
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_3
T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_38
T_8_19_sp4_h_l_8
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_1
T_8_22_wire_logic_cluster/lc_5/out
T_8_22_sp12_h_l_1
T_10_22_lc_trk_g0_6
T_10_22_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_11_1
T_12_17_wire_logic_cluster/lc_7/out
T_13_14_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.g0_11_a3_2_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_11
T_10_18_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_46
T_12_16_sp4_h_l_4
T_12_16_lc_trk_g0_1
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_11_21_wire_logic_cluster/lc_0/ltout
T_11_21_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_11
T_11_19_wire_logic_cluster/lc_3/cout
T_11_19_wire_logic_cluster/lc_4/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram0_4
T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_11_20_wire_logic_cluster/lc_0/ltout
T_11_20_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.rFifoDataror_1_cascade_
T_10_19_wire_logic_cluster/lc_6/ltout
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_0
T_9_20_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.un1_i11_2_i_cascade_
T_10_20_wire_logic_cluster/lc_4/ltout
T_10_20_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_7
T_12_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_4
T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp4_h_l_8
T_11_20_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_3
T_7_17_wire_logic_cluster/lc_0/out
T_8_13_sp4_v_t_36
T_7_14_lc_trk_g2_4
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_40
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_40
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_2
T_8_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_47
T_5_15_sp4_h_l_3
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_7_13_sp4_v_t_42
T_7_17_lc_trk_g0_7
T_7_17_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_4
T_12_20_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_1
T_9_20_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g3_5
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_rx_inst.rTxByte_42_0_cascade_
T_9_21_wire_logic_cluster/lc_5/ltout
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.rFifoDataro_3
T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_6
T_8_21_wire_logic_cluster/lc_5/out
T_9_21_sp4_h_l_10
T_8_21_lc_trk_g1_2
T_8_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_1
T_12_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_3
T_12_19_wire_logic_cluster/lc_3/out
T_10_19_sp4_h_l_3
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_10
T_11_19_wire_logic_cluster/lc_2/cout
T_11_19_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram0_3
T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_7
T_11_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe0_cascade_
T_9_20_wire_logic_cluster/lc_6/ltout
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_1
T_9_17_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_39
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_39
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_1/in_0

T_9_17_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_39
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2_cascade_
T_9_20_wire_logic_cluster/lc_0/ltout
T_9_20_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_35_0
T_7_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_0
T_12_19_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDataro_2
T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.N_81_mux_i_i_0
T_7_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_countdown_RNO_2Z0Z_2
T_8_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_2
T_8_20_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_46
T_8_22_lc_trk_g1_6
T_8_22_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_7
T_9_23_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g3_0
T_8_22_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_2
T_8_23_wire_logic_cluster/lc_2/out
T_9_19_sp4_v_t_40
T_8_20_lc_trk_g3_0
T_8_20_input_2_7
T_8_20_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_2
T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_9
T_11_19_wire_logic_cluster/lc_1/cout
T_11_19_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.g0_i_o2_3
T_12_15_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.g0_i_o2_1_cascade_
T_12_15_wire_logic_cluster/lc_6/ltout
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_2
T_7_20_wire_logic_cluster/lc_2/out
T_7_19_sp4_v_t_36
T_8_19_sp4_h_l_1
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_bits_remaining_RNO_1Z0Z_3
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_1
T_8_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g2_6
T_8_19_wire_logic_cluster/lc_0/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_1/in_0

T_8_19_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_6/in_3

T_8_19_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_4/in_3

T_8_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g2_6
T_8_19_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_2
T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_6
T_8_23_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_37
T_8_21_lc_trk_g2_5
T_8_21_input_2_5
T_8_21_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_0
T_8_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g2_2
T_8_19_input_2_0
T_8_19_wire_logic_cluster/lc_0/in_2

T_8_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_36
T_8_20_lc_trk_g2_1
T_8_20_input_2_1
T_8_20_wire_logic_cluster/lc_1/in_2

T_8_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_36
T_8_20_lc_trk_g2_1
T_8_20_wire_logic_cluster/lc_6/in_1

T_8_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_36
T_8_20_lc_trk_g2_1
T_8_20_wire_logic_cluster/lc_4/in_1

T_8_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g2_2
T_8_19_wire_logic_cluster/lc_2/in_0

T_8_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g2_2
T_8_19_input_2_6
T_8_19_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_8
T_11_19_wire_logic_cluster/lc_0/cout
T_11_19_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram0_1
T_7_21_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g2_1
T_8_22_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_7
T_12_19_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_0
T_10_17_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_2/in_3

T_10_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_1
T_8_23_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g0_1
T_8_22_input_2_5
T_8_22_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_2
T_7_21_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_7
T_11_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_3
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_11_19_0_
T_11_19_wire_logic_cluster/carry_in_mux/cout
T_11_19_wire_logic_cluster/lc_0/in_3

Net : DUT.fifo_rx_inst.un1_i11_i_cascade_
T_8_19_wire_logic_cluster/lc_1/ltout
T_8_19_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_55
T_8_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_6
T_7_21_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g1_6
T_8_21_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.g0_i_a6_3_0
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_4
T_8_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_2
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.un1_i11_i_cascade_
T_9_17_wire_logic_cluster/lc_2/ltout
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.g0_i_0_cascade_
T_12_15_wire_logic_cluster/lc_1/ltout
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.rFifoDataror_1
T_10_19_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.g0_i_o2_2
T_12_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.N_81_mux_i_i_0_0
T_8_14_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g0_1
T_8_15_input_2_7
T_8_15_wire_logic_cluster/lc_7/in_2

End 

Net : fifo_inst.ft2232h_inst.N_101
T_12_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_6
T_11_18_wire_logic_cluster/lc_6/cout
T_11_18_wire_logic_cluster/lc_7/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram1_7
T_8_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g0_7
T_9_23_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.recv_stateZ0Z_3
T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_5
T_11_18_wire_logic_cluster/lc_5/cout
T_11_18_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.N_13_cascade_
T_12_15_wire_logic_cluster/lc_0/ltout
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_4
T_11_18_wire_logic_cluster/lc_4/cout
T_11_18_wire_logic_cluster/lc_5/in_3

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_8_21_wire_logic_cluster/lc_6/ltout
T_8_21_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.g0_i_a3_0_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : rTxByteZ0Z_6
T_8_21_wire_logic_cluster/lc_0/out
T_5_21_sp12_h_l_0
T_10_21_sp4_h_l_7
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_6/in_3

T_8_21_wire_logic_cluster/lc_0/out
T_5_21_sp12_h_l_0
T_10_21_sp4_h_l_7
T_13_17_sp4_v_t_42
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_6/in_3

T_8_21_wire_logic_cluster/lc_0/out
T_5_21_sp12_h_l_0
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_1/in_1

T_8_21_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g3_0
T_7_20_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_8_22_wire_logic_cluster/lc_0/ltout
T_8_22_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_8_21_wire_logic_cluster/lc_3/ltout
T_8_21_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_8_21_wire_logic_cluster/lc_1/ltout
T_8_21_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_3
T_11_18_wire_logic_cluster/lc_3/cout
T_11_18_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.tx_clk_divider_cry_2
T_11_18_wire_logic_cluster/lc_2/cout
T_11_18_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_tx_inst.N_88_cascade_
T_10_21_wire_logic_cluster/lc_2/ltout
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.wRxByte_0
T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_8_18_sp4_v_t_46
T_8_22_sp4_v_t_46
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_41
T_7_19_sp4_h_l_9
T_10_19_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_8_18_sp4_v_t_46
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_41
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.wRxByte_3
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_18_sp4_v_t_40
T_8_22_sp4_v_t_40
T_8_23_lc_trk_g2_0
T_8_23_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_18_sp4_v_t_40
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_17_sp12_v_t_22
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_15_sp4_v_t_46
T_6_19_sp4_h_l_4
T_7_19_lc_trk_g2_4
T_7_19_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_4
T_9_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_8_22_sp4_h_l_0
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_0
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g2_5
T_7_19_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_9_17_sp4_v_t_40
T_9_21_sp4_v_t_45
T_8_23_lc_trk_g0_3
T_8_23_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.wRxByte_7
T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_9_19_sp4_v_t_46
T_10_23_sp4_h_l_11
T_11_23_lc_trk_g3_3
T_11_23_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_9_19_sp4_v_t_46
T_8_23_lc_trk_g2_3
T_8_23_wire_logic_cluster/lc_7/in_0

T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_6_19_sp4_h_l_3
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_7/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_13_sp12_v_t_22
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_7/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g2_7
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : rTxByteZ0Z_0
T_8_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_11
T_13_16_sp4_v_t_46
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_0/in_3

T_8_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_11
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_1/in_3

T_8_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_46
T_10_20_sp4_h_l_11
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_5/in_3

T_8_22_wire_logic_cluster/lc_1/out
T_8_19_sp4_v_t_42
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.wRxByte_5
T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_8_22_sp4_h_l_8
T_9_22_lc_trk_g2_0
T_9_22_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_7_19_lc_trk_g3_7
T_7_19_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_2
T_7_18_sp4_v_t_39
T_7_21_lc_trk_g1_7
T_7_21_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_42
T_9_21_sp4_v_t_38
T_8_23_lc_trk_g1_3
T_8_23_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : rTxByteZ0Z_3
T_8_21_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_43
T_9_19_sp4_h_l_6
T_12_19_sp4_v_t_46
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_3/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_43
T_9_19_sp4_h_l_6
T_13_19_sp4_h_l_9
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_3/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_8_19_sp4_v_t_43
T_9_19_sp4_h_l_6
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_5/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_7_20_lc_trk_g3_7
T_7_20_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_4
T_7_21_wire_logic_cluster/lc_4/out
T_8_19_sp4_v_t_36
T_8_21_lc_trk_g2_1
T_8_21_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.un1_N_5_mux_cascade_
T_10_15_wire_logic_cluster/lc_0/ltout
T_10_15_wire_logic_cluster/lc_1/in_2

End 

Net : rTxByteZ0Z_1
T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_40
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_40
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_8_22_sp4_h_l_3
T_7_18_sp4_v_t_45
T_7_20_lc_trk_g2_0
T_7_20_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_38
T_11_21_sp4_h_l_8
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_1
T_11_18_wire_logic_cluster/lc_1/cout
T_11_18_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram1_3
T_8_23_wire_logic_cluster/lc_3/out
T_8_20_sp4_v_t_46
T_8_21_lc_trk_g3_6
T_8_21_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_7
T_7_19_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_46
T_8_22_sp4_h_l_5
T_8_22_lc_trk_g0_0
T_8_22_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.wRxByte_2
T_9_18_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_44
T_6_19_sp4_h_l_9
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_2/in_0

T_9_18_wire_logic_cluster/lc_2/out
T_9_16_sp12_v_t_23
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_2/in_0

T_9_18_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_36
T_9_21_sp4_v_t_41
T_8_23_lc_trk_g1_4
T_8_23_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_36
T_6_21_sp4_h_l_1
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_2
T_7_19_wire_logic_cluster/lc_2/out
T_7_18_sp4_v_t_36
T_8_22_sp4_h_l_7
T_8_22_lc_trk_g0_2
T_8_22_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.wRxByte_1
T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp12_v_t_22
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_8_18_sp4_h_l_10
T_7_18_sp4_v_t_41
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp4_v_t_42
T_9_19_sp4_v_t_42
T_8_23_lc_trk_g1_7
T_8_23_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp4_v_t_42
T_6_19_sp4_h_l_0
T_7_19_lc_trk_g2_0
T_7_19_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_5
T_8_23_wire_logic_cluster/lc_5/out
T_8_19_sp4_v_t_47
T_8_21_lc_trk_g3_2
T_8_21_input_2_3
T_8_21_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_4
T_8_23_wire_logic_cluster/lc_4/out
T_8_19_sp4_v_t_45
T_8_21_lc_trk_g3_0
T_8_21_input_2_1
T_8_21_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_1
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_7
T_10_19_sp4_v_t_37
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_0
T_7_19_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_36
T_8_19_sp4_v_t_44
T_8_22_lc_trk_g0_4
T_8_22_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_6
T_9_22_wire_logic_cluster/lc_6/out
T_9_21_sp4_v_t_44
T_9_17_sp4_v_t_37
T_8_21_lc_trk_g1_0
T_8_21_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_3
T_7_22_wire_logic_cluster/lc_4/out
T_8_18_sp4_v_t_44
T_8_21_lc_trk_g1_4
T_8_21_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_0
T_11_18_wire_logic_cluster/lc_0/cout
T_11_18_wire_logic_cluster/lc_1/in_3

Net : DUT.wRxByte_6
T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_6_19_sp4_h_l_1
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_45
T_7_21_sp4_h_l_8
T_7_21_lc_trk_g0_5
T_7_21_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_5/in_3

End 

Net : rTxByteZ0Z_4
T_8_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_4
T_12_17_sp4_v_t_47
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_4/in_3

T_8_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_4
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_4/in_3

T_8_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_4
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_2/in_3

T_8_21_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g2_2
T_7_20_wire_logic_cluster/lc_4/in_0

End 

Net : rTxByteZ0Z_5
T_8_21_wire_logic_cluster/lc_4/out
T_9_21_sp4_h_l_8
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_1/in_3

T_8_21_wire_logic_cluster/lc_4/out
T_9_21_sp4_h_l_8
T_12_17_sp4_v_t_39
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_5/in_3

T_8_21_wire_logic_cluster/lc_4/out
T_9_21_sp4_h_l_8
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_5/in_0

T_8_21_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g2_4
T_7_20_wire_logic_cluster/lc_5/in_3

End 

Net : rTxByteZ0Z_7
T_8_22_wire_logic_cluster/lc_2/out
T_8_22_sp4_h_l_9
T_7_18_sp4_v_t_44
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_7/in_3

T_8_22_wire_logic_cluster/lc_2/out
T_8_22_sp4_h_l_9
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_4
T_12_18_sp4_v_t_41
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_7/in_3

T_8_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_4
T_12_18_sp4_v_t_41
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_7/in_3

End 

Net : rTxByteZ0Z_2
T_8_22_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_40
T_6_20_sp4_h_l_5
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_37
T_10_19_sp4_h_l_0
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_10
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_37
T_10_19_sp4_h_l_0
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_5
T_7_21_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g0_5
T_8_21_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_0
T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_8_22_lc_trk_g0_5
T_8_22_wire_logic_cluster/lc_1/in_0

End 

Net : P1A7_c
T_11_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_46
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_10
T_9_12_sp4_v_t_38
T_9_8_sp4_v_t_38
T_9_4_sp4_v_t_43
T_9_0_span4_vert_43
T_9_0_lc_trk_g0_3
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_0
T_8_23_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g1_0
T_8_22_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_0
T_7_21_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g2_0
T_8_22_input_2_0
T_8_22_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_3
T_7_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_39
T_8_21_lc_trk_g1_7
T_8_21_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_5
T_9_22_wire_logic_cluster/lc_5/out
T_9_20_sp4_v_t_39
T_8_21_lc_trk_g2_7
T_8_21_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_4
T_7_19_wire_logic_cluster/lc_4/out
T_8_18_sp4_v_t_41
T_8_21_lc_trk_g0_1
T_8_21_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_7
T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_5
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_sp4_h_l_1
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_6
T_7_19_wire_logic_cluster/lc_6/out
T_8_18_sp4_v_t_45
T_8_21_lc_trk_g1_5
T_8_21_input_2_0
T_8_21_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_5
T_7_19_wire_logic_cluster/lc_5/out
T_8_18_sp4_v_t_43
T_8_21_lc_trk_g0_3
T_8_21_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_inst.ft2232h_inst.rTxRdEnZ0
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_4
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_1/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_3
T_9_22_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g2_3
T_8_21_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_3
T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_3/in_1

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_3
T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_2
T_10_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_input_2_6
T_10_12_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_4
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_1
T_9_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g0_1
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

End 

Net : rTxBusReady
T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_input_2_4
T_11_12_wire_logic_cluster/lc_4/in_2

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_13_8_sp4_v_t_43
T_13_4_sp4_v_t_43
T_13_0_span4_vert_44
T_13_0_lc_trk_g0_4
T_13_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_4_12_sp12_h_l_0
T_15_0_span12_vert_23
T_15_0_lc_trk_g0_7
T_15_0_wire_io_cluster/io_0/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_12_4_sp12_h_l_0
T_15_4_sp4_h_l_5
T_18_0_span4_vert_40
T_18_0_lc_trk_g0_0
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_12_4_sp12_h_l_0
T_17_4_sp4_h_l_7
T_16_0_span4_vert_37
T_16_0_span4_horz_r_2
T_19_0_lc_trk_g0_6
T_19_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_12_4_sp12_h_l_0
T_17_4_sp4_h_l_7
T_16_0_span4_vert_37
T_16_0_span4_horz_r_2
T_20_0_span4_horz_r_2
T_21_0_lc_trk_g0_6
T_21_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_12_4_sp12_h_l_0
T_17_4_sp4_h_l_7
T_16_0_span4_vert_37
T_16_0_span4_horz_r_2
T_20_0_span4_horz_r_2
T_22_0_lc_trk_g0_2
T_22_0_wire_io_cluster/io_1/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_20_sp4_v_t_37
T_15_24_sp4_v_t_37
T_16_28_sp4_h_l_0
T_19_28_sp4_v_t_40
T_19_31_lc_trk_g1_0
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_11_12_wire_logic_cluster/lc_4/out
T_4_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_20_sp4_v_t_37
T_15_24_sp4_v_t_37
T_16_28_sp4_h_l_0
T_19_28_sp4_v_t_40
T_19_31_lc_trk_g0_0
T_19_31_wire_io_cluster/io_1/OUT_ENB

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_7
T_9_22_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g3_7
T_8_22_input_2_2
T_8_22_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_6
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g1_7
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_1
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g0_2
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_2
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_4
T_9_22_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g3_4
T_8_21_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_inst.ft2232h_inst.rFifoStateZ0Z_1
T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_2
T_9_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g3_2
T_8_22_wire_logic_cluster/lc_6/in_3

End 

Net : P1A4_c
T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_11_0_span12_vert_19
T_11_0_span4_vert_43
T_7_0_span4_horz_r_3
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_11_12_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_11_22_sp12_v_t_23
T_11_24_sp4_v_t_43
T_11_28_sp4_v_t_43
T_11_31_span4_horz_r_3
T_13_31_lc_trk_g1_3
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : P1A3_c
T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_4
T_6_0_span4_vert_44
T_6_0_lc_trk_g0_4
T_6_0_wire_io_cluster/io_0/D_OUT_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_10_4_sp4_v_t_47
T_10_0_span4_vert_43
T_10_0_span4_horz_r_3
T_14_0_span4_horz_r_3
T_17_0_lc_trk_g1_7
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_6_13_sp4_h_l_8
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_37
T_9_13_sp4_v_t_37
T_8_14_lc_trk_g2_5
T_8_14_input_2_1
T_8_14_wire_logic_cluster/lc_1/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_37
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_8_9_sp4_v_t_42
T_8_13_sp4_v_t_38
T_7_14_lc_trk_g2_6
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_8_9_sp4_v_t_42
T_8_13_sp4_v_t_38
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_5/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_37
T_9_13_sp4_v_t_37
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_8_9_sp4_v_t_42
T_8_13_sp4_v_t_38
T_7_15_lc_trk_g0_3
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_9_sp12_v_t_23
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_7/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_8_9_sp4_v_t_36
T_8_13_sp4_v_t_41
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_9_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_6/in_0

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_11_15_sp4_v_t_37
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_7/in_1

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_7_15_sp12_h_l_0
T_14_15_sp4_h_l_9
T_13_11_sp4_v_t_44
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_1/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_11_15_sp4_v_t_37
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_11_15_sp4_v_t_37
T_11_11_sp4_v_t_37
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_5/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_12_19_sp4_h_l_7
T_11_15_sp4_v_t_37
T_11_11_sp4_v_t_37
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_6/in_1

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_29_sp12_v_t_23
T_18_17_sp12_v_t_23
T_7_17_sp12_h_l_0
T_12_17_sp4_h_l_7
T_11_13_sp4_v_t_37
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_7/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_9_sp12_v_t_23
T_7_9_sp12_h_l_0
T_14_9_sp4_h_l_9
T_13_9_sp4_v_t_38
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_1/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_29_sp12_v_t_23
T_18_17_sp12_v_t_23
T_7_17_sp12_h_l_0
T_12_17_sp4_h_l_7
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : clk_48mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g0_7
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g0_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g0_7
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g0_2
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g0_7
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_18_lc_trk_g0_2
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g0_7
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_15_lc_trk_g2_2
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_input_2_7
T_11_14_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g0_5
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g1_5
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g0_5
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g1_5
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g0_5
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g1_5
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_12_18_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_37
T_11_13_lc_trk_g0_5
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_11_sp4_v_t_43
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_11_sp4_v_t_43
T_8_15_lc_trk_g0_6
T_8_15_input_2_2
T_8_15_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_11_sp4_v_t_43
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_9_21_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_11_sp4_v_t_43
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_15_22_sp4_v_t_41
T_15_26_sp4_v_t_42
T_16_30_sp4_h_l_1
T_19_30_sp4_v_t_43
T_19_31_lc_trk_g1_3
T_19_31_wire_io_cluster/io_0/D_OUT_0

T_14_21_wire_logic_cluster/lc_2/out
T_14_11_sp12_v_t_23
T_14_0_span12_vert_20
T_14_3_sp4_v_t_41
T_14_0_span4_vert_31
T_10_0_span4_horz_r_1
T_13_0_lc_trk_g0_5
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_0_30_sp12_h_l_4
T_9_18_sp12_v_t_23
T_9_20_sp4_v_t_43
T_10_20_sp4_h_l_6
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_4/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_0_30_sp12_h_l_4
T_9_18_sp12_v_t_23
T_9_20_sp4_v_t_43
T_9_16_sp4_v_t_39
T_6_16_sp4_h_l_2
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_6/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_8_14_sp4_v_t_39
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_8_14_sp4_v_t_39
T_8_10_sp4_v_t_39
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_8_14_sp4_v_t_39
T_8_10_sp4_v_t_47
T_7_13_lc_trk_g3_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_lc_trk_g0_0
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_8_14_sp4_v_t_39
T_8_10_sp4_v_t_47
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_9_14_lc_trk_g0_0
T_9_14_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_9_18_sp4_h_l_9
T_8_14_sp4_v_t_39
T_8_10_sp4_v_t_47
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_2_sp12_v_t_23
T_2_2_sp12_h_l_0
T_9_2_sp4_h_l_9
T_12_0_span4_vert_14
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : wPllLocked_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_14_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_17_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_glb2local_1
T_10_15_lc_trk_g0_5
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_14_glb2local_3
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_1/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_14_glb2local_2
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_17_glb2local_3
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_2/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_18_glb2local_0
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_18_glb2local_0
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_4/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_17_glb2local_1
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_0/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_16_glb2local_1
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_2/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_17_glb2local_1
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_7/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_20_glb2local_3
T_10_20_lc_trk_g0_7
T_10_20_input_2_7
T_10_20_wire_logic_cluster/lc_7/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_19_glb2local_1
T_8_19_lc_trk_g0_5
T_8_19_wire_logic_cluster/lc_1/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_21_glb2local_0
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_21_glb2local_0
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_6/in_0

End 

Net : wPllLocked_i
T_8_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_46
T_8_20_sp4_v_t_42
T_8_24_sp4_v_t_38
T_9_28_sp4_h_l_9
T_12_28_sp4_v_t_39
T_12_31_lc_trk_g0_7
T_12_31_wire_gbuf/in

End 

Net : wPllLocked_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_19_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

End 

