<stg><name>ConvolutionInputGene.1</name>


<trans_list>

<trans id="207" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %ofm_y_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_y_1_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %ofm_x_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_x_1_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2  %k_y_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="k_y_1_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3  %inp_15_0 = alloca i32

]]></Node>
<StgValue><ssdm name="inp_15_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:4  %k_x_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="k_x_1_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %count_simd_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="count_simd_1_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:6  %read_block_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="read_block_1_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:7  %current_block_write_s = alloca i32

]]></Node>
<StgValue><ssdm name="current_block_write_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:8  %current_line_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="current_line_1_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:9  %counter_internal_blo = alloca i32

]]></Node>
<StgValue><ssdm name="counter_internal_blo"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader.0:10  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader.0:11  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:12  %inputBuf_0_V = alloca [768 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_0_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:13  %inputBuf_1_V = alloca [768 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_1_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:14  %inputBuf_2_V = alloca [768 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_2_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader.0:15  %inputBuf_3_V = alloca [768 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_3_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.preheader.preheader.0:16  call void (...)* @_ssdm_op_SpecMemCore([768 x i8]* %inputBuf_0_V, [768 x i8]* %inputBuf_1_V, [768 x i8]* %inputBuf_2_V, [768 x i8]* %inputBuf_3_V, [1 x i8]* @p_str2, [15 x i8]* @p_str8, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln141"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:17  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:18  store i32 0, i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:19  store i32 0, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:20  store i32 0, i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:21  store i32 0, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:22  store i32 0, i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:23  store i32 0, i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:24  store i32 0, i32* %k_y_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:25  store i32 0, i32* %ofm_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:26  store i32 0, i32* %ofm_y_1_0

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:27  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i_0_0 = phi i16 [ %add_ln197, %hls_label_0_end ], [ 0, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %icmp_ln197 = icmp eq i16 %i_0_0, -5632

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 59904, i64 59904, i64 59904)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  %add_ln197 = add i16 %i_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln197, label %9, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %inp_15_0_load_1 = load i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="inp_15_0_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %read_block_1_0_load_1 = load i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="read_block_1_0_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
hls_label_0_begin:2  %trunc_ln197 = trunc i32 %read_block_1_0_load_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:5  %icmp_ln199 = icmp ult i32 %inp_15_0_load_1, 2304

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:6  br i1 %icmp_ln199, label %0, label %3

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %counter_internal_blo_3 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln215 = icmp ult i32 %counter_internal_blo_3, 5759

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln215, label %4, label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ofm_x_1_0_load_1 = load i32* %ofm_x_1_0

]]></Node>
<StgValue><ssdm name="ofm_x_1_0_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_y_1_0_load = load i32* %k_y_1_0

]]></Node>
<StgValue><ssdm name="k_y_1_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %k_x_1_0_load = load i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="k_x_1_0_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %count_simd_1_0_load = load i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="count_simd_1_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %current_block_write_3 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="32">
<![CDATA[
:5  %trunc_ln216 = trunc i32 %k_y_1_0_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln216 = add i32 1, %k_y_1_0_load

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="32">
<![CDATA[
:7  %trunc_ln216_1 = trunc i32 %current_block_write_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln216_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="32">
<![CDATA[
:8  %trunc_ln220 = trunc i32 %k_x_1_0_load to i26

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="32">
<![CDATA[
:9  %trunc_ln220_1 = trunc i32 %ofm_x_1_0_load_1 to i26

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:10  %add_ln220 = add i26 %trunc_ln220_1, %trunc_ln220

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:11  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %add_ln220, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln220_1 = add i32 %shl_ln, %count_simd_1_0_load

]]></Node>
<StgValue><ssdm name="add_ln220_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:13  %zext_ln221 = zext i32 %add_ln220_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:14  %add_ln221_1 = add i2 1, %trunc_ln216_1

]]></Node>
<StgValue><ssdm name="add_ln221_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:15  %add_ln221 = add i2 %add_ln221_1, %trunc_ln216

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %inputBuf_0_V_addr_2 = getelementptr [768 x i8]* %inputBuf_0_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_0_V_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="10">
<![CDATA[
:17  %inputBuf_0_V_load = load i8* %inputBuf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_0_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %inputBuf_1_V_addr_2 = getelementptr [768 x i8]* %inputBuf_1_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_1_V_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="10">
<![CDATA[
:19  %inputBuf_1_V_load = load i8* %inputBuf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_1_V_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %inputBuf_2_V_addr_2 = getelementptr [768 x i8]* %inputBuf_2_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_2_V_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="10">
<![CDATA[
:21  %inputBuf_2_V_load = load i8* %inputBuf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_2_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %inputBuf_3_V_addr_2 = getelementptr [768 x i8]* %inputBuf_3_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="inputBuf_3_V_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="10">
<![CDATA[
:23  %inputBuf_3_V_load = load i8* %inputBuf_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_3_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln223 = add i32 1, %count_simd_1_0_load

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %icmp_ln224 = icmp eq i32 %add_ln223, 64

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %icmp_ln224, label %5, label %.._crit_edge1.0_crit_edge150

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge150:0  store i32 %add_ln223, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge1.0_crit_edge150:1  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln226 = add i32 %k_x_1_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln227 = icmp eq i32 %add_ln226, 3

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln227, label %6, label %.._crit_edge1.0_crit_edge149

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge149:0  store i32 0, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge149:1  store i32 %add_ln226, i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge1.0_crit_edge149:2  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln230 = icmp eq i32 %add_ln216, 3

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln230, label %7, label %.._crit_edge1.0_crit_edge148

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge148:0  store i32 0, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge148:1  store i32 0, i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge148:2  store i32 %add_ln216, i32* %k_y_1_0

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge1.0_crit_edge148:3  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ofm_x_1_0_load = load i32* %ofm_x_1_0

]]></Node>
<StgValue><ssdm name="ofm_x_1_0_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln232 = add i32 %ofm_x_1_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln233 = icmp eq i32 %add_ln232, 10

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %k_y_1_0

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln233, label %8, label %.._crit_edge1.0_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge:0  store i32 0, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge:1  store i32 0, i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge1.0_crit_edge:2  store i32 %add_ln232, i32* %ofm_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge1.0_crit_edge:3  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ofm_y_1_0_load = load i32* %ofm_y_1_0

]]></Node>
<StgValue><ssdm name="ofm_y_1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %inp_15_0_load_2 = load i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="inp_15_0_load_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln235 = add i32 %ofm_y_1_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln236 = icmp eq i32 %add_ln235, 10

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln236 = select i1 %icmp_ln236, i32 0, i32 %inp_15_0_load_2

]]></Node>
<StgValue><ssdm name="select_ln236"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %select_ln236_1 = select i1 %icmp_ln236, i32 0, i32 %add_ln235

]]></Node>
<StgValue><ssdm name="select_ln236_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 0, i32* %count_simd_1_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:7  store i32 0, i32* %k_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:8  store i32 %select_ln236, i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9  store i32 0, i32* %ofm_x_1_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10  store i32 %select_ln236_1, i32* %ofm_y_1_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
<literal name="icmp_ln224" val="1"/>
<literal name="icmp_ln227" val="1"/>
<literal name="icmp_ln230" val="1"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1.0:0  %read_block_1_0_load_2 = load i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="read_block_1_0_load_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1.0:1  %counter_internal_blo_2 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1.0:2  %icmp_ln245 = icmp ult i32 %counter_internal_blo_2, 767

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1.0:3  %icmp_ln245_1 = icmp ult i32 %read_block_1_0_load_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln245_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.0:4  %and_ln245 = and i1 %icmp_ln245, %icmp_ln245_1

]]></Node>
<StgValue><ssdm name="and_ln245"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.0:5  br i1 %and_ln245, label %hls_label_1_begin, label %._crit_edge7.0

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:0  %current_block_write_4 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1  %current_line_1_0_loa_2 = load i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="current_line_1_0_loa_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:3  %tmp_V_2 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1_begin:4  %zext_ln248 = zext i32 %current_line_1_0_loa_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="32">
<![CDATA[
hls_label_1_begin:5  %trunc_ln321_1 = trunc i32 %current_block_write_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:6  %inputBuf_0_V_addr_1 = getelementptr [768 x i8]* %inputBuf_0_V, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_0_V_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:7  %inputBuf_1_V_addr_1 = getelementptr [768 x i8]* %inputBuf_1_V, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_1_V_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:8  %inputBuf_2_V_addr_1 = getelementptr [768 x i8]* %inputBuf_2_V, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_2_V_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:9  %inputBuf_3_V_addr_1 = getelementptr [768 x i8]* %inputBuf_3_V, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="inputBuf_3_V_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_1_begin:10  switch i2 %trunc_ln321_1, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 %tmp_V_2, i8* %inputBuf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 %tmp_V_2, i8* %inputBuf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 %tmp_V_2, i8* %inputBuf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 %tmp_V_2, i8* %inputBuf_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
<literal name="trunc_ln321_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %current_block_write_5 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:1  %current_line_1_0_loa_3 = load i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="current_line_1_0_loa_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:2  %add_ln251 = add i32 %current_line_1_0_loa_3, 1

]]></Node>
<StgValue><ssdm name="add_ln251"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:3  %icmp_ln252 = icmp eq i32 %add_ln251, 768

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:4  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2:5  %add_ln256_1 = add i4 %trunc_ln197, 1

]]></Node>
<StgValue><ssdm name="add_ln256_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:6  %add_ln256 = add i32 %current_block_write_5, 1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:7  %icmp_ln257 = icmp eq i32 %add_ln256, 4

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:8  %select_ln257 = select i1 %icmp_ln257, i32 0, i32 %add_ln256

]]></Node>
<StgValue><ssdm name="select_ln257"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:9  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:10  %select_ln252 = select i1 %icmp_ln252, i32 %select_ln257, i32 %current_block_write_5

]]></Node>
<StgValue><ssdm name="select_ln252"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2:11  %select_ln252_1 = select i1 %icmp_ln252, i32 0, i32 %add_ln251

]]></Node>
<StgValue><ssdm name="select_ln252_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2:12  %select_ln252_2 = select i1 %icmp_ln252, i4 %add_ln256_1, i4 %trunc_ln197

]]></Node>
<StgValue><ssdm name="select_ln252_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4">
<![CDATA[
hls_label_2:13  %zext_ln252 = zext i4 %select_ln252_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:14  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
hls_label_2:15  store i32 %select_ln252_1, i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32">
<![CDATA[
hls_label_2:16  store i32 %select_ln252, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_2:17  store i32 %zext_ln252, i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="and_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:18  br label %._crit_edge7.0

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7.0:0  %counter_internal_blo_1 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.0:1  %add_ln263 = add i32 %counter_internal_blo_1, 1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.0:2  %icmp_ln264 = icmp eq i32 %add_ln263, 5759

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7.0:3  %select_ln264 = select i1 %icmp_ln264, i32 0, i32 %add_ln263

]]></Node>
<StgValue><ssdm name="select_ln264"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge7.0:4  store i32 %select_ln264, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.0:5  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %current_block_write_1 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %current_line_1_0_loa = load i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="current_line_1_0_loa"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln202 = zext i32 %current_line_1_0_loa to i64

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="32">
<![CDATA[
:4  %trunc_ln321 = trunc i32 %current_block_write_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %inputBuf_0_V_addr = getelementptr [768 x i8]* %inputBuf_0_V, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_0_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inputBuf_1_V_addr = getelementptr [768 x i8]* %inputBuf_1_V, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_1_V_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %inputBuf_2_V_addr = getelementptr [768 x i8]* %inputBuf_2_V, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_2_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inputBuf_3_V_addr = getelementptr [768 x i8]* %inputBuf_3_V, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="inputBuf_3_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:9  switch i2 %trunc_ln321, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln202"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 %tmp_V, i8* %inputBuf_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 %tmp_V, i8* %inputBuf_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 %tmp_V, i8* %inputBuf_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 %tmp_V, i8* %inputBuf_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %inp_15_0_load = load i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="inp_15_0_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %current_line_1_0_loa_1 = load i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="current_line_1_0_loa_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln203 = add i32 %current_line_1_0_loa_1, 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln204 = add i32 %inp_15_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln205 = icmp eq i32 %add_ln203, 768

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %add_ln204, i32* %inp_15_0

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln205, label %2, label %.hls_label_0_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.hls_label_0_end_crit_edge:0  store i32 %add_ln203, i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.hls_label_0_end_crit_edge:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %read_block_1_0_load = load i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="read_block_1_0_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %current_block_write_2 = load i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="current_block_write_2"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln207 = add i32 %current_block_write_2, 1

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln208 = icmp eq i32 %add_ln207, 4

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln208 = select i1 %icmp_ln208, i32 0, i32 %add_ln207

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln211 = add i32 %read_block_1_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  store i32 0, i32* %current_line_1_0

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:8  store i32 %select_ln208, i32* %current_block_write_s

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:9  store i32 %add_ln211, i32* %read_block_1_0

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="10">
<![CDATA[
:17  %inputBuf_0_V_load = load i8* %inputBuf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_0_V_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="10">
<![CDATA[
:19  %inputBuf_1_V_load = load i8* %inputBuf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_1_V_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="10">
<![CDATA[
:21  %inputBuf_2_V_load = load i8* %inputBuf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_2_V_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="10">
<![CDATA[
:23  %inputBuf_3_V_load = load i8* %inputBuf_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_3_V_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:24  %tmp_V_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %inputBuf_0_V_load, i8 %inputBuf_1_V_load, i8 %inputBuf_2_V_load, i8 %inputBuf_3_V_load, i2 %add_ln221)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:25  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln222"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln271"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
