$date
	Sun Dec  8 17:02:44 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Counter_tb $end
$var wire 4 ! numberOut [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 4 $ numberIn [3:0] $end
$var reg 1 % rst $end
$var integer 32 & num_cycles [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 4 ' numberIn [3:0] $end
$var wire 1 % rst $end
$var reg 4 ( numberOut [3:0] $end
$var reg 1 ) threshold $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
b0 '
b0 &
0%
b0 $
1#
0"
bx !
$end
#10
b1 !
b1 (
bx $
bx '
b1 &
1"
#20
b1 $
b1 '
b10 &
0"
#30
0)
b10 !
b10 (
b11 &
1"
#40
b10 $
b10 '
b100 &
0"
#50
b11 !
b11 (
b101 &
1"
#60
b11 $
b11 '
b110 &
0"
#70
b100 !
b100 (
b111 &
1"
#80
b100 $
b100 '
b1000 &
0"
#90
b101 !
b101 (
b1001 &
1"
#100
b101 $
b101 '
b1010 &
0"
#110
b110 !
b110 (
b1011 &
1"
#120
b110 $
b110 '
b1100 &
0"
#130
b111 !
b111 (
b1101 &
1"
#140
b111 $
b111 '
b1110 &
0"
#150
b1000 !
b1000 (
b1111 &
1"
#160
b1000 $
b1000 '
b10000 &
0"
#170
1)
b1001 !
b1001 (
b10001 &
1"
#180
b1001 $
b1001 '
b10010 &
0"
#190
0)
b0 !
b0 (
b10011 &
1"
#200
b0 $
b0 '
b10100 &
0"
#210
b1 !
b1 (
b10101 &
1"
#220
b1 $
b1 '
b10110 &
0"
