INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sim_1/new/mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
