
---------- Begin Simulation Statistics ----------
final_tick                                58704108500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392374                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707084                       # Number of bytes of host memory used
host_op_rate                                   666225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.97                       # Real time elapsed on the host
host_tick_rate                             1506205817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15292654                       # Number of instructions simulated
sim_ops                                      25965982                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058704                       # Number of seconds simulated
sim_ticks                                 58704108500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745639                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15292654                       # Number of instructions committed
system.cpu.committedOps                      25965982                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 94951.572833                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 94951.572833                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  46448980108                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  46448980108                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       489186                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       489186                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8235925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8235925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 101091.651640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101091.651640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100189.431833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100189.431833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8115027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8115027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12221778500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12221778500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       120898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        120898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12057998500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12057998500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       120352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       120352                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34933.068142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34933.068142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108022.105876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108022.105876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7532948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7532948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8430572000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8430572000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       241335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       236178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       236178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    557070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    557070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5157                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16010208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16010208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57013.995136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57013.995136                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100511.266124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100511.266124                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15647975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15647975                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  20652350500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20652350500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022625                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       362233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         362233                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       236724                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       236724                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12615068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12615068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       125509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       125509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16010208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16010208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57013.995136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57013.995136                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100511.266124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 94951.572833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96086.756209                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15647975                       # number of overall hits
system.cpu.dcache.overall_hits::total        15647975                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  20652350500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20652350500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022625                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       362233                       # number of overall misses
system.cpu.dcache.overall_misses::total        362233                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       236724                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       236724                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12615068500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  46448980108                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59064048608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       489186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       614695                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued       703983                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       704009                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         20457                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 613671                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             26.456487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32635111                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.315815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   727.932699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.287418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.710872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          573                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.559570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.440430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            614695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32635111                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.248515                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16262670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             42517                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       559770                       # number of writebacks
system.cpu.dcache.writebacks::total            559770                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8235925                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36272                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774283                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22249988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22249988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80464.138287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80464.138287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79464.138287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79464.138287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22248050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22248050                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155939500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155939500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154001500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154001500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22249988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22249988                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80464.138287                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80464.138287                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79464.138287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79464.138287                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22248050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22248050                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    155939500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155939500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1938                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22249988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22249988                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80464.138287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80464.138287                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79464.138287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79464.138287                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22248050                       # number of overall hits
system.cpu.icache.overall_hits::total        22248050                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    155939500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155939500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1938                       # number of overall misses
system.cpu.icache.overall_misses::total          1938                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154001500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154001500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1427                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11480.901961                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44501914                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.697501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44501914                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           503.697501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22249988                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1427                       # number of writebacks
system.cpu.icache.writebacks::total              1427                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22249988                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        117408217                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               117408216.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6332316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4261652                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115270                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505722                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505722                       # number of float instructions
system.cpu.num_fp_register_reads              6354530                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219168                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              25885867                       # Number of integer alu accesses
system.cpu.num_int_insts                     25885867                       # number of integer instructions
system.cpu.num_int_register_reads            66285912                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12257728                       # number of times the integer registers were written
system.cpu.num_load_insts                     8235892                       # Number of load instructions
system.cpu.num_mem_refs                      16010171                       # number of memory refs
system.cpu.num_store_insts                    7774279                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9866015     38.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11736      0.05%     38.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6336      0.02%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::MemRead                  4042935     15.57%     53.91% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495398      5.76%     59.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192957     16.15%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25965982                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     58704108500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86750.583431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86750.583431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76750.583431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76750.583431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148690500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148690500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          5157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117024.650161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117024.650161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107024.650161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107024.650161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   512                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    543579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     543579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.900717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            4645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4645                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    497129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    497129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         4645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4645                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       120352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       489186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        609538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102680.268119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 95754.958510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97090.653405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92680.268119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 85754.958510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87090.653405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher         7524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  11818293500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  46121524826                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57939818326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.956345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.984619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       115098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       481662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          596760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10667313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  41304904826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51972218326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.956345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.984619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       115098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       481662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       596760                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       559770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       559770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559770                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           125509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       489186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               616633                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86750.583431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103236.706947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 95754.958510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97214.792315                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76750.583431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93236.706947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 85754.958510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87214.792315                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher         7524                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13514                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    148690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12361873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  46121524826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58632088326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.884417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.984619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978084                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             119743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       481662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 603119                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11164443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  41304904826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52600898326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.984619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        119743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       481662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            603119                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          125509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       489186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              616633                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 86750.583431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103236.706947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 95754.958510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97214.792315                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76750.583431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93236.706947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 85754.958510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87214.792315                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 224                       # number of overall hits
system.l2.overall_hits::.cpu.data                5766                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher         7524                       # number of overall hits
system.l2.overall_hits::total                   13514                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    148690500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12361873000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  46121524826                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58632088326                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.884417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.984619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978084                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1714                       # number of overall misses
system.l2.overall_misses::.cpu.data            119743                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       481662                       # number of overall misses
system.l2.overall_misses::total                603119                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    131550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11164443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  41304904826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52600898326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.984619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       119743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       481662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           603119                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         570650                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7919                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.041243                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10457202                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.782659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        71.676575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8684.732736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 22094.241094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.265037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.674263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941603                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         17068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15700                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.520874                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.479126                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    603418                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10457202                       # Number of tag accesses
system.l2.tags.tagsinuse                 30854.433064                       # Cycle average of tags in use
system.l2.tags.total_refs                     1231723                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525998                       # number of writebacks
system.l2.writebacks::total                    525998                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      51991.20                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45434.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    481662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26684.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       657.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    657.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       573.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    573.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.09                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         9.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1868626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1868626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1868626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         130545411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    525114320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             657528357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      573448926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1868626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        130545411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    525114320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1230977283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      573448926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            573448926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       186234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.982259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   289.318305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.682167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21633     11.62%     11.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46990     25.23%     36.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37722     20.26%     57.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35495     19.06%     76.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12919      6.94%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3533      1.90%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          772      0.41%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          832      0.45%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26338     14.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186234                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               38593664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                38599616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33662464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33663808                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7663552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     30826368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38599616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33663808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33663808                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       119743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       481662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35888.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51070.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     44058.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7657600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     30826368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1868625.600540377898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 130444021.647990792990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 525114319.724317073822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61512211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6115383080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  21221403390                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2585571.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33662464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 573426032.012733817101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1360002763980                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        32624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1644348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             493900                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        32624                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          119743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       481662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              603119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525997                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    83.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             38278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33548                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000349588750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        32624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.484030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.199725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.155333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        32619     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  457574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    603119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                603119                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      603119                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 83.25                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   501997                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3015130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   58704093500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             27398298681                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  16091561181                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        32624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.122364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.115070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.504874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30744     94.24%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.16%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1554      4.76%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              264      0.81%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525997                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525997                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                83.80                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  440766                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6094212000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                664105680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15603183990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            583.660562                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    310666754                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1787500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5046825750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5041515128                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12300216992                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  34217383876                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            388707360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                352961565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1935912960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2152681440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4225650000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1463819820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34263272955                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          44305680004                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1372343220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6169766070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                665640780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     15592389900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            583.183709                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    311857003                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1782300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5207333250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4747277682                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12461580612                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  34193759953                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            387203040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                353796465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1822967520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2152924200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4213357200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1496296560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34235279715                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          44148203885                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1373251500                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1776346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1776346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1776346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72263424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72263424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72263424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3338697775                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3164869660                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            603119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  603119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              603119                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       570110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1173227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             598474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525997                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4645                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4645                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        598474                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1843061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1848364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75165760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75381120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58704108500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1358627138                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         922042500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33663872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1187283                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000463                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1186733     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    550      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1187283                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       615099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1231731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            541                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          570650                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            611476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1085768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1427                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           98553                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5157                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       609538                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
