==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'Convolution.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 99.520 ; gain = 49.902
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 99.539 ; gain = 49.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'kernelCol' (Convolution.cpp:22) in function 'convolve(short (*) [50], short (*) [50], char (*) [3])': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'kernelRow' (Convolution.cpp:22) in function 'convolve(short (*) [50], short (*) [50], char (*) [3])': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:02:12 . Memory (MB): peak = 1247.227 ; gain = 1197.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:505) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:02:24 . Memory (MB): peak = 1446.684 ; gain = 1397.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'kernelCol' (Convolution.cpp:22) in function 'convolve' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'kernelRow' (Convolution.cpp:22) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'kernelCol' (Convolution.cpp:22) in function 'convolve': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'kernelCol' (Convolution.cpp:22) in function 'convolve' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'kernelCol' (Convolution.cpp:22) in function 'convolve' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'kernelRow' (Convolution.cpp:22) in function 'convolve' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'convolve' (Convolution.cpp:10) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'convolve' (Convolution.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:02:47 . Memory (MB): peak = 2053.898 ; gain = 2004.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:02:52 . Memory (MB): peak = 2281.625 ; gain = 2232.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve' ...
WARNING: [SYN 201-107] Renaming port name 'convolve/in' to 'convolve/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolve/out' to 'convolve/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_22_2_1', Convolution.cpp:25) (3.36 ns)
	'add' operation ('tmp6', Convolution.cpp:25) (3.02 ns)
	'add' operation ('tmp5', Convolution.cpp:25) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.988 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/krnl' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_r' and 'krnl' to AXI-Lite port conv.
INFO: [SYN 201-210] Renamed object name 'convolve_mul_6ns_7ns_12_2' to 'convolve_mul_6ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_mul_mul_8s_16s_16_1' to 'convolve_mul_mul_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_mac_muladd_8s_16s_16s_16_1' to 'convolve_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_mac_muladEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_mul_6ns_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_mul_mul_cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 1.996 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'convolve_mul_6ns_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:02:56 . Memory (MB): peak = 2281.625 ; gain = 2232.008
INFO: [SYSC 207-301] Generating SystemC RTL for convolve.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve.
INFO: [HLS 200-112] Total elapsed time: 176.93 seconds; peak allocated memory: 1.996 GB.
