20:50:56 INFO  : Registering command handlers for Vitis TCF services
20:50:57 INFO  : XSCT server has started successfully.
20:50:57 INFO  : Successfully done setting XSCT server connection channel  
20:50:57 INFO  : Successfully done query RDI_DATADIR 
20:50:57 INFO  : plnx-install-location is set to ''
20:50:57 INFO  : Successfully done setting workspace for the tool. 
20:53:00 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
20:53:01 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
20:53:01 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
20:55:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_ultra96v2'...
20:55:38 INFO  : Generated template bif file for hello_ultra96v2_system
09:44:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/ultra96v2_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:44:57 INFO  : Registering command handlers for Vitis TCF services
09:44:58 INFO  : XSCT server has started successfully.
09:44:58 INFO  : Successfully done setting XSCT server connection channel  
09:44:59 INFO  : plnx-install-location is set to ''
09:44:59 INFO  : Successfully done setting workspace for the tool. 
09:44:59 INFO  : Successfully done query RDI_DATADIR 
10:21:39 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
10:21:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
10:21:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
11:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:33:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:40:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:43:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:28 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
12:10:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:10:28 INFO  : 'jtag frequency' command is executed.
12:10:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:10:28 INFO  : Context for 'APU' is selected.
12:10:29 INFO  : System reset is completed.
12:10:32 INFO  : 'after 3000' command is executed.
12:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:10:35 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
12:10:35 INFO  : Context for 'APU' is selected.
12:10:36 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
12:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:36 INFO  : Context for 'APU' is selected.
12:10:36 INFO  : Boot mode is read from the target.
12:10:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:10:37 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:10:37 INFO  : 'set bp_10_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:10:38 INFO  : 'con -block -timeout 60' command is executed.
12:10:38 INFO  : 'bpremove $bp_10_37_fsbl_bp' command is executed.
12:10:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:10:39 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_10_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:39 INFO  : 'con' command is executed.
12:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:10:39 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
12:11:36 INFO  : Disconnected from the channel tcfchan#1.
12:27:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:32:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:32:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:32:35 INFO  : (SwPlatform) Successfully done update_mss 
12:32:36 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
12:34:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_ultra96v2'...
12:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:02 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
12:36:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:36:02 INFO  : 'jtag frequency' command is executed.
12:36:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:36:02 INFO  : Context for 'APU' is selected.
12:36:03 INFO  : System reset is completed.
12:36:06 INFO  : 'after 3000' command is executed.
12:36:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:36:09 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
12:36:09 INFO  : Context for 'APU' is selected.
12:36:10 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
12:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:10 INFO  : Context for 'APU' is selected.
12:36:10 INFO  : Boot mode is read from the target.
12:36:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:36:11 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:36:11 INFO  : 'set bp_36_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:36:12 INFO  : 'con -block -timeout 60' command is executed.
12:36:12 INFO  : 'bpremove $bp_36_11_fsbl_bp' command is executed.
12:36:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:36:12 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
12:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_36_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:36:13 INFO  : 'con' command is executed.
12:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:36:13 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
12:55:16 INFO  : Disconnected from the channel tcfchan#4.
12:56:05 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:56:10 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:56:12 INFO  : (SwPlatform) Successfully done update_mss 
12:56:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
12:56:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:56:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:56:36 INFO  : (SwPlatform) Successfully done update_mss 
12:56:37 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:56:59 INFO  : (SwPlatform) Successfully done update_mss 
12:56:59 INFO  : No changes in MSS file content so sources will not be generated.
12:57:13 INFO  : (SwPlatform) Successfully done update_mss 
12:57:13 INFO  : No changes in MSS file content so sources will not be generated.
13:00:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_ultra96v2'...
13:00:52 INFO  : Updating application flags with new BSP settings...
13:00:52 INFO  : Successfully updated application flags for project hello_ultra96v2.
13:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:21 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
13:03:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:03:21 INFO  : 'jtag frequency' command is executed.
13:03:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:03:21 INFO  : Context for 'APU' is selected.
13:03:22 INFO  : System reset is completed.
13:03:25 INFO  : 'after 3000' command is executed.
13:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:03:29 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
13:03:29 INFO  : Context for 'APU' is selected.
13:03:29 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
13:03:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:29 INFO  : Context for 'APU' is selected.
13:03:29 INFO  : Boot mode is read from the target.
13:03:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:03:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:03:30 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:03:30 INFO  : 'set bp_3_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:03:31 INFO  : 'con -block -timeout 60' command is executed.
13:03:31 INFO  : 'bpremove $bp_3_30_fsbl_bp' command is executed.
13:03:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:03:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:03:32 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_3_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:03:32 INFO  : 'con' command is executed.
13:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:03:32 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
13:12:08 INFO  : (SwPlatform) Successfully done update_mss 
13:12:08 INFO  : No changes in MSS file content so sources will not be generated.
13:12:23 INFO  : (SwPlatform) Successfully done update_mss 
13:12:23 INFO  : No changes in MSS file content so sources will not be generated.
13:12:50 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:12:50 INFO  : No changes in MSS file content so sources will not be generated.
13:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:53 INFO  : Disconnected from the channel tcfchan#7.
13:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:53 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
13:15:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:15:53 INFO  : 'jtag frequency' command is executed.
13:15:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:15:53 INFO  : Context for 'APU' is selected.
13:15:54 INFO  : System reset is completed.
13:15:57 INFO  : 'after 3000' command is executed.
13:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:16:00 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
13:16:01 INFO  : Context for 'APU' is selected.
13:16:01 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
13:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:01 INFO  : Context for 'APU' is selected.
13:16:01 INFO  : Boot mode is read from the target.
13:16:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:16:01 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:16:02 INFO  : 'set bp_16_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:16:03 INFO  : 'con -block -timeout 60' command is executed.
13:16:03 INFO  : 'bpremove $bp_16_1_fsbl_bp' command is executed.
13:16:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:16:03 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_16_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:03 INFO  : 'con' command is executed.
13:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:16:03 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
13:17:13 INFO  : Disconnected from the channel tcfchan#8.
13:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:31 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
13:18:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:18:31 INFO  : 'jtag frequency' command is executed.
13:18:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:18:31 INFO  : Context for 'APU' is selected.
13:18:32 INFO  : System reset is completed.
13:18:35 INFO  : 'after 3000' command is executed.
13:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:18:38 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
13:18:38 INFO  : Context for 'APU' is selected.
13:18:38 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
13:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:38 INFO  : Context for 'APU' is selected.
13:18:38 INFO  : Boot mode is read from the target.
13:18:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:39 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:39 INFO  : 'set bp_18_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:18:40 INFO  : 'con -block -timeout 60' command is executed.
13:18:40 INFO  : 'bpremove $bp_18_39_fsbl_bp' command is executed.
13:18:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:41 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_18_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:41 INFO  : 'con' command is executed.
13:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:18:41 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
13:21:15 INFO  : Disconnected from the channel tcfchan#9.
13:50:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/ultra96v2_0/vitis_workspace/temp_xsdb_launch_script.tcl
13:50:50 INFO  : XSCT server has started successfully.
13:50:50 INFO  : plnx-install-location is set to ''
13:50:50 INFO  : Successfully done setting XSCT server connection channel  
13:50:50 INFO  : Successfully done setting workspace for the tool. 
13:50:51 INFO  : Registering command handlers for Vitis TCF services
13:50:52 INFO  : Successfully done query RDI_DATADIR 
13:57:38 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:57:39 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
13:57:39 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:58:08 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:58:08 INFO  : No changes in MSS file content so sources will not be generated.
13:58:12 INFO  : Checking for BSP changes to sync application flags for project 'hello_ultra96v2'...
13:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:55 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
13:58:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:58:55 INFO  : 'jtag frequency' command is executed.
13:58:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:55 INFO  : Context for 'APU' is selected.
13:58:56 INFO  : System reset is completed.
13:58:59 INFO  : 'after 3000' command is executed.
13:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:59:02 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
13:59:02 INFO  : Context for 'APU' is selected.
13:59:03 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
13:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:03 INFO  : Context for 'APU' is selected.
13:59:03 INFO  : Boot mode is read from the target.
13:59:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:04 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:04 INFO  : 'set bp_59_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:59:05 INFO  : 'con -block -timeout 60' command is executed.
13:59:05 INFO  : 'bpremove $bp_59_4_fsbl_bp' command is executed.
13:59:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:06 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_59_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:06 INFO  : 'con' command is executed.
13:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:59:06 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
14:11:32 INFO  : Disconnected from the channel tcfchan#3.
14:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:48 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
14:12:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:12:48 INFO  : 'jtag frequency' command is executed.
14:12:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:48 INFO  : Context for 'APU' is selected.
14:12:49 INFO  : System reset is completed.
14:12:52 INFO  : 'after 3000' command is executed.
14:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:12:55 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
14:12:55 INFO  : Context for 'APU' is selected.
14:12:55 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
14:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:55 INFO  : Context for 'APU' is selected.
14:12:55 INFO  : Boot mode is read from the target.
14:12:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:56 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:56 INFO  : 'set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:12:56 INFO  : 'con -block -timeout 60' command is executed.
14:12:56 INFO  : 'bpremove $bp_12_56_fsbl_bp' command is executed.
14:12:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:57 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_12_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:57 INFO  : 'con' command is executed.
14:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:57 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
14:13:25 INFO  : Disconnected from the channel tcfchan#4.
14:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:25 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
14:13:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:13:25 INFO  : 'jtag frequency' command is executed.
14:13:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:25 INFO  : Context for 'APU' is selected.
14:13:26 INFO  : System reset is completed.
14:13:29 INFO  : 'after 3000' command is executed.
14:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:13:32 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
14:13:33 INFO  : Context for 'APU' is selected.
14:13:33 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
14:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:33 INFO  : Context for 'APU' is selected.
14:13:33 INFO  : Boot mode is read from the target.
14:13:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:33 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:33 INFO  : 'set bp_13_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:35 INFO  : 'con -block -timeout 60' command is executed.
14:13:35 INFO  : 'bpremove $bp_13_33_fsbl_bp' command is executed.
14:13:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:35 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_13_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:35 INFO  : 'con' command is executed.
14:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:35 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
14:17:17 INFO  : Disconnected from the channel tcfchan#5.
14:24:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/ultra96v2_0/vitis_workspace/temp_xsdb_launch_script.tcl
14:24:10 INFO  : Registering command handlers for Vitis TCF services
14:24:10 INFO  : XSCT server has started successfully.
14:24:11 INFO  : plnx-install-location is set to ''
14:24:11 INFO  : Successfully done setting XSCT server connection channel  
14:24:11 INFO  : Successfully done query RDI_DATADIR 
14:24:11 INFO  : Successfully done setting workspace for the tool. 
14:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:42 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf'
14:30:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:30:42 INFO  : 'jtag frequency' command is executed.
14:30:42 INFO  : Sourcing of '/tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:42 INFO  : Context for 'APU' is selected.
14:30:43 INFO  : System reset is completed.
14:30:46 INFO  : 'after 3000' command is executed.
14:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:30:49 INFO  : FPGA configured successfully with bitstream "/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit"
14:30:50 INFO  : Context for 'APU' is selected.
14:30:50 INFO  : Hardware design information is loaded from '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa'.
14:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:50 INFO  : Context for 'APU' is selected.
14:30:50 INFO  : Boot mode is read from the target.
14:30:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:51 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:51 INFO  : 'set bp_30_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:52 INFO  : 'con -block -timeout 60' command is executed.
14:30:52 INFO  : 'bpremove $bp_30_51_fsbl_bp' command is executed.
14:30:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:52 INFO  : The application '/home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/hw/ultra96v2_top.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/boot/fsbl.elf
set bp_30_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:53 INFO  : 'con' command is executed.
14:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:30:53 INFO  : Launch script is exported to file '/home/parallels/ultra96v2_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_hello_ultra96v2_system_standalone.tcl'
14:43:32 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
14:43:33 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
14:43:33 INFO  : Successfully done sdx_reload_mss "/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss"
