// Seed: 350477591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  always @(negedge 1) begin
    id_1 = 1'h0;
  end
  timeprecision 1ps;
endmodule
