<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="C:/SUNNY2/LMAC2-vc709-2015-4/hardware/vivado/runs/LMAC2_vc709_2015_4.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="16b960b346f2433ea7097260ac733572"/>
    <Option Name="Part" Val="xc7vx690tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/LMAC2_vc709_2015_4.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/LMAC2_vc709_2015_4.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xml"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst2.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="elaborate/configure_gt.tcl"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="doc/ten_gig_eth_pcs_pma_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.veo"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.vho"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc"/>
        <CompFileExtendedInfo CompFileName="ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci" FileRelPathName="synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc"/>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/common/synchronizer_simple.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/network_path/network_path_shared.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/pvtmon/kcpsm6.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/pvtmon/power_test_control.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/pvtmon/vc709_power_test.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/pvtmon/power_test_control_program.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/clock_control/clock_control.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/clock_control/clock_control_program.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC2_vc709_2015_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_SYNTH/LMAC_SYNTH.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LPBK_MODULE/LPBK_MODULE.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tcore_fmac_core_LE2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/crc32_d64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/eth_crc32_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tx_encap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gige_crc32x64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/crc32_d16s.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/bsh32_dn_88.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo512x64_2clk.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/bsh8_dn_64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x64_2clk.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/crc32_d8s.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gige_tx_encap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/byte_reordering.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tx_1G_wrap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gige_tx_gmii.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/rx_5G.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tx_mac10g_crc32x64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/g2x_ctrl.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/rx_decap_LE2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tx_10G_wrap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/txfifo_1024x64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gige_s2p.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/fmac_register_if_LE2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/ctrl_2G_5G.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/tx_xgmii_LE2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/br_sfifo4x32.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/crc32_d24s.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/rx_xgmii_LE2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/hdl/LMAC_RTL/LMAC_CORE_TOP/gigerx_bcnt_fifo256x16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="LMAC2_vc709_2015_4"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../sources/constraints/v7_LMAC2_xgemac_xphy.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/constraints/v7_LMAC2_base.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../sources/constraints/v7_LMAC2_bit_rev1_0.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../sources/testbench/board.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="board"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../sources/testbench"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../sources/testbench/dsport"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../sources/testbench/include"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../sources/hdl/gen_chk"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../vivado"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.xsim.more_options" Val="-testplusarg TESTNAME=basic_test"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
        <Define Name="USE_PIPE_SIM" Val="1"/>
        <Define Name="SIMULATION" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="NW_PATH_ENABLE" Val="1"/>
        <Define Name="x4Gb" Val="1"/>
        <Define Name="sg107E" Val="1"/>
        <Define Name="x8" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="br_sfifo_ip_4x32" Type="BlockSrcs" RelSrcDir="$PSRCDIR/br_sfifo_ip_4x32">
      <File Path="$PSRCDIR/sources_1/ip/br_sfifo_ip_4x32/br_sfifo_ip_4x32.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="br_sfifo_ip_4x32"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="pktctrl_fifo_ip" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pktctrl_fifo_ip">
      <File Path="$PSRCDIR/sources_1/ip/pktctrl_fifo_ip/pktctrl_fifo_ip.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pktctrl_fifo_ip"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rxfifo_ip_4Kx64" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rxfifo_ip_4Kx64">
      <File Path="$PSRCDIR/sources_1/ip/rxfifo_ip_4Kx64/rxfifo_ip_4Kx64.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="rxfifo_ip_4Kx64"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ipcs_fifo_ip" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ipcs_fifo_ip">
      <File Path="$PSRCDIR/sources_1/ip/ipcs_fifo_ip/ipcs_fifo_ip.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ipcs_fifo_ip"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="gigerx_bcnt_fifo_ip_256x16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/gigerx_bcnt_fifo_ip_256x16">
      <File Path="$PSRCDIR/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/gigerx_bcnt_fifo_ip_256x16.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="gigerx_bcnt_fifo_ip_256x16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="gigerx_fifo_ip_256x8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/gigerx_fifo_ip_256x8">
      <File Path="$PSRCDIR/sources_1/ip/gigerx_fifo_ip_256x8/gigerx_fifo_ip_256x8.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="gigerx_fifo_ip_256x8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="gigerx_fifo_ip_256x64" Type="BlockSrcs" RelSrcDir="$PSRCDIR/gigerx_fifo_ip_256x64">
      <File Path="$PSRCDIR/sources_1/ip/gigerx_fifo_ip_256x64/gigerx_fifo_ip_256x64.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="gigerx_fifo_ip_256x64"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="txfifo_ip_1024x64" Type="BlockSrcs" RelSrcDir="$PSRCDIR/txfifo_ip_1024x64">
      <File Path="$PSRCDIR/sources_1/ip/txfifo_ip_1024x64/txfifo_ip_1024x64.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="txfifo_ip_1024x64"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="USE_DDR3_FIFO" Val="1"/>
        <Define Name="USE_XPHY" Val="1"/>
        <Define Name="USE_PVTMON" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx690tffg1761-2" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ShregMinSize">5</Option>
        </Step>
      </Strategy>
    </Run>
    <Run Id="br_sfifo_ip_4x32_synth_1" Type="Ft3:Synth" SrcSet="br_sfifo_ip_4x32" Part="xc7vx690tffg1761-2" ConstrsSet="br_sfifo_ip_4x32" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="pktctrl_fifo_ip_synth_1" Type="Ft3:Synth" SrcSet="pktctrl_fifo_ip" Part="xc7vx690tffg1761-2" ConstrsSet="pktctrl_fifo_ip" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="rxfifo_ip_4Kx64_synth_1" Type="Ft3:Synth" SrcSet="rxfifo_ip_4Kx64" Part="xc7vx690tffg1761-2" ConstrsSet="rxfifo_ip_4Kx64" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="ipcs_fifo_ip_synth_1" Type="Ft3:Synth" SrcSet="ipcs_fifo_ip" Part="xc7vx690tffg1761-2" ConstrsSet="ipcs_fifo_ip" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_bcnt_fifo_ip_256x16_synth_1" Type="Ft3:Synth" SrcSet="gigerx_bcnt_fifo_ip_256x16" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_bcnt_fifo_ip_256x16" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_fifo_ip_256x8_synth_1" Type="Ft3:Synth" SrcSet="gigerx_fifo_ip_256x8" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_fifo_ip_256x8" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_fifo_ip_256x64_synth_1" Type="Ft3:Synth" SrcSet="gigerx_fifo_ip_256x64" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_fifo_ip_256x64" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="txfifo_ip_1024x64_synth_1" Type="Ft3:Synth" SrcSet="txfifo_ip_1024x64" Part="xc7vx690tffg1761-2" ConstrsSet="txfifo_ip_1024x64" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="br_sfifo_ip_4x32_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="br_sfifo_ip_4x32" Description="Vivado Implementation Defaults" SynthRun="br_sfifo_ip_4x32_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="pktctrl_fifo_ip_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="pktctrl_fifo_ip" Description="Vivado Implementation Defaults" SynthRun="pktctrl_fifo_ip_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="rxfifo_ip_4Kx64_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="rxfifo_ip_4Kx64" Description="Vivado Implementation Defaults" SynthRun="rxfifo_ip_4Kx64_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ipcs_fifo_ip_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="ipcs_fifo_ip" Description="Vivado Implementation Defaults" SynthRun="ipcs_fifo_ip_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_bcnt_fifo_ip_256x16_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_bcnt_fifo_ip_256x16" Description="Vivado Implementation Defaults" SynthRun="gigerx_bcnt_fifo_ip_256x16_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_fifo_ip_256x8_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_fifo_ip_256x8" Description="Vivado Implementation Defaults" SynthRun="gigerx_fifo_ip_256x8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="gigerx_fifo_ip_256x64_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="gigerx_fifo_ip_256x64" Description="Vivado Implementation Defaults" SynthRun="gigerx_fifo_ip_256x64_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="txfifo_ip_1024x64_impl_1" Type="Ft2:EntireDesign" Part="xc7vx690tffg1761-2" ConstrsSet="txfifo_ip_1024x64" Description="Vivado Implementation Defaults" SynthRun="txfifo_ip_1024x64_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
