# RCC APB ENR address offsets and reset values

**Source**: Page 72, Chunk 308  
**Category**: RCC APB ENR address offsets and reset values  
**Chunk Index**: 308

---

Table 72. RCC_APB1ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 465
Table 73. RCC_APB2ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
Table 74. RCC_APB4ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 470

---

**AI Reasoning**: The content pertains to specific register address offsets and reset values within the RCC (Reset and Clock Control) section, which is a technical specification detail. Grouping it under 'specifications' makes it easy to locate for users looking for detailed register information. The filename captures the essence of the tables listed, focusing on the RCC APB ENR registers.
