module mux2 (
    input logic [15:0] z,
    input logic [15:0] LogicOut,
    input logic Sel2,
    output logic [15:0] ALU_OUT
);

    always_comb begin
        if (Sel2 == 1'b0) begin
            ALU_OUT = z; // Output is W0
        end else begin
            ALU_OUT = LogicOut; // Output is W1
        end
    end

endmodule
