<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: -6 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>
time_elapsed: 0.004s
ram usage: 9676 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: spu_mast.v --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
WARNING (2)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::103 Could not resolve initial assignment to a constant value, skipping

wire spu_mast_done_wen = (spu_mast_st_done | local_kill_abort) &amp; mactl_stop;
WARNING (3)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::104 Could not resolve initial assignment to a constant value, skipping

wire spu_mast_done_rst = reset | spu_mactl_iss_pulse_dly;
WARNING (4)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::147 Could not resolve initial assignment to a constant value, skipping

wire  state_reset = reset | local_kill_abort;
WARNING (5)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::171 Could not resolve initial assignment to a constant value, skipping

wire start_stop = spu_mactl_iss_pulse_dly &amp; mactl_stop;
WARNING (6)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::193 Could not resolve initial assignment to a constant value, skipping

wire tr2rdmem_frm_idle = cur_idle_state &amp; start_stop;
WARNING (7)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::306 Could not resolve initial assignment to a constant value, skipping

wire rd_cntr_en = cur_rdmem_state;
WARNING (8)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::308 Could not resolve initial assignment to a constant value, skipping

wire rd_cntr_rst = state_reset | streq_ack_dly | start_stop;
==========================
Detected Top Level Module: 	spu_mast
==========================
ERROR (9)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>::96 Can&#39;t find module name dff_s
        .clk (rclk), .se(se), .si(), .so());
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1584682126323/work/ODIN_II/SRC/ast_elaborate.cpp]build_hierarchy::935 

</pre>
</body>