INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_4/Lab_4.srcs/sources_1/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_4/Lab_4.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_4/Lab_4.srcs/sim_1/new/control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller
