Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 17 08:28:47 2022
| Host         : CSE-P07-216886 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     435         
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (440)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (890)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (440)
--------------------------
 There are 330 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: en (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: alarmie/clocki/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c/cloc/clk_out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk__0/clocki/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clo/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cloc/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: downie/cloc/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: l/cloc/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: r/cloc/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: upie/cloc/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (890)
--------------------------------------------------
 There are 890 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  908          inf        0.000                      0                  908           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           908 Endpoints
Min Delay           908 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 1.456ns (14.632%)  route 8.496ns (85.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.496     9.952    r/cloc/rst_IBUF
    SLICE_X44Y21         FDCE                                         f  r/cloc/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 1.456ns (14.632%)  route 8.496ns (85.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.496     9.952    r/cloc/rst_IBUF
    SLICE_X44Y21         FDCE                                         f  r/cloc/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 1.456ns (14.632%)  route 8.496ns (85.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.496     9.952    r/cloc/rst_IBUF
    SLICE_X44Y21         FDCE                                         f  r/cloc/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 1.456ns (14.645%)  route 8.487ns (85.355%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.487     9.943    r/cloc/rst_IBUF
    SLICE_X44Y20         FDCE                                         f  r/cloc/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 1.456ns (14.645%)  route 8.487ns (85.355%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.487     9.943    r/cloc/rst_IBUF
    SLICE_X44Y20         FDCE                                         f  r/cloc/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 1.456ns (14.645%)  route 8.487ns (85.355%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.487     9.943    r/cloc/rst_IBUF
    SLICE_X44Y20         FDCE                                         f  r/cloc/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/clk_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 1.456ns (14.669%)  route 8.471ns (85.331%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.471     9.927    r/cloc/rst_IBUF
    SLICE_X43Y20         FDCE                                         f  r/cloc/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 1.456ns (14.669%)  route 8.471ns (85.331%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.471     9.927    r/cloc/rst_IBUF
    SLICE_X43Y20         FDCE                                         f  r/cloc/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 1.456ns (14.856%)  route 8.346ns (85.144%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.346     9.802    r/cloc/rst_IBUF
    SLICE_X44Y22         FDCE                                         f  r/cloc/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r/cloc/count_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 1.456ns (14.856%)  route 8.346ns (85.144%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=392, routed)         8.346     9.802    r/cloc/rst_IBUF
    SLICE_X44Y22         FDCE                                         f  r/cloc/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r/deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE                         0.000     0.000 r  r/deb/q2_reg/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  r/deb/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    r/deb/q2
    SLICE_X48Y20         FDCE                                         r  r/deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/synch/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c/synch/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDCE                         0.000     0.000 r  c/synch/q1_reg/C
    SLICE_X52Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c/synch/q1_reg/Q
                         net (fo=1, routed)           0.110     0.274    c/synch/q1
    SLICE_X52Y19         FDCE                                         r  c/synch/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downie/synch/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            downie/synch/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE                         0.000     0.000 r  downie/synch/q1_reg/C
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  downie/synch/q1_reg/Q
                         net (fo=1, routed)           0.110     0.274    downie/synch/q1_reg_n_0
    SLICE_X52Y22         FDCE                                         r  downie/synch/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            c/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDCE                         0.000     0.000 r  c/deb/q1_reg/C
    SLICE_X52Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  c/deb/q1_reg/Q
                         net (fo=2, routed)           0.134     0.282    c/deb/q1
    SLICE_X52Y19         FDCE                                         r  c/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downie/deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            downie/deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE                         0.000     0.000 r  downie/deb/q2_reg/C
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  downie/deb/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    downie/deb/q2
    SLICE_X52Y22         FDCE                                         r  downie/deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            l/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE                         0.000     0.000 r  l/deb/q1_reg/C
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  l/deb/q1_reg/Q
                         net (fo=2, routed)           0.134     0.282    l/deb/q1
    SLICE_X50Y19         FDCE                                         r  l/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upie/deb/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            upie/deb/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE                         0.000     0.000 r  upie/deb/q2_reg/C
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  upie/deb/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    upie/deb/q2
    SLICE_X52Y21         FDCE                                         r  upie/deb/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/synch/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r/synch/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDCE                         0.000     0.000 r  r/synch/q1_reg/C
    SLICE_X48Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r/synch/q1_reg/Q
                         net (fo=1, routed)           0.148     0.289    r/synch/q1_reg_n_0
    SLICE_X48Y20         FDCE                                         r  r/synch/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            r/synch/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  r/deb/q1_reg/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r/deb/q1_reg/Q
                         net (fo=2, routed)           0.109     0.250    r/deb/q1
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  r/deb//i_/O
                         net (fo=1, routed)           0.000     0.295    r/synch/out1
    SLICE_X48Y20         FDCE                                         r  r/synch/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downie/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            downie/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE                         0.000     0.000 r  downie/deb/q1_reg/C
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  downie/deb/q1_reg/Q
                         net (fo=2, routed)           0.171     0.312    downie/deb/q1
    SLICE_X52Y22         FDCE                                         r  downie/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------





