Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 24 10:41:41 2026
| Host         : DESKTOP-0UNMQ8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_debug_system_timing_summary_routed.rpt -pb top_debug_system_timing_summary_routed.pb -rpx top_debug_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_debug_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  64          
TIMING-18  Warning   Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.368        0.000                      0                 7483        0.011        0.000                      0                 7483        3.750        0.000                       0                  2199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.368        0.000                      0                 7483        0.011        0.000                      0                 7483        3.750        0.000                       0                  2199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 2.263ns (25.074%)  route 6.762ns (74.926%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.368    14.096    u_cpu/u_idex/SR[0]
    SLICE_X50Y75         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.425    14.766    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[12]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X50Y75         FDRE (Setup_fdre_C_R)       -0.524    14.465    u_cpu/u_idex/rs1_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 2.263ns (25.427%)  route 6.637ns (74.573%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.243    13.971    u_cpu/u_idex/SR[0]
    SLICE_X46Y77         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.424    14.765    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X46Y77         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[16]/C
                         clock pessimism              0.272    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y77         FDRE (Setup_fdre_C_R)       -0.524    14.478    u_cpu/u_idex/rs1_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/imm_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.263ns (25.173%)  route 6.727ns (74.827%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.333    14.061    u_cpu/u_idex/SR[0]
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.436    14.777    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[20]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y86         FDRE (Setup_fdre_C_R)       -0.429    14.571    u_cpu/u_idex/imm_out_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/imm_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.263ns (25.173%)  route 6.727ns (74.827%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.333    14.061    u_cpu/u_idex/SR[0]
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.436    14.777    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[22]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y86         FDRE (Setup_fdre_C_R)       -0.429    14.571    u_cpu/u_idex/imm_out_reg[22]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/imm_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.263ns (25.173%)  route 6.727ns (74.827%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.333    14.061    u_cpu/u_idex/SR[0]
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.436    14.777    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_cpu/u_idex/imm_out_reg[23]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y86         FDRE (Setup_fdre_C_R)       -0.429    14.571    u_cpu/u_idex/imm_out_reg[23]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.263ns (25.250%)  route 6.699ns (74.750%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.305    14.033    u_cpu/u_idex/SR[0]
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.418    14.759    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X39Y74         FDRE (Setup_fdre_C_R)       -0.429    14.553    u_cpu/u_idex/rs1_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.263ns (25.250%)  route 6.699ns (74.750%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.305    14.033    u_cpu/u_idex/SR[0]
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.418    14.759    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[4]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X39Y74         FDRE (Setup_fdre_C_R)       -0.429    14.553    u_cpu/u_idex/rs1_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 2.263ns (25.250%)  route 6.699ns (74.750%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.305    14.033    u_cpu/u_idex/SR[0]
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.418    14.759    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[9]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X39Y74         FDRE (Setup_fdre_C_R)       -0.429    14.553    u_cpu/u_idex/rs2_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 2.263ns (25.238%)  route 6.704ns (74.762%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.310    14.038    u_cpu/u_idex/SR[0]
    SLICE_X48Y72         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.427    14.768    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[1]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.562    u_cpu/u_idex/rs1_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_cpu/u_idex/rs1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 2.263ns (25.238%)  route 6.704ns (74.762%))
  Logic Levels:           9  (CARRY4=3 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.550     5.071    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  u_cpu/u_idex/rs1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  u_cpu/u_idex/rs1_out_reg[4]/Q
                         net (fo=3, routed)           1.181     6.708    u_cpu/u_idex/dbg_pipe_flat[304]
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.832 f  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.819     7.652    u_cpu/u_memwb/i__carry_i_4_1
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.776 f  u_cpu/u_memwb/i__carry_i_10/O
                         net (fo=32, routed)          1.063     8.838    u_cpu/u_memwb/i__carry_i_10_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.962 r  u_cpu/u_memwb/i__carry_i_3/O
                         net (fo=24, routed)          1.178    10.140    u_cpu/u_memwb/rs1_fwd[1]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.264 r  u_cpu/u_memwb/branch_taken_out_i_15/O
                         net (fo=1, routed)           0.000    10.264    u_cpu/u_memwb/branch_taken_out_i_15_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.796 r  u_cpu/u_memwb/branch_taken_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.796    u_cpu/u_memwb/branch_taken_out_reg_i_7_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.910 r  u_cpu/u_memwb/branch_taken_out_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.910    u_cpu/u_memwb/branch_taken_out_reg_i_3_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.138 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.469    11.608    u_cpu/u_idex/CO[0]
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.313    11.921 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          0.683    12.604    u_dbg/pcsrc_ex
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.310    14.038    u_cpu/u_idex/SR[0]
    SLICE_X48Y72         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.427    14.768    u_cpu/u_idex/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[13]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X48Y72         FDRE (Setup_fdre_C_R)       -0.429    14.562    u_cpu/u_idex/rs2_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_dbg/tx_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/b_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.742%)  route 0.181ns (49.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.556     1.439    u_dbg/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  u_dbg/tx_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  u_dbg/tx_din_reg[5]/Q
                         net (fo=1, routed)           0.181     1.761    u_uart_tx/b_reg_reg[6]_0[5]
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  u_uart_tx/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    u_uart_tx/b_reg[5]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  u_uart_tx/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.824     1.952    u_uart_tx/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  u_uart_tx/b_reg_reg[5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092     1.795    u_uart_tx/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_cpu/u_exmem/pc_plus4_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_memwb/pc_plus4_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.218%)  route 0.190ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.557     1.440    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  u_cpu/u_exmem/pc_plus4_out_reg[18]/Q
                         net (fo=2, routed)           0.190     1.758    u_cpu/u_memwb/wb_sel_pc4_out_reg_1[154]
    SLICE_X32Y84         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.823     1.951    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[18]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.013     1.715    u_cpu/u_memwb/pc_plus4_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.582     1.465    u_dbg/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.120     1.726    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/ADDRD4
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.850     1.977    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/WCLK
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y78         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.678    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.582     1.465    u_dbg/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.120     1.726    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/ADDRD4
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.850     1.977    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/WCLK
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y78         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.678    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.582     1.465    u_dbg/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.120     1.726    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/ADDRD4
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.850     1.977    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/WCLK
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y78         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.678    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.582     1.465    u_dbg/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  u_dbg/imem_dbg_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_dbg/imem_dbg_addr_reg[6]/Q
                         net (fo=220, routed)         0.120     1.726    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/ADDRD4
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.850     1.977    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/WCLK
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y78         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.678    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_cpu/u_exmem/pc_plus4_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_memwb/pc_plus4_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.824%)  route 0.242ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.553     1.436    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u_cpu/u_exmem/pc_plus4_out_reg[13]/Q
                         net (fo=2, routed)           0.242     1.819    u_cpu/u_memwb/wb_sel_pc4_out_reg_1[149]
    SLICE_X35Y81         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[13]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.066     1.764    u_cpu/u_memwb/pc_plus4_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_cpu/u_exmem/pc_plus4_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_memwb/pc_plus4_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.417%)  route 0.246ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.554     1.437    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X45Y80         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u_cpu/u_exmem/pc_plus4_out_reg[8]/Q
                         net (fo=2, routed)           0.246     1.824    u_cpu/u_memwb/wb_sel_pc4_out_reg_1[144]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.818     1.946    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[8]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.072     1.769    u_cpu/u_memwb/pc_plus4_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_cpu/u_exmem/pc_plus4_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_memwb/pc_plus4_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.332%)  route 0.247ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.554     1.437    u_cpu/u_exmem/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u_cpu/u_exmem/pc_plus4_out_reg[11]/Q
                         net (fo=2, routed)           0.247     1.825    u_cpu/u_memwb/wb_sel_pc4_out_reg_1[147]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.818     1.946    u_cpu/u_memwb/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_memwb/pc_plus4_out_reg[11]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.070     1.767    u_cpu/u_memwb/pc_plus4_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.226%)  route 0.171ns (54.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.582     1.465    u_dbg/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.171     1.777    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/ADDRD3
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.850     1.977    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/WCLK
    SLICE_X60Y78         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X60Y78         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.718    u_cpu/u_if/u_imem/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y97   u_baud_tick/r_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y97   u_baud_tick/r_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y97   u_baud_tick/r_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y97   u_baud_tick/r_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y97   u_baud_tick/r_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y97   u_baud_tick/r_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y80   u_cpu/dbg_step_q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y79   u_cpu/halt_seen_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y86   u_cpu/u_exmem/alu_result_out_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83   u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83   u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83   u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83   u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 3.974ns (54.640%)  route 3.299ns (45.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.553     5.074    u_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y91         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           3.299     8.829    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.347 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.347    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.147ns (57.993%)  route 3.004ns (42.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.627     5.148    u_baud_tick/clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  u_baud_tick/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_baud_tick/r_reg_reg[0]/Q
                         net (fo=7, routed)           0.716     6.381    u_baud_tick/r_reg_reg_n_0_[0]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.505 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=13, routed)          2.288     8.794    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.299 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.299    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.392ns (64.609%)  route 0.763ns (35.392%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.594     1.477    u_baud_tick/clk_IBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  u_baud_tick/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  u_baud_tick/r_reg_reg[1]/Q
                         net (fo=6, routed)           0.146     1.764    u_baud_tick/r_reg_reg_n_0_[1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=13, routed)          0.616     2.426    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.632 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.360ns (56.359%)  route 1.053ns (43.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.560     1.443    u_uart_tx/clk_IBUF_BUFG
    SLICE_X40Y91         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           1.053     2.637    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.856 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.856    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1862 Endpoints
Min Delay          1862 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[13][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.204ns  (logic 1.441ns (8.378%)  route 15.763ns (91.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.763    17.204    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X39Y101        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.609     4.950    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X39Y101        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[18][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.204ns  (logic 1.441ns (8.378%)  route 15.763ns (91.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.763    17.204    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X38Y101        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[18][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.609     4.950    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[18][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.441ns (8.409%)  route 15.699ns (91.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.699    17.141    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.441ns (8.409%)  route 15.699ns (91.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.699    17.141    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.441ns (8.409%)  route 15.699ns (91.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.699    17.141    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.441ns (8.409%)  route 15.699ns (91.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.699    17.141    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.441ns (8.409%)  route 15.699ns (91.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.699    17.141    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X44Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[17][24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.441ns (8.411%)  route 15.695ns (91.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.695    17.136    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X45Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[17][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.438     4.779    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[17][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[24][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.133ns  (logic 1.441ns (8.412%)  route 15.692ns (91.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.692    17.133    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X36Y100        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[24][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.609     4.950    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[24][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[25][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.129ns  (logic 1.441ns (8.415%)  route 15.687ns (91.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=1425, routed)       15.687    17.129    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X37Y100        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        1.609     4.950    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[25][31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.210ns (12.317%)  route 1.492ns (87.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.492     1.701    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X33Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.820     1.948    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[5][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.210ns (12.286%)  route 1.496ns (87.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.496     1.705    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X32Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.820     1.948    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[7][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.164%)  route 1.513ns (87.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.513     1.722    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X31Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[18][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.210ns (11.826%)  route 1.562ns (88.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.562     1.772    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X33Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[18][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[18][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[16][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.210ns (11.797%)  route 1.567ns (88.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.567     1.776    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X32Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[16][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[11][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.765%)  route 1.571ns (88.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.571     1.781    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X34Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[15][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.765%)  route 1.571ns (88.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.571     1.781    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X35Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[15][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.819     1.947    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[15][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[1][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.210ns (11.685%)  route 1.584ns (88.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.584     1.793    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X31Y70         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.818     1.946    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[8][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.210ns (11.685%)  route 1.584ns (88.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.584     1.793    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X30Y70         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[8][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.818     1.946    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[8][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_id/u_rf/regs_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.210ns (11.539%)  route 1.606ns (88.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1425, routed)        1.606     1.816    u_cpu/u_id/u_rf/reset_IBUF
    SLICE_X35Y67         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2198, routed)        0.820     1.948    u_cpu/u_id/u_rf/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[3][3]/C





