// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "rms_norm_16_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic rms_norm_16_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic rms_norm_16_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state1 = "1";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state6 = "100";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state7 = "1000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state8 = "10000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state9 = "100000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state10 = "1000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state11 = "10000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state12 = "100000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state13 = "1000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state14 = "10000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state15 = "100000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state16 = "1000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state17 = "10000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state18 = "100000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state19 = "1000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state20 = "10000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state21 = "100000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state22 = "1000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state23 = "10000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state24 = "100000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state25 = "1000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state26 = "10000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state27 = "100000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state28 = "1000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state29 = "10000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state30 = "100000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state31 = "1000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state32 = "10000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state33 = "100000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state34 = "1000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state35 = "10000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state36 = "100000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state37 = "1000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state38 = "10000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state39 = "100000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state40 = "1000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state41 = "10000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state42 = "100000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state43 = "1000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state44 = "10000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state45 = "100000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state46 = "1000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state47 = "10000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state48 = "100000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state49 = "1000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state50 = "10000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state51 = "100000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state52 = "1000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state53 = "10000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state54 = "100000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state55 = "1000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state56 = "10000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state57 = "100000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state58 = "1000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state59 = "10000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state60 = "100000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state61 = "1000000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state62 = "10000000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_pp1_stage0 = "100000000000000000000000000000000000000000000000000000000000";
const sc_lv<61> rms_norm_16_s::ap_ST_fsm_state72 = "1000000000000000000000000000000000000000000000000000000000000";
const bool rms_norm_16_s::ap_const_boolean_1 = true;
const sc_lv<32> rms_norm_16_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_1 = "1";
const bool rms_norm_16_s::ap_const_boolean_0 = false;
const sc_lv<1> rms_norm_16_s::ap_const_lv1_0 = "0";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_2 = "10";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_15 = "10101";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_16 = "10110";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_3A = "111010";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_3B = "111011";
const sc_lv<1> rms_norm_16_s::ap_const_lv1_1 = "1";
const sc_lv<40> rms_norm_16_s::ap_const_lv40_0 = "0000000000000000000000000000000000000000";
const sc_lv<5> rms_norm_16_s::ap_const_lv5_0 = "00000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_3 = "11";
const sc_lv<5> rms_norm_16_s::ap_const_lv5_10 = "10000";
const sc_lv<5> rms_norm_16_s::ap_const_lv5_1 = "1";
const sc_lv<16> rms_norm_16_s::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_10 = "10000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_37 = "110111";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_27 = "100111";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_4 = "100";
const sc_lv<37> rms_norm_16_s::ap_const_lv37_0 = "0000000000000000000000000000000000000";
const sc_lv<33> rms_norm_16_s::ap_const_lv33_100000000 = "100000000000000000000000000000000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_20 = "100000";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_47 = "1000111";
const sc_lv<32> rms_norm_16_s::ap_const_lv32_3C = "111100";

rms_norm_16_s::rms_norm_16_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_sqrt_fixed_42_26_s_fu_139 = new sqrt_fixed_42_26_s("grp_sqrt_fixed_42_26_s_fu_139");
    grp_sqrt_fixed_42_26_s_fu_139->ap_clk(ap_clk);
    grp_sqrt_fixed_42_26_s_fu_139->ap_rst(ap_rst);
    grp_sqrt_fixed_42_26_s_fu_139->x_V(select_ln1148_reg_336);
    grp_sqrt_fixed_42_26_s_fu_139->ap_return(grp_sqrt_fixed_42_26_s_fu_139_ap_return);
    dut_udiv_33s_29nsbkb_U2 = new dut_udiv_33s_29nsbkb<1,37,33,29,33>("dut_udiv_33s_29nsbkb_U2");
    dut_udiv_33s_29nsbkb_U2->clk(ap_clk);
    dut_udiv_33s_29nsbkb_U2->reset(ap_rst);
    dut_udiv_33s_29nsbkb_U2->start(grp_fu_257_ap_start);
    dut_udiv_33s_29nsbkb_U2->done(grp_fu_257_ap_done);
    dut_udiv_33s_29nsbkb_U2->din0(ap_var_for_const0);
    dut_udiv_33s_29nsbkb_U2->din1(grp_fu_257_p1);
    dut_udiv_33s_29nsbkb_U2->ce(ap_var_for_const1);
    dut_udiv_33s_29nsbkb_U2->dout(grp_fu_257_p2);
    dut_mul_72s_40s_7cud_U3 = new dut_mul_72s_40s_7cud<1,5,72,40,72>("dut_mul_72s_40s_7cud_U3");
    dut_mul_72s_40s_7cud_U3->clk(ap_clk);
    dut_mul_72s_40s_7cud_U3->reset(ap_rst);
    dut_mul_72s_40s_7cud_U3->din0(mul_ln1118_reg_381);
    dut_mul_72s_40s_7cud_U3->din1(reg_144);
    dut_mul_72s_40s_7cud_U3->ce(ap_var_for_const1);
    dut_mul_72s_40s_7cud_U3->dout(grp_fu_297_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state26);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state62);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state72);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state63_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state64_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state65_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state66_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state67_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state68_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state69_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state70_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state71_pp1_stage0_iter8);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln88_fu_148_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state63);
    sensitive << ( icmp_ln93_fu_267_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state72 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state72 );

    SC_METHOD(thread_grp_fu_257_ap_start);
    sensitive << ( ap_CS_fsm_state26 );

    SC_METHOD(thread_grp_fu_257_p1);
    sensitive << ( ap_CS_fsm_state26 );
    sensitive << ( grp_fu_257_p10 );

    SC_METHOD(thread_grp_fu_257_p10);
    sensitive << ( agg_result_V_i_reg_341 );

    SC_METHOD(thread_i_1_fu_273_p2);
    sensitive << ( i1_0_reg_128 );

    SC_METHOD(thread_i_fu_154_p2);
    sensitive << ( i_0_reg_117 );

    SC_METHOD(thread_icmp_ln88_fu_148_p2);
    sensitive << ( i_0_reg_117 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln93_fu_267_p2);
    sensitive << ( i1_0_reg_128 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_input_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( input_0_V_addr_1_reg_370 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( zext_ln89_fu_160_p1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_input_0_V_address1);
    sensitive << ( input_0_V_addr_1_reg_370_pp1_iter7_reg );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_input_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_input_0_V_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter8 );

    SC_METHOD(thread_input_0_V_d1);
    sensitive << ( trunc_ln5_reg_391 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_input_0_V_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln93_reg_356_pp1_iter7_reg );
    sensitive << ( ap_enable_reg_pp1_iter8 );

    SC_METHOD(thread_lhs_V_fu_175_p3);
    sensitive << ( p_Val2_s_reg_105 );

    SC_METHOD(thread_mul_ln1118_fu_288_p0);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( weight_V_load_reg_376 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln1118_fu_288_p1);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( zext_ln1118_reg_351 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln1118_fu_288_p2);
    sensitive << ( mul_ln1118_fu_288_p0 );
    sensitive << ( mul_ln1118_fu_288_p1 );

    SC_METHOD(thread_mul_ln1192_fu_169_p0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_165_p1 );

    SC_METHOD(thread_mul_ln1192_fu_169_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_165_p1 );

    SC_METHOD(thread_mul_ln1192_fu_169_p2);
    sensitive << ( mul_ln1192_fu_169_p0 );
    sensitive << ( mul_ln1192_fu_169_p1 );

    SC_METHOD(thread_ret_V_fu_183_p2);
    sensitive << ( mul_ln1192_reg_326 );
    sensitive << ( lhs_V_fu_175_p3 );

    SC_METHOD(thread_select_ln1148_fu_246_p3);
    sensitive << ( tmp_71_fu_198_p3 );
    sensitive << ( sub_ln1148_1_fu_226_p2 );
    sensitive << ( zext_ln1148_1_fu_242_p1 );

    SC_METHOD(thread_sext_ln1118_1_fu_165_p1);
    sensitive << ( reg_144 );

    SC_METHOD(thread_sub_ln1148_1_fu_226_p2);
    sensitive << ( zext_ln1148_fu_222_p1 );

    SC_METHOD(thread_sub_ln1148_fu_206_p2);
    sensitive << ( p_Val2_s_reg_105 );

    SC_METHOD(thread_tmp_53_fu_212_p4);
    sensitive << ( sub_ln1148_fu_206_p2 );

    SC_METHOD(thread_tmp_54_fu_232_p4);
    sensitive << ( p_Val2_s_reg_105 );

    SC_METHOD(thread_tmp_71_fu_198_p3);
    sensitive << ( p_Val2_s_reg_105 );

    SC_METHOD(thread_weight_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln94_fu_279_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_weight_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_zext_ln1118_fu_263_p1);
    sensitive << ( grp_fu_257_p2 );

    SC_METHOD(thread_zext_ln1148_1_fu_242_p1);
    sensitive << ( tmp_54_fu_232_p4 );

    SC_METHOD(thread_zext_ln1148_fu_222_p1);
    sensitive << ( tmp_53_fu_212_p4 );

    SC_METHOD(thread_zext_ln89_fu_160_p1);
    sensitive << ( i_0_reg_117 );

    SC_METHOD(thread_zext_ln94_fu_279_p1);
    sensitive << ( i1_0_reg_128 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln88_fu_148_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln93_fu_267_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000000000000000000000000000000000000000000000000000000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "rms_norm_16_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_0_V_address0, "(port)input_0_V_address0");
    sc_trace(mVcdFile, input_0_V_ce0, "(port)input_0_V_ce0");
    sc_trace(mVcdFile, input_0_V_q0, "(port)input_0_V_q0");
    sc_trace(mVcdFile, input_0_V_address1, "(port)input_0_V_address1");
    sc_trace(mVcdFile, input_0_V_ce1, "(port)input_0_V_ce1");
    sc_trace(mVcdFile, input_0_V_we1, "(port)input_0_V_we1");
    sc_trace(mVcdFile, input_0_V_d1, "(port)input_0_V_d1");
    sc_trace(mVcdFile, weight_V_address0, "(port)weight_V_address0");
    sc_trace(mVcdFile, weight_V_ce0, "(port)weight_V_ce0");
    sc_trace(mVcdFile, weight_V_q0, "(port)weight_V_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_Val2_s_reg_105, "p_Val2_s_reg_105");
    sc_trace(mVcdFile, i_0_reg_117, "i_0_reg_117");
    sc_trace(mVcdFile, i1_0_reg_128, "i1_0_reg_128");
    sc_trace(mVcdFile, reg_144, "reg_144");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln88_reg_312, "icmp_ln88_reg_312");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_block_state63_pp1_stage0_iter0, "ap_block_state63_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state64_pp1_stage0_iter1, "ap_block_state64_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state65_pp1_stage0_iter2, "ap_block_state65_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state66_pp1_stage0_iter3, "ap_block_state66_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state67_pp1_stage0_iter4, "ap_block_state67_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state68_pp1_stage0_iter5, "ap_block_state68_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state69_pp1_stage0_iter6, "ap_block_state69_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state70_pp1_stage0_iter7, "ap_block_state70_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state71_pp1_stage0_iter8, "ap_block_state71_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln93_reg_356, "icmp_ln93_reg_356");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter1_reg, "icmp_ln93_reg_356_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln88_fu_148_p2, "icmp_ln88_fu_148_p2");
    sc_trace(mVcdFile, icmp_ln88_reg_312_pp0_iter1_reg, "icmp_ln88_reg_312_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln88_reg_312_pp0_iter2_reg, "icmp_ln88_reg_312_pp0_iter2_reg");
    sc_trace(mVcdFile, i_fu_154_p2, "i_fu_154_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, mul_ln1192_fu_169_p2, "mul_ln1192_fu_169_p2");
    sc_trace(mVcdFile, mul_ln1192_reg_326, "mul_ln1192_reg_326");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, select_ln1148_fu_246_p3, "select_ln1148_fu_246_p3");
    sc_trace(mVcdFile, select_ln1148_reg_336, "select_ln1148_reg_336");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, grp_sqrt_fixed_42_26_s_fu_139_ap_return, "grp_sqrt_fixed_42_26_s_fu_139_ap_return");
    sc_trace(mVcdFile, agg_result_V_i_reg_341, "agg_result_V_i_reg_341");
    sc_trace(mVcdFile, ap_CS_fsm_state25, "ap_CS_fsm_state25");
    sc_trace(mVcdFile, ap_CS_fsm_state26, "ap_CS_fsm_state26");
    sc_trace(mVcdFile, zext_ln1118_fu_263_p1, "zext_ln1118_fu_263_p1");
    sc_trace(mVcdFile, zext_ln1118_reg_351, "zext_ln1118_reg_351");
    sc_trace(mVcdFile, ap_CS_fsm_state62, "ap_CS_fsm_state62");
    sc_trace(mVcdFile, icmp_ln93_fu_267_p2, "icmp_ln93_fu_267_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter2_reg, "icmp_ln93_reg_356_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter3_reg, "icmp_ln93_reg_356_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter4_reg, "icmp_ln93_reg_356_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter5_reg, "icmp_ln93_reg_356_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter6_reg, "icmp_ln93_reg_356_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln93_reg_356_pp1_iter7_reg, "icmp_ln93_reg_356_pp1_iter7_reg");
    sc_trace(mVcdFile, i_1_fu_273_p2, "i_1_fu_273_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370, "input_0_V_addr_1_reg_370");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter1_reg, "input_0_V_addr_1_reg_370_pp1_iter1_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter2_reg, "input_0_V_addr_1_reg_370_pp1_iter2_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter3_reg, "input_0_V_addr_1_reg_370_pp1_iter3_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter4_reg, "input_0_V_addr_1_reg_370_pp1_iter4_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter5_reg, "input_0_V_addr_1_reg_370_pp1_iter5_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter6_reg, "input_0_V_addr_1_reg_370_pp1_iter6_reg");
    sc_trace(mVcdFile, input_0_V_addr_1_reg_370_pp1_iter7_reg, "input_0_V_addr_1_reg_370_pp1_iter7_reg");
    sc_trace(mVcdFile, weight_V_load_reg_376, "weight_V_load_reg_376");
    sc_trace(mVcdFile, mul_ln1118_fu_288_p2, "mul_ln1118_fu_288_p2");
    sc_trace(mVcdFile, mul_ln1118_reg_381, "mul_ln1118_reg_381");
    sc_trace(mVcdFile, trunc_ln5_reg_391, "trunc_ln5_reg_391");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state63, "ap_condition_pp1_exit_iter0_state63");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, zext_ln89_fu_160_p1, "zext_ln89_fu_160_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln94_fu_279_p1, "zext_ln94_fu_279_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, mul_ln1192_fu_169_p0, "mul_ln1192_fu_169_p0");
    sc_trace(mVcdFile, sext_ln1118_1_fu_165_p1, "sext_ln1118_1_fu_165_p1");
    sc_trace(mVcdFile, mul_ln1192_fu_169_p1, "mul_ln1192_fu_169_p1");
    sc_trace(mVcdFile, lhs_V_fu_175_p3, "lhs_V_fu_175_p3");
    sc_trace(mVcdFile, ret_V_fu_183_p2, "ret_V_fu_183_p2");
    sc_trace(mVcdFile, sub_ln1148_fu_206_p2, "sub_ln1148_fu_206_p2");
    sc_trace(mVcdFile, tmp_53_fu_212_p4, "tmp_53_fu_212_p4");
    sc_trace(mVcdFile, zext_ln1148_fu_222_p1, "zext_ln1148_fu_222_p1");
    sc_trace(mVcdFile, tmp_54_fu_232_p4, "tmp_54_fu_232_p4");
    sc_trace(mVcdFile, tmp_71_fu_198_p3, "tmp_71_fu_198_p3");
    sc_trace(mVcdFile, sub_ln1148_1_fu_226_p2, "sub_ln1148_1_fu_226_p2");
    sc_trace(mVcdFile, zext_ln1148_1_fu_242_p1, "zext_ln1148_1_fu_242_p1");
    sc_trace(mVcdFile, grp_fu_257_p1, "grp_fu_257_p1");
    sc_trace(mVcdFile, grp_fu_257_p2, "grp_fu_257_p2");
    sc_trace(mVcdFile, mul_ln1118_fu_288_p0, "mul_ln1118_fu_288_p0");
    sc_trace(mVcdFile, mul_ln1118_fu_288_p1, "mul_ln1118_fu_288_p1");
    sc_trace(mVcdFile, grp_fu_297_p2, "grp_fu_297_p2");
    sc_trace(mVcdFile, grp_fu_257_ap_start, "grp_fu_257_ap_start");
    sc_trace(mVcdFile, grp_fu_257_ap_done, "grp_fu_257_ap_done");
    sc_trace(mVcdFile, ap_CS_fsm_state72, "ap_CS_fsm_state72");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_257_p10, "grp_fu_257_p10");
#endif

    }
}

rms_norm_16_s::~rms_norm_16_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_sqrt_fixed_42_26_s_fu_139;
    delete dut_udiv_33s_29nsbkb_U2;
    delete dut_mul_72s_40s_7cud_U3;
}

void rms_norm_16_s::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_1;
}

void rms_norm_16_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv33_100000000;
}

void rms_norm_16_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state63.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state62.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state63.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state63.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state62.read())) {
            ap_enable_reg_pp1_iter8 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_fu_267_p2.read()))) {
        i1_0_reg_128 = i_1_fu_273_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state62.read())) {
        i1_0_reg_128 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln88_fu_148_p2.read()))) {
        i_0_reg_117 = i_fu_154_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_117 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln88_reg_312_pp0_iter2_reg.read()))) {
        p_Val2_s_reg_105 = ret_V_fu_183_p2.read().range(55, 16);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_Val2_s_reg_105 = ap_const_lv40_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        agg_result_V_i_reg_341 = grp_sqrt_fixed_42_26_s_fu_139_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln88_reg_312 = icmp_ln88_fu_148_p2.read();
        icmp_ln88_reg_312_pp0_iter1_reg = icmp_ln88_reg_312.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln88_reg_312_pp0_iter2_reg = icmp_ln88_reg_312_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln93_reg_356 = icmp_ln93_fu_267_p2.read();
        icmp_ln93_reg_356_pp1_iter1_reg = icmp_ln93_reg_356.read();
        input_0_V_addr_1_reg_370_pp1_iter1_reg = input_0_V_addr_1_reg_370.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln93_reg_356_pp1_iter2_reg = icmp_ln93_reg_356_pp1_iter1_reg.read();
        icmp_ln93_reg_356_pp1_iter3_reg = icmp_ln93_reg_356_pp1_iter2_reg.read();
        icmp_ln93_reg_356_pp1_iter4_reg = icmp_ln93_reg_356_pp1_iter3_reg.read();
        icmp_ln93_reg_356_pp1_iter5_reg = icmp_ln93_reg_356_pp1_iter4_reg.read();
        icmp_ln93_reg_356_pp1_iter6_reg = icmp_ln93_reg_356_pp1_iter5_reg.read();
        icmp_ln93_reg_356_pp1_iter7_reg = icmp_ln93_reg_356_pp1_iter6_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter2_reg = input_0_V_addr_1_reg_370_pp1_iter1_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter3_reg = input_0_V_addr_1_reg_370_pp1_iter2_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter4_reg = input_0_V_addr_1_reg_370_pp1_iter3_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter5_reg = input_0_V_addr_1_reg_370_pp1_iter4_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter6_reg = input_0_V_addr_1_reg_370_pp1_iter5_reg.read();
        input_0_V_addr_1_reg_370_pp1_iter7_reg = input_0_V_addr_1_reg_370_pp1_iter6_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_fu_267_p2.read()))) {
        input_0_V_addr_1_reg_370 =  (sc_lv<4>) (zext_ln94_fu_279_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_reg_356_pp1_iter1_reg.read()))) {
        mul_ln1118_reg_381 = mul_ln1118_fu_288_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln88_reg_312_pp0_iter1_reg.read()))) {
        mul_ln1192_reg_326 = mul_ln1192_fu_169_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln88_reg_312.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_reg_356_pp1_iter1_reg.read())))) {
        reg_144 = input_0_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        select_ln1148_reg_336 = select_ln1148_fu_246_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_reg_356_pp1_iter6_reg.read()))) {
        trunc_ln5_reg_391 = grp_fu_297_p2.read().range(71, 32);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_reg_356.read()))) {
        weight_V_load_reg_376 = weight_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state62.read())) {
        zext_ln1118_reg_351 = zext_ln1118_fu_263_p1.read();
    }
}

void rms_norm_16_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void rms_norm_16_s::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[59];
}

void rms_norm_16_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void rms_norm_16_s::thread_ap_CS_fsm_state25() {
    ap_CS_fsm_state25 = ap_CS_fsm.read()[21];
}

void rms_norm_16_s::thread_ap_CS_fsm_state26() {
    ap_CS_fsm_state26 = ap_CS_fsm.read()[22];
}

void rms_norm_16_s::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void rms_norm_16_s::thread_ap_CS_fsm_state62() {
    ap_CS_fsm_state62 = ap_CS_fsm.read()[58];
}

void rms_norm_16_s::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[3];
}

void rms_norm_16_s::thread_ap_CS_fsm_state72() {
    ap_CS_fsm_state72 = ap_CS_fsm.read()[60];
}

void rms_norm_16_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state63_pp1_stage0_iter0() {
    ap_block_state63_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state64_pp1_stage0_iter1() {
    ap_block_state64_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state65_pp1_stage0_iter2() {
    ap_block_state65_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state66_pp1_stage0_iter3() {
    ap_block_state66_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state67_pp1_stage0_iter4() {
    ap_block_state67_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state68_pp1_stage0_iter5() {
    ap_block_state68_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state69_pp1_stage0_iter6() {
    ap_block_state69_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state70_pp1_stage0_iter7() {
    ap_block_state70_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_block_state71_pp1_stage0_iter8() {
    ap_block_state71_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void rms_norm_16_s::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln88_fu_148_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_condition_pp1_exit_iter0_state63() {
    if (esl_seteq<1,1,1>(icmp_ln93_fu_267_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state63 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state63 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state72.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void rms_norm_16_s::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void rms_norm_16_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state72.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_grp_fu_257_ap_start() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state26.read())) {
        grp_fu_257_ap_start = ap_const_logic_1;
    } else {
        grp_fu_257_ap_start = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_grp_fu_257_p1() {
    grp_fu_257_p1 =  (sc_lv<29>) (grp_fu_257_p10.read());
}

void rms_norm_16_s::thread_grp_fu_257_p10() {
    grp_fu_257_p10 = esl_zext<33,29>(agg_result_V_i_reg_341.read());
}

void rms_norm_16_s::thread_i_1_fu_273_p2() {
    i_1_fu_273_p2 = (!i1_0_reg_128.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i1_0_reg_128.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void rms_norm_16_s::thread_i_fu_154_p2() {
    i_fu_154_p2 = (!i_0_reg_117.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i_0_reg_117.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void rms_norm_16_s::thread_icmp_ln88_fu_148_p2() {
    icmp_ln88_fu_148_p2 = (!i_0_reg_117.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_117.read() == ap_const_lv5_10);
}

void rms_norm_16_s::thread_icmp_ln93_fu_267_p2() {
    icmp_ln93_fu_267_p2 = (!i1_0_reg_128.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i1_0_reg_128.read() == ap_const_lv5_10);
}

void rms_norm_16_s::thread_input_0_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        input_0_V_address0 = input_0_V_addr_1_reg_370.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_0_V_address0 =  (sc_lv<4>) (zext_ln89_fu_160_p1.read());
    } else {
        input_0_V_address0 = "XXXX";
    }
}

void rms_norm_16_s::thread_input_0_V_address1() {
    input_0_V_address1 = input_0_V_addr_1_reg_370_pp1_iter7_reg.read();
}

void rms_norm_16_s::thread_input_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())))) {
        input_0_V_ce0 = ap_const_logic_1;
    } else {
        input_0_V_ce0 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_input_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()))) {
        input_0_V_ce1 = ap_const_logic_1;
    } else {
        input_0_V_ce1 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_input_0_V_d1() {
    input_0_V_d1 = trunc_ln5_reg_391.read();
}

void rms_norm_16_s::thread_input_0_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln93_reg_356_pp1_iter7_reg.read()))) {
        input_0_V_we1 = ap_const_logic_1;
    } else {
        input_0_V_we1 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_lhs_V_fu_175_p3() {
    lhs_V_fu_175_p3 = esl_concat<40,16>(p_Val2_s_reg_105.read(), ap_const_lv16_0);
}

void rms_norm_16_s::thread_mul_ln1118_fu_288_p0() {
    mul_ln1118_fu_288_p0 = weight_V_load_reg_376.read();
}

void rms_norm_16_s::thread_mul_ln1118_fu_288_p1() {
    mul_ln1118_fu_288_p1 =  (sc_lv<33>) (zext_ln1118_reg_351.read());
}

void rms_norm_16_s::thread_mul_ln1118_fu_288_p2() {
    mul_ln1118_fu_288_p2 = (!mul_ln1118_fu_288_p0.read().is_01() || !mul_ln1118_fu_288_p1.read().is_01())? sc_lv<72>(): sc_bigint<40>(mul_ln1118_fu_288_p0.read()) * sc_biguint<33>(mul_ln1118_fu_288_p1.read());
}

void rms_norm_16_s::thread_mul_ln1192_fu_169_p0() {
    mul_ln1192_fu_169_p0 =  (sc_lv<40>) (sext_ln1118_1_fu_165_p1.read());
}

void rms_norm_16_s::thread_mul_ln1192_fu_169_p1() {
    mul_ln1192_fu_169_p1 =  (sc_lv<40>) (sext_ln1118_1_fu_165_p1.read());
}

void rms_norm_16_s::thread_mul_ln1192_fu_169_p2() {
    mul_ln1192_fu_169_p2 = (!mul_ln1192_fu_169_p0.read().is_01() || !mul_ln1192_fu_169_p1.read().is_01())? sc_lv<56>(): sc_bigint<40>(mul_ln1192_fu_169_p0.read()) * sc_bigint<40>(mul_ln1192_fu_169_p1.read());
}

void rms_norm_16_s::thread_ret_V_fu_183_p2() {
    ret_V_fu_183_p2 = (!mul_ln1192_reg_326.read().is_01() || !lhs_V_fu_175_p3.read().is_01())? sc_lv<56>(): (sc_biguint<56>(mul_ln1192_reg_326.read()) + sc_biguint<56>(lhs_V_fu_175_p3.read()));
}

void rms_norm_16_s::thread_select_ln1148_fu_246_p3() {
    select_ln1148_fu_246_p3 = (!tmp_71_fu_198_p3.read()[0].is_01())? sc_lv<37>(): ((tmp_71_fu_198_p3.read()[0].to_bool())? sub_ln1148_1_fu_226_p2.read(): zext_ln1148_1_fu_242_p1.read());
}

void rms_norm_16_s::thread_sext_ln1118_1_fu_165_p1() {
    sext_ln1118_1_fu_165_p1 = esl_sext<56,40>(reg_144.read());
}

void rms_norm_16_s::thread_sub_ln1148_1_fu_226_p2() {
    sub_ln1148_1_fu_226_p2 = (!ap_const_lv37_0.is_01() || !zext_ln1148_fu_222_p1.read().is_01())? sc_lv<37>(): (sc_biguint<37>(ap_const_lv37_0) - sc_biguint<37>(zext_ln1148_fu_222_p1.read()));
}

void rms_norm_16_s::thread_sub_ln1148_fu_206_p2() {
    sub_ln1148_fu_206_p2 = (!ap_const_lv40_0.is_01() || !p_Val2_s_reg_105.read().is_01())? sc_lv<40>(): (sc_biguint<40>(ap_const_lv40_0) - sc_biguint<40>(p_Val2_s_reg_105.read()));
}

void rms_norm_16_s::thread_tmp_53_fu_212_p4() {
    tmp_53_fu_212_p4 = sub_ln1148_fu_206_p2.read().range(39, 4);
}

void rms_norm_16_s::thread_tmp_54_fu_232_p4() {
    tmp_54_fu_232_p4 = p_Val2_s_reg_105.read().range(39, 4);
}

void rms_norm_16_s::thread_tmp_71_fu_198_p3() {
    tmp_71_fu_198_p3 = p_Val2_s_reg_105.read().range(39, 39);
}

void rms_norm_16_s::thread_weight_V_address0() {
    weight_V_address0 =  (sc_lv<4>) (zext_ln94_fu_279_p1.read());
}

void rms_norm_16_s::thread_weight_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        weight_V_ce0 = ap_const_logic_1;
    } else {
        weight_V_ce0 = ap_const_logic_0;
    }
}

void rms_norm_16_s::thread_zext_ln1118_fu_263_p1() {
    zext_ln1118_fu_263_p1 = esl_zext<72,33>(grp_fu_257_p2.read());
}

void rms_norm_16_s::thread_zext_ln1148_1_fu_242_p1() {
    zext_ln1148_1_fu_242_p1 = esl_zext<37,36>(tmp_54_fu_232_p4.read());
}

void rms_norm_16_s::thread_zext_ln1148_fu_222_p1() {
    zext_ln1148_fu_222_p1 = esl_zext<37,36>(tmp_53_fu_212_p4.read());
}

void rms_norm_16_s::thread_zext_ln89_fu_160_p1() {
    zext_ln89_fu_160_p1 = esl_zext<64,5>(i_0_reg_117.read());
}

void rms_norm_16_s::thread_zext_ln94_fu_279_p1() {
    zext_ln94_fu_279_p1 = esl_zext<64,5>(i1_0_reg_128.read());
}

void rms_norm_16_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln88_fu_148_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln88_fu_148_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state15;
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state16;
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state17;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state18;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state19;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state20;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state21;
            break;
        case 131072 : 
            ap_NS_fsm = ap_ST_fsm_state22;
            break;
        case 262144 : 
            ap_NS_fsm = ap_ST_fsm_state23;
            break;
        case 524288 : 
            ap_NS_fsm = ap_ST_fsm_state24;
            break;
        case 1048576 : 
            ap_NS_fsm = ap_ST_fsm_state25;
            break;
        case 2097152 : 
            ap_NS_fsm = ap_ST_fsm_state26;
            break;
        case 4194304 : 
            ap_NS_fsm = ap_ST_fsm_state27;
            break;
        case 8388608 : 
            ap_NS_fsm = ap_ST_fsm_state28;
            break;
        case 16777216 : 
            ap_NS_fsm = ap_ST_fsm_state29;
            break;
        case 33554432 : 
            ap_NS_fsm = ap_ST_fsm_state30;
            break;
        case 67108864 : 
            ap_NS_fsm = ap_ST_fsm_state31;
            break;
        case 134217728 : 
            ap_NS_fsm = ap_ST_fsm_state32;
            break;
        case 268435456 : 
            ap_NS_fsm = ap_ST_fsm_state33;
            break;
        case 536870912 : 
            ap_NS_fsm = ap_ST_fsm_state34;
            break;
        case 1073741824 : 
            ap_NS_fsm = ap_ST_fsm_state35;
            break;
        case 2147483648 : 
            ap_NS_fsm = ap_ST_fsm_state36;
            break;
        case 4294967296 : 
            ap_NS_fsm = ap_ST_fsm_state37;
            break;
        case 8589934592 : 
            ap_NS_fsm = ap_ST_fsm_state38;
            break;
        case 17179869184 : 
            ap_NS_fsm = ap_ST_fsm_state39;
            break;
        case 34359738368 : 
            ap_NS_fsm = ap_ST_fsm_state40;
            break;
        case 68719476736 : 
            ap_NS_fsm = ap_ST_fsm_state41;
            break;
        case 137438953472 : 
            ap_NS_fsm = ap_ST_fsm_state42;
            break;
        case 274877906944 : 
            ap_NS_fsm = ap_ST_fsm_state43;
            break;
        case 549755813888 : 
            ap_NS_fsm = ap_ST_fsm_state44;
            break;
        case 1099511627776 : 
            ap_NS_fsm = ap_ST_fsm_state45;
            break;
        case 2199023255552 : 
            ap_NS_fsm = ap_ST_fsm_state46;
            break;
        case 4398046511104 : 
            ap_NS_fsm = ap_ST_fsm_state47;
            break;
        case 8796093022208 : 
            ap_NS_fsm = ap_ST_fsm_state48;
            break;
        case 17592186044416 : 
            ap_NS_fsm = ap_ST_fsm_state49;
            break;
        case 35184372088832 : 
            ap_NS_fsm = ap_ST_fsm_state50;
            break;
        case 70368744177664 : 
            ap_NS_fsm = ap_ST_fsm_state51;
            break;
        case 140737488355328 : 
            ap_NS_fsm = ap_ST_fsm_state52;
            break;
        case 281474976710656 : 
            ap_NS_fsm = ap_ST_fsm_state53;
            break;
        case 562949953421312 : 
            ap_NS_fsm = ap_ST_fsm_state54;
            break;
        case 1125899906842624 : 
            ap_NS_fsm = ap_ST_fsm_state55;
            break;
        case 2251799813685248 : 
            ap_NS_fsm = ap_ST_fsm_state56;
            break;
        case 4503599627370496 : 
            ap_NS_fsm = ap_ST_fsm_state57;
            break;
        case 9007199254740992 : 
            ap_NS_fsm = ap_ST_fsm_state58;
            break;
        case 18014398509481984 : 
            ap_NS_fsm = ap_ST_fsm_state59;
            break;
        case 36028797018963968 : 
            ap_NS_fsm = ap_ST_fsm_state60;
            break;
        case 72057594037927936 : 
            ap_NS_fsm = ap_ST_fsm_state61;
            break;
        case 144115188075855872 : 
            ap_NS_fsm = ap_ST_fsm_state62;
            break;
        case 288230376151711744 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 576460752303423488 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter7.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln93_fu_267_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter7.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln93_fu_267_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state72;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 1152921504606846976 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<61>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
            break;
    }
}

}

