
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.58

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: s_tdata[0] (input port clocked by core_clock)
Endpoint: m_tdata[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ s_tdata[0] (in)
                                         s_tdata[0] (net)
                  0.00    0.00    0.20 ^ _00_/A (BUF_X1)
     1    0.00    0.00    0.01    0.21 ^ _00_/Z (BUF_X1)
                                         m_tdata[0] (net)
                  0.00    0.00    0.21 ^ m_tdata[0] (out)
                                  0.21   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: s_tdata[0] (input port clocked by core_clock)
Endpoint: m_tdata[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v s_tdata[0] (in)
                                         s_tdata[0] (net)
                  0.00    0.00    0.20 v _00_/A (BUF_X1)
     1    0.00    0.00    0.02    0.22 v _00_/Z (BUF_X1)
                                         m_tdata[0] (net)
                  0.00    0.00    0.22 v m_tdata[0] (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: s_tdata[0] (input port clocked by core_clock)
Endpoint: m_tdata[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v s_tdata[0] (in)
                                         s_tdata[0] (net)
                  0.00    0.00    0.20 v _00_/A (BUF_X1)
     1    0.00    0.00    0.02    0.22 v _00_/Z (BUF_X1)
                                         m_tdata[0] (net)
                  0.00    0.00    0.22 v m_tdata[0] (out)
                                  0.22   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          9.69e-06   0.00e+00   9.86e-07   1.07e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.69e-06   0.00e+00   9.86e-07   1.07e-05 100.0%
                          90.8%       0.0%       9.2%
