==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.500 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:52).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 161.008 ; gain = 103.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 194.730 ; gain = 137.680
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:39) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:44) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:36) to (main.cpp:28:30) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:29) to (main.cpp:36:23) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:50:36) to (main.cpp:50:30) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_weight_2' (main.cpp:18)...2047 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:56 ; elapsed = 00:03:33 . Memory (MB): peak = 343.840 ; gain = 286.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:07 ; elapsed = 00:06:46 . Memory (MB): peak = 1947.781 ; gain = 1890.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 427.776 seconds; current allocated memory: 1.572 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.594 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_square_V_load_2', main.cpp:40) on array 'v_in_square.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_square_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 439.552 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 659.221 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 102.355 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_square_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 130.918 seconds; current allocated memory: 2.052 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:31:00 ; elapsed = 00:32:56 . Memory (MB): peak = 2955.082 ; gain = 2898.031
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 1981.58 seconds; peak allocated memory: 2.052 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.586 ; gain = 46.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 103.586 ; gain = 46.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 160.648 ; gain = 103.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 195.195 ; gain = 137.984
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:45) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:36) to (main.cpp:28:30) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:29) to (main.cpp:36:23) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:36) to (main.cpp:51:30) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_weight_2' (main.cpp:18)...2047 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:45 ; elapsed = 00:03:23 . Memory (MB): peak = 343.996 ; gain = 286.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:01 ; elapsed = 00:06:43 . Memory (MB): peak = 1947.227 ; gain = 1890.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 424.705 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.119 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_square_V_load_4', main.cpp:41) on array 'v_in_square.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_square_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 460.768 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 447.994 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 103.166 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_square_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 149.929 seconds; current allocated memory: 2.066 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:27:55 ; elapsed = 00:30:03 . Memory (MB): peak = 2869.375 ; gain = 2812.164
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 1807.84 seconds; peak allocated memory: 2.066 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.531 ; gain = 46.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 103.531 ; gain = 46.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 160.824 ; gain = 103.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 195.750 ; gain = 138.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:45) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:34) to (main.cpp:51:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_weight_2' (main.cpp:18)...1023 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 289.719 ; gain = 232.715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 743.730 ; gain = 686.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 126.569 seconds; current allocated memory: 609.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.514 seconds; current allocated memory: 611.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_square_V_load_4', main.cpp:41) on array 'v_in_square.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_square_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.036 seconds; current allocated memory: 644.826 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 83.514 seconds; current allocated memory: 694.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 26.974 seconds; current allocated memory: 699.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_square_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 34.187 seconds; current allocated memory: 795.849 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:29 ; elapsed = 00:07:37 . Memory (MB): peak = 1138.875 ; gain = 1081.871
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 457.767 seconds; peak allocated memory: 795.849 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.637 ; gain = 46.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 103.637 ; gain = 46.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 160.852 ; gain = 103.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 195.340 ; gain = 138.148
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:45) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:34) to (main.cpp:51:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 297.750 ; gain = 240.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:02:25 . Memory (MB): peak = 748.254 ; gain = 691.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.845 seconds; current allocated memory: 612.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 614.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:46) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.136 seconds; current allocated memory: 647.128 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 56.88 seconds; current allocated memory: 698.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 27.989 seconds; current allocated memory: 705.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 28.564 seconds; current allocated memory: 794.853 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:39 ; elapsed = 00:07:52 . Memory (MB): peak = 1185.750 ; gain = 1128.559
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 472.75 seconds; peak allocated memory: 794.853 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.746 ; gain = 46.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.746 ; gain = 46.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 160.914 ; gain = 103.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 194.805 ; gain = 137.652
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:45) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:34) to (main.cpp:51:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 297.102 ; gain = 239.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:02:10 . Memory (MB): peak = 747.902 ; gain = 690.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 133.437 seconds; current allocated memory: 612.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 614.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:46) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.034 seconds; current allocated memory: 647.127 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 56.058 seconds; current allocated memory: 698.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 27.742 seconds; current allocated memory: 705.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 28.922 seconds; current allocated memory: 794.852 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:32 ; elapsed = 00:07:36 . Memory (MB): peak = 1183.703 ; gain = 1126.551
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 457.15 seconds; peak allocated memory: 794.852 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.688 ; gain = 46.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.688 ; gain = 46.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 160.621 ; gain = 103.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 195.625 ; gain = 138.391
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:45:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:34) to (main.cpp:51:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 256.918 ; gain = 199.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 274.547 ; gain = 217.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.208 seconds; current allocated memory: 217.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 219.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 220.787 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 221.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 225.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.496 seconds; current allocated memory: 229.784 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 300.055 ; gain = 242.820
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 46.332 seconds; peak allocated memory: 229.784 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.609 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.609 ; gain = 46.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 160.891 ; gain = 103.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 195.555 ; gain = 138.625
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:45) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:34) to (main.cpp:51:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 297.855 ; gain = 240.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:11 . Memory (MB): peak = 748.379 ; gain = 691.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.984 seconds; current allocated memory: 612.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 614.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:46) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 147.116 seconds; current allocated memory: 647.131 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 54.865 seconds; current allocated memory: 698.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 27.076 seconds; current allocated memory: 705.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 36.504 seconds; current allocated memory: 794.857 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:54 ; elapsed = 00:08:04 . Memory (MB): peak = 1184.824 ; gain = 1127.895
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 484.921 seconds; peak allocated memory: 794.857 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.863 ; gain = 46.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.863 ; gain = 46.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 160.871 ; gain = 103.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 195.215 ; gain = 138.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:41) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:46) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 298.578 ; gain = 241.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:02:11 . Memory (MB): peak = 747.645 ; gain = 690.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 135.132 seconds; current allocated memory: 612.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 614.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:47) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 140.136 seconds; current allocated memory: 647.129 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 60.049 seconds; current allocated memory: 698.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 27.663 seconds; current allocated memory: 705.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 28.918 seconds; current allocated memory: 794.854 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:44 ; elapsed = 00:07:51 . Memory (MB): peak = 1186.266 ; gain = 1129.086
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 472.081 seconds; peak allocated memory: 794.854 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.613 ; gain = 46.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 103.613 ; gain = 46.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 160.723 ; gain = 103.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 195.004 ; gain = 137.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:46) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:58 ; elapsed = 00:05:26 . Memory (MB): peak = 302.703 ; gain = 245.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:56 ; elapsed = 00:06:25 . Memory (MB): peak = 757.672 ; gain = 700.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 388.325 seconds; current allocated memory: 619.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 621.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:47) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.049 seconds; current allocated memory: 654.735 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.006 seconds; current allocated memory: 706.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 28.165 seconds; current allocated memory: 712.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 28.828 seconds; current allocated memory: 802.490 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:47 ; elapsed = 00:11:51 . Memory (MB): peak = 1193.551 ; gain = 1136.543
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 712.499 seconds; peak allocated memory: 802.490 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.371 ; gain = 45.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.371 ; gain = 45.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 160.098 ; gain = 103.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 193.918 ; gain = 137.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:46) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:57 ; elapsed = 00:07:51 . Memory (MB): peak = 301.785 ; gain = 245.254
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:16 ; elapsed = 00:09:12 . Memory (MB): peak = 756.551 ; gain = 700.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 556.649 seconds; current allocated memory: 620.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 621.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_4', main.cpp:47) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.258 seconds; current allocated memory: 654.760 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 75.591 seconds; current allocated memory: 706.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 33.938 seconds; current allocated memory: 712.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 32.534 seconds; current allocated memory: 802.514 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:36 ; elapsed = 00:16:23 . Memory (MB): peak = 1192.758 ; gain = 1136.227
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 983.938 seconds; peak allocated memory: 802.514 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.383 ; gain = 46.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.383 ; gain = 46.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 159.602 ; gain = 103.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 194.262 ; gain = 138.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:46:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 255.699 ; gain = 199.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 273.230 ; gain = 217.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.115 seconds; current allocated memory: 217.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 219.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.895 seconds; current allocated memory: 220.810 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 221.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.561 seconds; current allocated memory: 225.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.565 seconds; current allocated memory: 229.796 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 299.484 ; gain = 243.539
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 63.635 seconds; peak allocated memory: 229.796 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.309 ; gain = 46.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.309 ; gain = 46.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 159.672 ; gain = 103.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 193.305 ; gain = 137.066
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (main.cpp:46) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 295.766 ; gain = 239.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:02:32 . Memory (MB): peak = 746.832 ; gain = 690.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 156.93 seconds; current allocated memory: 612.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.115 seconds; current allocated memory: 614.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_2', main.cpp:47) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 153.32 seconds; current allocated memory: 647.436 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 70.57 seconds; current allocated memory: 701.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 32.371 seconds; current allocated memory: 709.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 27.637 seconds; current allocated memory: 801.976 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:30 ; elapsed = 00:08:53 . Memory (MB): peak = 1214.242 ; gain = 1158.004
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 533.643 seconds; peak allocated memory: 801.976 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.406 ; gain = 46.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.406 ; gain = 46.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 159.473 ; gain = 103.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 194.023 ; gain = 138.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:46:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 256.699 ; gain = 200.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 273.758 ; gain = 217.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.889 seconds; current allocated memory: 218.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 219.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 221.648 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 222.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 226.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_square_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.555 seconds; current allocated memory: 230.707 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_hbi_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 300.340 ; gain = 244.555
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 47.203 seconds; peak allocated memory: 230.707 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.246 ; gain = 46.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.246 ; gain = 46.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 159.590 ; gain = 104.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 194.621 ; gain = 139.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:46:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 256.391 ; gain = 200.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 273.262 ; gain = 217.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.867 seconds; current allocated memory: 217.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 219.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.281 seconds; current allocated memory: 220.810 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 221.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 225.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.531 seconds; current allocated memory: 229.796 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 299.273 ; gain = 243.727
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 48.265 seconds; peak allocated memory: 229.796 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.316 ; gain = 46.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.316 ; gain = 46.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 159.586 ; gain = 103.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 193.738 ; gain = 137.766
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:46:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 254.797 ; gain = 198.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 272.727 ; gain = 216.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.128 seconds; current allocated memory: 217.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 219.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.181 seconds; current allocated memory: 220.817 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 221.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 225.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.647 seconds; current allocated memory: 229.802 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 299.117 ; gain = 243.145
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 49.325 seconds; peak allocated memory: 229.802 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.238 ; gain = 46.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.238 ; gain = 46.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 159.793 ; gain = 104.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:42: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 193.594 ; gain = 137.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:45) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:46:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 256.027 ; gain = 200.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 272.863 ; gain = 217.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.926 seconds; current allocated memory: 217.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 219.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 220.817 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 221.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 225.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.558 seconds; current allocated memory: 229.802 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 299.254 ; gain = 243.531
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 50.613 seconds; peak allocated memory: 229.802 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.305 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.305 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 159.281 ; gain = 103.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 193.824 ; gain = 137.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:34) to (main.cpp:53:28) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 255.992 ; gain = 199.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 273.223 ; gain = 217.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.34 seconds; current allocated memory: 217.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 219.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 220.818 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 221.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 225.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.656 seconds; current allocated memory: 229.803 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 299.492 ; gain = 243.383
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 47.842 seconds; peak allocated memory: 229.803 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 102.297 ; gain = 46.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 102.297 ; gain = 46.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 165.301 ; gain = 109.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 196.133 ; gain = 140.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:33) to (main.cpp:53:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 256.449 ; gain = 200.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 271.684 ; gain = 215.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.757 seconds; current allocated memory: 219.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 220.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 222.477 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 223.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.246 seconds; current allocated memory: 227.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.783 seconds; current allocated memory: 231.392 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 301.090 ; gain = 245.324
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 65.253 seconds; peak allocated memory: 231.392 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.340 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.340 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 165.277 ; gain = 109.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 196.371 ; gain = 140.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (main.cpp:36) in function 'compute_weight_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:47) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:33) to (main.cpp:53:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 257.891 ; gain = 201.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 283.383 ; gain = 227.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.947 seconds; current allocated memory: 225.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 227.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_2', main.cpp:48) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 139.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.215 seconds; current allocated memory: 231.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 234.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.352 seconds; current allocated memory: 238.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.205 seconds; current allocated memory: 246.766 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:02 . Memory (MB): peak = 331.043 ; gain = 275.059
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 62.332 seconds; peak allocated memory: 246.766 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.516 ; gain = 46.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.516 ; gain = 46.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 165.578 ; gain = 109.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 196.863 ; gain = 140.914
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:46) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:33) to (main.cpp:53:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 257.270 ; gain = 201.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 271.047 ; gain = 215.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.753 seconds; current allocated memory: 219.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 220.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 222.477 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 223.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 227.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 231.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 300.898 ; gain = 244.949
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 52.579 seconds; peak allocated memory: 231.395 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.320 ; gain = 46.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 102.320 ; gain = 46.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 165.590 ; gain = 109.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 196.102 ; gain = 140.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:48:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:33) to (main.cpp:54:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 257.883 ; gain = 202.230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 273.262 ; gain = 217.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.71 seconds; current allocated memory: 219.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 221.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.312 seconds; current allocated memory: 223.691 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 225.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.639 seconds; current allocated memory: 228.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 233.608 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 304.918 ; gain = 249.266
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 67.46 seconds; peak allocated memory: 233.608 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.336 ; gain = 46.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.336 ; gain = 46.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:40) in function 'compute_weight_2(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 165.512 ; gain = 109.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 195.922 ; gain = 140.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:39:3) to (main.cpp:48:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:33) to (main.cpp:54:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 258.234 ; gain = 202.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 274.152 ; gain = 218.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.081 seconds; current allocated memory: 220.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 222.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 224.747 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.196 seconds; current allocated memory: 226.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 230.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.006 seconds; current allocated memory: 235.768 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 308.590 ; gain = 253.035
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 58.197 seconds; peak allocated memory: 235.768 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.227 ; gain = 46.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.227 ; gain = 46.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 165.430 ; gain = 109.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 196.883 ; gain = 140.668
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:48:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:33) to (main.cpp:54:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 257.727 ; gain = 201.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 273.578 ; gain = 217.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.35 seconds; current allocated memory: 219.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 221.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 223.691 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 225.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 228.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.188 seconds; current allocated memory: 233.611 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 305.727 ; gain = 249.512
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 56.302 seconds; peak allocated memory: 233.611 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.379 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.379 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 164.852 ; gain = 108.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 196.570 ; gain = 140.336
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:47) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:48:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:33) to (main.cpp:54:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 258.102 ; gain = 201.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 272.469 ; gain = 216.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.794 seconds; current allocated memory: 219.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 221.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 223.092 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 224.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.558 seconds; current allocated memory: 228.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.968 seconds; current allocated memory: 232.455 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 303.301 ; gain = 247.066
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 53.736 seconds; peak allocated memory: 232.455 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.305 ; gain = 46.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.305 ; gain = 46.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 165.660 ; gain = 110.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 196.840 ; gain = 141.258
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 257.254 ; gain = 201.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 273.453 ; gain = 217.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.68 seconds; current allocated memory: 220.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 222.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.599 seconds; current allocated memory: 224.583 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 226.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.422 seconds; current allocated memory: 230.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.756 seconds; current allocated memory: 235.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 307.566 ; gain = 251.984
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 58.631 seconds; peak allocated memory: 235.015 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.230 ; gain = 46.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.230 ; gain = 46.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 164.980 ; gain = 109.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 196.051 ; gain = 140.395
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 257.063 ; gain = 201.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 275.059 ; gain = 219.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.26 seconds; current allocated memory: 221.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 223.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 225.957 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.049 seconds; current allocated memory: 228.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 231.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 237.571 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 312.816 ; gain = 257.160
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 53.483 seconds; peak allocated memory: 237.571 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.211 ; gain = 46.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.211 ; gain = 46.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 165.340 ; gain = 109.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 196.695 ; gain = 140.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 257.328 ; gain = 201.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 275.203 ; gain = 219.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.927 seconds; current allocated memory: 221.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 223.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 226.327 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.615 seconds; current allocated memory: 228.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 232.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.829 seconds; current allocated memory: 238.418 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 314.199 ; gain = 258.484
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 61.534 seconds; peak allocated memory: 238.418 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.527 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.527 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 164.902 ; gain = 108.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 196.098 ; gain = 139.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 258.281 ; gain = 201.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 274.746 ; gain = 218.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.522 seconds; current allocated memory: 221.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 223.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 225.957 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 228.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 231.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.923 seconds; current allocated memory: 237.571 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 312.207 ; gain = 255.797
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 57.736 seconds; peak allocated memory: 237.571 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.492 ; gain = 46.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 102.492 ; gain = 46.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 164.734 ; gain = 109.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 195.840 ; gain = 140.266
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 256.762 ; gain = 201.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 273.695 ; gain = 218.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.894 seconds; current allocated memory: 220.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 222.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 224.583 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 226.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 230.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.655 seconds; current allocated memory: 235.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 308.184 ; gain = 252.609
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 51.753 seconds; peak allocated memory: 235.015 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.441 ; gain = 46.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.441 ; gain = 46.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 165.418 ; gain = 109.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 196.500 ; gain = 140.891
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 258.445 ; gain = 202.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 275.152 ; gain = 219.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.361 seconds; current allocated memory: 221.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 223.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 225.957 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 228.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 231.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.746 seconds; current allocated memory: 237.571 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 312.316 ; gain = 256.707
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 53.314 seconds; peak allocated memory: 237.571 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.379 ; gain = 46.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.379 ; gain = 46.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 165.563 ; gain = 109.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 195.875 ; gain = 140.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 256.590 ; gain = 200.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 273.574 ; gain = 217.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.447 seconds; current allocated memory: 220.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 222.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 224.583 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 226.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 230.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 3.528 seconds; current allocated memory: 235.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 307.801 ; gain = 252.023
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 51.068 seconds; peak allocated memory: 235.015 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.207 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.207 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_2' (main.cpp:53).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 165.371 ; gain = 109.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:40: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 195.957 ; gain = 139.801
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:38) in function 'compute_weight_2' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:44) in function 'compute_weight_2' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_2' (main.cpp:43) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:33) to (main.cpp:28:27) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:44:8) in function 'compute_weight_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:51:33) to (main.cpp:51:27) in function 'compute_weight_2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 258.398 ; gain = 202.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 274.773 ; gain = 218.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_2' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.822 seconds; current allocated memory: 221.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 223.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 225.957 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 228.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.598 seconds; current allocated memory: 231.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_2/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_2' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_last' to 'compute_weight_2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_v_in_V' to 'compute_weight_2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_output_temp_V' to 'compute_weight_2_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_uitofp_32ns_32_6_1' to 'compute_weight_2_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_fpext_32ns_64_1_1' to 'compute_weight_2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_2_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_2_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_2'.
INFO: [HLS 200-111]  Elapsed time: 4.102 seconds; current allocated memory: 237.571 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_2_g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_2_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_2_dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 312.625 ; gain = 256.469
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_2.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_2.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_2.
INFO: [HLS 200-112] Total elapsed time: 54.838 seconds; peak allocated memory: 237.571 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
