#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 12 19:33:42 2019
# Process ID: 10608
# Current directory: D:/Lectures/FPGA/Lab03/Program_1/Program_1.runs/design_1_axi_gpio_1_0_synth_1
# Command line: vivado.exe -log design_1_axi_gpio_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_1_0.tcl
# Log file: D:/Lectures/FPGA/Lab03/Program_1/Program_1.runs/design_1_axi_gpio_1_0_synth_1/design_1_axi_gpio_1_0.vds
# Journal file: D:/Lectures/FPGA/Lab03/Program_1/Program_1.runs/design_1_axi_gpio_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_gpio_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_gpio_1_0, cache-ID = 34dfff525f5bebf4.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 19:33:47 2019...
