{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 00:20:44 2018 " "Info: Processing started: Sat Jan 06 00:20:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XZQ -c XZQ --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XZQ -c XZQ --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XZQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file XZQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XZQ-test " "Info: Found design unit 1: XZQ-test" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XZQ " "Info: Found entity 1: XZQ" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "XZQ " "Info: Elaborating entity \"XZQ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A XZQ.vhd(15) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B XZQ.vhd(17) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C XZQ.vhd(19) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(19): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT1 XZQ.vhd(12) " "Warning (10631): VHDL Process Statement warning at XZQ.vhd(12): inferring latch(es) for signal or variable \"OUT1\", which holds its previous value in one or more paths through the process" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[0\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[0\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[1\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[1\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[2\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[2\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[3\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[3\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[4\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[4\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[5\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[5\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[6\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[6\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[7\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[7\]\" at XZQ.vhd(12)" {  } { { "XZQ.vhd" "" { Text "E:/Quartus_two/cpu/Ñ¡ÔñÆ÷/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 00:20:45 2018 " "Info: Processing ended: Sat Jan 06 00:20:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
