`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 28 2020 13:23:25 KST (Dec 28 2020 04:23:25 UTC)

module fix2float_Muxs32i0u1_4(in2, ctrl1, out1);
  input [31:0] in2;
  input ctrl1;
  output [31:0] out1;
  wire [31:0] in2;
  wire ctrl1;
  wire [31:0] out1;
  AND2XL g271(.A (in2[21]), .B (ctrl1), .Y (out1[21]));
  AND2XL g273(.A (in2[1]), .B (ctrl1), .Y (out1[1]));
  AND2XL g262(.A (in2[0]), .B (ctrl1), .Y (out1[0]));
  AND2XL g258(.A (in2[30]), .B (ctrl1), .Y (out1[30]));
  AND2XL g287(.A (in2[2]), .B (ctrl1), .Y (out1[2]));
  AND2XL g274(.A (in2[29]), .B (ctrl1), .Y (out1[29]));
  AND2XL g259(.A (in2[28]), .B (ctrl1), .Y (out1[28]));
  AND2XL g267(.A (in2[27]), .B (ctrl1), .Y (out1[27]));
  AND2XL g280(.A (in2[6]), .B (ctrl1), .Y (out1[6]));
  AND2XL g275(.A (in2[26]), .B (ctrl1), .Y (out1[26]));
  AND2XL g282(.A (in2[25]), .B (ctrl1), .Y (out1[25]));
  AND2XL g260(.A (in2[24]), .B (ctrl1), .Y (out1[24]));
  AND2XL g257(.A (in2[10]), .B (ctrl1), .Y (out1[10]));
  AND2XL g264(.A (in2[23]), .B (ctrl1), .Y (out1[23]));
  AND2XL g268(.A (in2[22]), .B (ctrl1), .Y (out1[22]));
  AND2XL g272(.A (in2[31]), .B (ctrl1), .Y (out1[31]));
  AND2XL g285(.A (in2[3]), .B (ctrl1), .Y (out1[3]));
  AND2XL g279(.A (in2[19]), .B (ctrl1), .Y (out1[19]));
  AND2XL g283(.A (in2[18]), .B (ctrl1), .Y (out1[18]));
  AND2XL g286(.A (in2[17]), .B (ctrl1), .Y (out1[17]));
  AND2XL g261(.A (in2[16]), .B (ctrl1), .Y (out1[16]));
  AND2XL g263(.A (in2[15]), .B (ctrl1), .Y (out1[15]));
  AND2XL g265(.A (in2[14]), .B (ctrl1), .Y (out1[14]));
  AND2XL g266(.A (in2[13]), .B (ctrl1), .Y (out1[13]));
  AND2XL g269(.A (in2[12]), .B (ctrl1), .Y (out1[12]));
  AND2XL g270(.A (in2[11]), .B (ctrl1), .Y (out1[11]));
  AND2XL g288(.A (in2[9]), .B (ctrl1), .Y (out1[9]));
  AND2XL g277(.A (in2[8]), .B (ctrl1), .Y (out1[8]));
  AND2XL g278(.A (in2[7]), .B (ctrl1), .Y (out1[7]));
  AND2XL g281(.A (in2[5]), .B (ctrl1), .Y (out1[5]));
  AND2XL g284(.A (in2[4]), .B (ctrl1), .Y (out1[4]));
  AND2XL g276(.A (in2[20]), .B (ctrl1), .Y (out1[20]));
endmodule


