Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 17 18:22:39 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |              19 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                          Enable Signal                         |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                | ap_rst                                              |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_CS_fsm_reg[1] | bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/SR[0] |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage1                      |                                                     |                2 |              7 |         3.50 |
|  ap_clk      |                                                                |                                                     |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0                      |                                                     |                2 |             12 |         6.00 |
+--------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


