
---------- Begin Simulation Statistics ----------
final_tick                               164631265418500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828036                       # Number of bytes of host memory used
host_op_rate                                    50924                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   338.55                       # Real time elapsed on the host
host_tick_rate                               78686054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      17240056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026639                       # Number of seconds simulated
sim_ticks                                 26638774750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       590771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1185716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6504702                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       556635                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6987505                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2733838                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6504702                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3770864                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7137523                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           80643                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       379371                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17643357                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11411206                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       556657                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1025941                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19360808                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240035                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50251950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.343072                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.341809                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45470396     90.48%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1659069      3.30%     93.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       359074      0.71%     94.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       934069      1.86%     96.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       403424      0.80%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       230357      0.46%     97.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        99738      0.20%     97.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        69882      0.14%     97.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1025941      2.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50251950                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177963                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093978     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240035                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.327752                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.327752                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      44105651                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44110876                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2385777                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4776281                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         557165                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1448807                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5339470                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787463                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              970961                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25255                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7137523                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2458225                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49970130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29406643                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1114330                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.133969                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2746235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2814481                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.551952                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     53273687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.954906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.393024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44864148     84.21%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           391247      0.73%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           577171      1.08%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           541118      1.02%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           863869      1.62%     88.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           972453      1.83%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372774      0.70%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           379238      0.71%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4311669      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     53273687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       730184                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3740126                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.662355                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11880555                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             970807                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22271946                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6679223                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1455827                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36582188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10909748                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1257614                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35288644                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         229692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3931860                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         557165                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4315126                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       596334                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114724                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1158                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3224342                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       821714                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1158                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       578712                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30533390                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28681161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684951                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20913888                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.538335                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28827808                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48381291                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23745587                       # number of integer regfile writes
system.switch_cpus.ipc                       0.187696                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.187696                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       335181      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24016422     65.72%     66.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1048      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11156173     30.53%     97.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1037434      2.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36546258                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1434939                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039264                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          286997     20.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1105917     77.07%     97.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42025      2.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37646016                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    128242941                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28681161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55925016                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36582188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36546258                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19342153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       441799                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26487750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     53273687                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.686010                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.619222                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42055424     78.94%     78.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3190290      5.99%     84.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1650778      3.10%     88.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1515123      2.84%     90.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1791502      3.36%     94.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1237123      2.32%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1019243      1.91%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       471670      0.89%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       342534      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     53273687                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.685960                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2458248                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       458686                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       513874                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6679223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1455827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20666031                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 53277528                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32599701                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4580263                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3060938                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9036116                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        234428                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106325513                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41361019                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50414191                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5256057                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         130644                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         557165                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11795419                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29002308                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57045967                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4401                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6666                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7485335                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6629                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85826852                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76257278                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28249                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             587527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        83600                       # Transaction distribution
system.membus.trans_dist::CleanEvict           507171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7418                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        587527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1780661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1780661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1780661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43426880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43426880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43426880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            594945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              594945                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1631618500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3300025000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26638774750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       259667                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1296314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72531008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72534976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          599775                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5350400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1557067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1528818     98.19%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28249      1.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1557067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1132813000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435837500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       362347                       # number of demand (read+write) hits
system.l2.demand_hits::total                   362347                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       362347                       # number of overall hits
system.l2.overall_hits::total                  362347                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       594878                       # number of demand (read+write) misses
system.l2.demand_misses::total                 594945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       594878                       # number of overall misses
system.l2.overall_misses::total                594945                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  59788431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59793626000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5194500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  59788431500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59793626000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85155.737705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100505.366647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100502.779249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85155.737705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100505.366647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100502.779249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               83600                       # number of writebacks
system.l2.writebacks::total                     83600                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       594878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            594939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       594878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           594939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  53839651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53844236000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  53839651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53844236000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75155.737705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90505.366647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90503.792826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75155.737705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90505.366647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90503.792826                       # average overall mshr miss latency
system.l2.replacements                         599775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       176067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           176067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       176067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       176067                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        19245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19245                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    624819500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     624819500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.355438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84230.183338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84230.183338                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    550639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    550639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.355438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74230.183338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74230.183338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5194500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5194500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85155.737705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83782.258065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4584500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4584500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75155.737705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75155.737705                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       348895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            348895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       587460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          587465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  59163612000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59163612000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.627390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100710.877336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100710.020171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       587460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       587460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  53289012000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53289012000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.627390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.627387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90710.877336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90710.877336                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.673799                       # Cycle average of tags in use
system.l2.tags.total_refs                     1863307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    599775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.106677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      84.824615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.103918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.304651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3998.434606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.976180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8257863                       # Number of tag accesses
system.l2.tags.data_accesses                  8257863                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     38072192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5350400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5350400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       594878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              594945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        83600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       146553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1429202069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1429363038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       146553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           148956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200850079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200850079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200850079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       146553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1429202069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1630213116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    592853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000315276250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5200                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5200                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1170429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      594939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83600                       # Number of write requests accepted
system.mem_ctrls.readBursts                    594939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5344                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18120495750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2964570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29237633250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30561.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49311.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                594939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  146506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       552711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.327980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.046962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.068101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       481230     87.07%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59448     10.76%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8263      1.49%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2275      0.41%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          798      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          371      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       552711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.914808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.365480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.319444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4436     85.31%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          623     11.98%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          127      2.44%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.25%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5200                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.065962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.061994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5029     96.71%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.50%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      2.31%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5200                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37946496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5346752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38076096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5350400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1424.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1429.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26637293000                       # Total gap between requests
system.mem_ctrls.avgGap                      39256.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     37942592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5346752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 146553.286952508963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1424336980.814029455185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200713135.276614040136                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       594878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2076500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  29235556750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 649534945750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34040.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49145.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7769556.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1962279060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1042949490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2104136580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219119940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2102683440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11765834550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        321158880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19518161940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        732.697435                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    737609250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    889460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25011694750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1984134600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1054588755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2129269380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          216974520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2102683440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11755219440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        330132000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19573002135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        734.756096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    761245250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    889460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24988058750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26638764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2458108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2458118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2458108                       # number of overall hits
system.cpu.icache.overall_hits::total         2458118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2458225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2458236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2458225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2458236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71224.576271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71224.576271                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5287000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86672.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86672.131148                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2458108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2458118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2458225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2458236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71224.576271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86672.131148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4916534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4916534                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3509357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3509359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3509357                       # number of overall hits
system.cpu.dcache.overall_hits::total         3509359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2029420                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2029425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2029420                       # number of overall misses
system.cpu.dcache.overall_misses::total       2029425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 131215445439                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 131215445439                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 131215445439                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 131215445439                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5538777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5538784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5538777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5538784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.366402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.366403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.366402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.366403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64656.623784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64656.464486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64656.623784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64656.464486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21361527                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            609255                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.061718                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.222222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176067                       # number of writebacks
system.cpu.dcache.writebacks::total            176067                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1072195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1072195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1072195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1072195                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957225                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65139997505                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65139997505                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65139997505                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65139997505                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172822                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68050.873624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68050.873624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68050.873624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68050.873624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2896207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2896207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2008457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2008462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 130391651500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 130391651500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4904664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4904669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.409499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.409500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64921.306008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64921.144388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1071764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1071764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  64343021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64343021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68691.686070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68691.686070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    823793939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    823793939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39297.521299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39297.521299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    796976005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    796976005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38816.287015                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38816.287015                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164631265418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.165563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4460724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.665024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.165561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12034798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12034798                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164711447690500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41842                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828172                       # Number of bytes of host memory used
host_op_rate                                    72242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   955.98                       # Real time elapsed on the host
host_tick_rate                               83874512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080182                       # Number of seconds simulated
sim_ticks                                 80182272000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1737618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3475224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20009107                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1693104                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21465440                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8399541                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20009107                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11609566                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21921624                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          247444                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1136354                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53630787                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34758085                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1693104                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3024943                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     60420017                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821449                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    150958278                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.343283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.338267                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    136482704     90.41%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5077717      3.36%     93.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1065420      0.71%     94.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2842685      1.88%     96.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1203243      0.80%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       711568      0.47%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335505      0.22%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       214493      0.14%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3024943      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    150958278                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312330     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821449                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.345485                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.345485                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     132386903                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135039670                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7230666                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14697910                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1694681                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4354384                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16373911                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326510                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2976165                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70554                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21921624                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7545430                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             150261949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90056281                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3389362                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.136699                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8407914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8646985                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.561572                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    160364544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.972409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.411590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        134599005     83.93%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1182189      0.74%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1818031      1.13%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1631937      1.02%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2585089      1.61%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2957193      1.84%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1227897      0.77%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1173496      0.73%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13189707      8.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    160364544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2217007                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11380225                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.662707                       # Inst execution rate
system.switch_cpus.iew.exec_refs             34731732                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2974028                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        68989219                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20515276                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       206281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4462110                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    112180339                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      31757704                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3805024                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106274639                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         673949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11200067                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1694681                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12327637                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1671012                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       353142                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3508                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10115618                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2529946                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3508                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1741765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       475242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93714468                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87622189                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683585                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64061769                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.546394                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88066928                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        144563106                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72590483                       # number of integer regfile writes
system.switch_cpus.ipc                       0.187074                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.187074                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1022476      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73374168     66.66%     67.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3244      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32501579     29.53%     97.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3178197      2.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      110079664                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4060693                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036889                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          877793     21.62%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3067931     75.55%     97.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        114969      2.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      113117881                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    385982570                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87622189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    172541205                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          112180339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         110079664                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     60358787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1398006                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     82669694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    160364544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.686434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.625447                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    126743720     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9499719      5.92%     84.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4964048      3.10%     88.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4568802      2.85%     90.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5264163      3.28%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3705897      2.31%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3069115      1.91%     98.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1448024      0.90%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1101056      0.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    160364544                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.686434                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7545430                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1388226                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1459010                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20515276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4462110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        61583771                       # number of misc regfile reads
system.switch_cpus.numCycles                160364544                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        99575176                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13220553                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9262992                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       25463259                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        719054                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     325709262                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126667614                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    154410546                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16122591                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         396732                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1694681                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33693255                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         90140873                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    174784276                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15849                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20328                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22387220                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20272                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            260174801                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           233992982                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        86101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605162                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          86101                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1715677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256804                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1480814                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21929                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1715677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5212830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5212830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5212830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    127642240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    127642240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               127642240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1737606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1737606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1737606                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4839023000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9632584750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  80182272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812237                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3758245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    214912896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              214912896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1767901                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16435456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4570482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.135954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4484381     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  86101      1.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4570482                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3358014000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203871500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1064975                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1064975                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1064975                       # number of overall hits
system.l2.overall_hits::total                 1064975                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1737606                       # number of demand (read+write) misses
system.l2.demand_misses::total                1737606                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1737606                       # number of overall misses
system.l2.overall_misses::total               1737606                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 174252460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174252460500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 174252460500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174252460500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802581                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802581                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.620002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.620002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100283.067911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100283.067911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100283.067911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100283.067911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              256804                       # number of writebacks
system.l2.writebacks::total                    256804                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1737606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1737606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1737606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1737606                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 156876400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156876400500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 156876400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 156876400500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.620002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.620002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90283.067911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90283.067911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90283.067911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90283.067911                       # average overall mshr miss latency
system.l2.replacements                        1767901                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       555433                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           555433                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       555433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       555433                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        55818                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55818                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47473                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21929                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1848260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1848260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.315971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84283.825072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84283.825072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1628970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1628970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.315971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74283.825072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74283.825072                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1017502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1017502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1715677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1715677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 172404200500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 172404200500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.627722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100487.562927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100487.562927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1715677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1715677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 155247430500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155247430500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.627722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.627722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90487.562927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90487.562927                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5580290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1771997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.149153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      93.449955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4002.550045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.977185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24188549                       # Number of tag accesses
system.l2.tags.data_accesses                 24188549                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80182272000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    111206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16435456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16435456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1737606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1737606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       256804                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1386924830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1386924830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204976182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204976182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204976182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1386924830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1591901013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1730448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000313982750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3432378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1737606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256804                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1737606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   213                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            104839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52558716750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8652240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             85004616750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30372.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49122.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   286540                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1737606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  568622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  645689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  414550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  101587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1617535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.620330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.239113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.267897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1403531     86.77%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       177882     11.00%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25072      1.55%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6738      0.42%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2428      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          986      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          444      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          226      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          228      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1617535                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.402993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.106174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.756939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11400     71.39%     71.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1329      8.32%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          532      3.33%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          488      3.06%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          464      2.91%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          450      2.82%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          380      2.38%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          377      2.36%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          228      1.43%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          144      0.90%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           81      0.51%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           45      0.28%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           22      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           13      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            7      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.392400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15430     96.63%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      0.57%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              330      2.07%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              108      0.68%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110748672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  458112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16422400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111206784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16435456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1381.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1386.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80183597500                       # Total gap between requests
system.mem_ctrls.avgGap                      40204.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    110748672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16422400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1381211447.837247610092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204813353.255941659212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1737606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       256804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  85004616750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1972158041250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48920.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7679623.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5761415940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3062284170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6156979080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          671151060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6329562720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35371034790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1003858080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58356285840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        727.795364                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2316109000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2677480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75188683000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5787769680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3076261155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6198419640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          668300940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6329562720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35320000980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1046833920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58427149035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        728.679140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2427598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2677480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75077193750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   106821036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10003538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10003548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10003538                       # number of overall hits
system.cpu.icache.overall_hits::total        10003548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10003655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10003666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10003655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10003666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71224.576271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71224.576271                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5287000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5287000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86672.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86672.131148                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10003538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10003548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10003655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10003666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71224.576271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5287000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86672.131148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86672.131148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10003610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          161348.548387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.039542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20007394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20007394                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14407109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14407111                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14407109                       # number of overall hits
system.cpu.dcache.overall_hits::total        14407111                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8064441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8064446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8064441                       # number of overall misses
system.cpu.dcache.overall_misses::total       8064446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 517679521902                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 517679521902                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 517679521902                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 517679521902                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22471550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22471557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22471550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22471557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.358873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.358873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.358873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.358873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64192.858737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64192.818937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64192.858737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64192.818937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     81720598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2458                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2316879                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              48                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.271845                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.208333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       731500                       # number of writebacks
system.cpu.dcache.writebacks::total            731500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4304635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4304635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4304635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4304635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 255133434113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 255133434113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 255133434113                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 255133434113                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167314                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67858.137923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67858.137923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67858.137923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67858.137923                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758787                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11931460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11931460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7973817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7973822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 514317401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 514317401000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19905277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19905282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.400588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.400588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64500.778109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64500.737664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4302921                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4302921                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 251885189000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 251885189000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68616.814260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68616.814260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3362120902                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3362120902                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37099.674501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37099.674501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3248245113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3248245113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36534.080677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36534.080677                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164711447690500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.663970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18166922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.831871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.663969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48702925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48702925                       # Number of data accesses

---------- End Simulation Statistics   ----------
