// Seed: 482918485
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  if (id_1) begin
    assign id_3 = id_0;
  end
endmodule
module module_1 (
    id_1
);
  inout id_1;
  logic id_3;
  logic id_4;
endmodule
