// Seed: 267673263
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4
);
  assign id_6[1] = 1;
  wire id_7;
  integer id_8 (
      .id_0 (1),
      .id_1 (id_3),
      .id_2 (id_6),
      .id_3 (1),
      .id_4 (1),
      .id_5 (1),
      .id_6 ((({id_1, id_1}))),
      .id_7 (id_6),
      .id_8 (id_1),
      .id_9 (1),
      .id_10(1 + 1 - 1),
      .id_11(""),
      .id_12((1'd0 !=? !id_3)),
      .id_13(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1
    , id_6,
    output tri id_2,
    inout supply0 id_3,
    output tri0 id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_0
  );
endmodule
