# 4-bit ALU Design using Verilog HDL

## ğŸ“Œ Overview
This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL.

The ALU performs both arithmetic and logical operations based on a 3-bit selection input.

## âš™ï¸ Operations Supported

| sel | Operation |
|------|-----------|
| 000 | Addition |
| 001 | Subtraction |
| 010 | AND |
| 011 | OR |
| 100 | XOR |
| 101 | NAND |
| 110 | NOR |
| 111 | XNOR |

## ğŸ›  Files Included
- alu.v â†’ RTL design file
- alu_tb.v â†’ Testbench for verification

## ğŸ¯ Tools Used
- Verilog HDL
- Online simulator (EDA Playground)

## ğŸ“š Author
Pallavi â€“ B.Tech ECE (VLSI Enthusiast)
