\hypertarget{stm32h7xx__hal__sram_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+hal\+\_\+sram.h File Reference}
\label{stm32h7xx__hal__sram_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sram.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sram.h}}


Header file of SRAM HAL module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+ll\+\_\+fmc.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SRAM handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_r_a_m___exported___macros_ga55d23fcccd3a3a2c9280fcddc691068a}{\+\_\+\+\_\+\+HAL\+\_\+\+SRAM\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset SRAM handle state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\+\_\+\+SRAM\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+ERROR}} = 0x03U
, \newline
\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\+\_\+\+SRAM\+\_\+\+STATE\+\_\+\+PROTECTED}} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL SRAM State structures definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga5842df0a34a446fcd9a12f2857038ccd}{HAL\+\_\+\+SRAM\+\_\+\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$Timing, \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$Ext\+Timing)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_gabadc6ca2f2ff6332e22ff01d704282c0}{HAL\+\_\+\+SRAM\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga2510895288240fa3b7c4a1e3310abf10}{HAL\+\_\+\+SRAM\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga41873884e9e602b9b3e44659ed7c5931}{HAL\+\_\+\+SRAM\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+8b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint8\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+8b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint8\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+16b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint16\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+16b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint16\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+32b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+32b}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}{HAL\+\_\+\+SRAM\+\_\+\+Read\+\_\+\+DMA}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Dst\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}{HAL\+\_\+\+SRAM\+\_\+\+Write\+\_\+\+DMA}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram, uint32\+\_\+t $\ast$p\+Address, uint32\+\_\+t $\ast$p\+Src\+Buffer, uint32\+\_\+t Buffer\+Size)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Cplt\+Callback}} (\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$hmdma)
\item 
void \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\+\_\+\+SRAM\+\_\+\+DMA\+\_\+\+Xfer\+Error\+Callback}} (\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$hmdma)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga52f56b344b30d6756152f6789d90dc16}{HAL\+\_\+\+SRAM\+\_\+\+Write\+Operation\+\_\+\+Enable}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga4bfd376d61a63cea7c845753cca4f3e7}{HAL\+\_\+\+SRAM\+\_\+\+Write\+Operation\+\_\+\+Disable}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\item 
\mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\+\_\+\+SRAM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_r_a_m___exported___functions___group4_gacbdc09f3583e442e2b56ef5906721fc8}{HAL\+\_\+\+SRAM\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\+\_\+\+Handle\+Type\+Def}} $\ast$hsram)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SRAM HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

