{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732047345855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732047345857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:15:44 2024 " "Processing started: Tue Nov 19 15:15:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732047345857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732047345857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monocicle -c monocicle " "Command: quartus_sta monocicle -c monocicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732047345857 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732047346464 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1732047349043 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1732047349043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047349207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047349207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732047350763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monocicle.sdc " "Synopsys Design Constraints File file not found: 'monocicle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732047350937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047350938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732047350947 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732047350947 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732047350947 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732047350947 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732047350947 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732047350967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732047350971 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732047350975 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732047351031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732047351227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732047351227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.176 " "Worst-case setup slack is -9.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.176             -35.670 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -9.176             -35.670 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.340            -413.939 clk  " "   -8.340            -413.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.066            -120.409 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -6.066            -120.409 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.672             -48.766 clk50  " "   -2.672             -48.766 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047351233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk50  " "    0.280               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 clk  " "    0.737               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.218               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.771               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    1.771               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047351268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047351280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047351291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.523 " "Worst-case minimum pulse width slack is -0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523             -50.198 clk  " "   -0.523             -50.198 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.491 clk50  " "   -0.394             -14.491 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.133 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -0.394             -11.133 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.176 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -0.064              -0.176 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047351299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047351299 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732047351377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732047351479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732047357048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732047357444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732047357534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732047357534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.151 " "Worst-case setup slack is -9.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.151             -35.638 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -9.151             -35.638 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.128            -408.660 clk  " "   -8.128            -408.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.089            -121.443 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -6.089            -121.443 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321             -42.200 clk50  " "   -2.321             -42.200 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047357540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 clk50  " "    0.006               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 clk  " "    0.688               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.276               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.622               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    1.622               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047357573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047357597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047357615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.499 " "Worst-case minimum pulse width slack is -0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499             -48.571 clk  " "   -0.499             -48.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.314 clk50  " "   -0.394             -13.314 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.950 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -0.394             -10.950 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.252 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -0.083              -0.252 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047357629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047357629 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732047357677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732047358133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732047362926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732047363299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732047363335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732047363335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.326 " "Worst-case setup slack is -5.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.326             -20.621 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -5.326             -20.621 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.727            -231.042 clk  " "   -4.727            -231.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192             -63.457 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -3.192             -63.457 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -37.809 clk50  " "   -2.022             -37.809 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047363342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk50  " "    0.170               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clk  " "    0.429               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.683               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    1.177               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047363380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047363403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047363422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.640 " "Worst-case minimum pulse width slack is -0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640             -51.823 clk  " "   -0.640             -51.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -9.971 clk50  " "   -0.390              -9.971 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.057               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    0.211               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047363431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047363431 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732047363480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732047364008 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732047364037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732047364037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.845 " "Worst-case setup slack is -4.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845             -18.853 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "   -4.845             -18.853 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.157            -203.020 clk  " "   -4.157            -203.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -59.940 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -3.007             -59.940 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -29.663 clk50  " "   -1.596             -29.663 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047364047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk50  " "    0.152               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clk  " "    0.390               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.623               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    1.019               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047364088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047364099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732047364109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.663 " "Worst-case minimum pulse width slack is -0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663             -54.746 clk  " "   -0.663             -54.746 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431             -12.211 clk50  " "   -0.431             -12.211 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.083               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\]  " "    0.216               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732047364119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732047364119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732047368385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732047368427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732047368648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:16:08 2024 " "Processing ended: Tue Nov 19 15:16:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732047368648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732047368648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732047368648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732047368648 ""}
