
*** Running vivado
    with args -log fir8_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 566.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 688.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 688.055 ; gain = 386.750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 709.703 ; gain = 21.648

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fc481cbc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.242 ; gain = 521.539

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc481cbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc481cbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 118b69150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 118b69150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 118b69150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 118b69150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1413.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dd6b42d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1413.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-33.968 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1dd6b42d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1554.004 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dd6b42d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.004 ; gain = 140.406

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dd6b42d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1dd6b42d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.004 ; gain = 865.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive AltSpreadLogic_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/sel[8]) which is driven by a register (dds_sine_i3/r_nco_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/sel[9]) which is driven by a register (dds_sine_i3/r_nco_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/sel[10]) which is driven by a register (dds_sine_i3/r_nco_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/sel[11]) which is driven by a register (dds_sine_i3/r_nco_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/sel[12]) which is driven by a register (dds_sine_i3/r_nco_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/sel[0]) which is driven by a register (dds_sine_i3/r_nco_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/sel[1]) which is driven by a register (dds_sine_i3/r_nco_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/sel[2]) which is driven by a register (dds_sine_i3/r_nco_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/sel[3]) which is driven by a register (dds_sine_i3/r_nco_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/sel[4]) which is driven by a register (dds_sine_i3/r_nco_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/sel[5]) which is driven by a register (dds_sine_i3/r_nco_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/sel[6]) which is driven by a register (dds_sine_i3/r_nco_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/sel[7]) which is driven by a register (dds_sine_i3/r_nco_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/sel[8]) which is driven by a register (dds_sine_i3/r_nco_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/sel[9]) which is driven by a register (dds_sine_i3/r_nco_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/sel[10]) which is driven by a register (dds_sine_i3/r_nco_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/sel[11]) which is driven by a register (dds_sine_i3/r_nco_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/sel[12]) which is driven by a register (dds_sine_i3/r_nco_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/sel[6]) which is driven by a register (dds_sine_i3/r_nco_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/sel[7]) which is driven by a register (dds_sine_i3/r_nco_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/sel[9]) which is driven by a register (dds_sine_i3/r_nco_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/sel[10]) which is driven by a register (dds_sine_i3/r_nco_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/sel[11]) which is driven by a register (dds_sine_i3/r_nco_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/sel[12]) which is driven by a register (dds_sine_i3/r_nco_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/sel[0]) which is driven by a register (dds_sine_i3/r_nco_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/sel[1]) which is driven by a register (dds_sine_i3/r_nco_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/sel[2]) which is driven by a register (dds_sine_i3/r_nco_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/sel[3]) which is driven by a register (dds_sine_i3/r_nco_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/sel[4]) which is driven by a register (dds_sine_i3/r_nco_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/sel[5]) which is driven by a register (dds_sine_i3/r_nco_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/sel[6]) which is driven by a register (dds_sine_i3/r_nco_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/sel[7]) which is driven by a register (dds_sine_i3/r_nco_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/sel[8]) which is driven by a register (dds_sine_i3/r_nco_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'AltSpreadLogic_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e241b91f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1554.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f099ce3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.863 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176483990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176483990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 176483990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c2406841

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18821d13e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1aeb653d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1aeb653d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1628ee1a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd16a7b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8a57305

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2240f37

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20a70a9b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19e78ab51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19e78ab51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 157904e82

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2576b9fe3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2576b9fe3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c455767f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2c455767f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.786. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b564dd3e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000
Ending Placer Task | Checksum: 15d56046e

Time (s): cpu = 00:03:06 ; elapsed = 00:03:16 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:17 . Memory (MB): peak = 1554.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1554.004 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-46.920 |
Phase 1 Physical Synthesis Initialization | Checksum: 24ec70374

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 24ec70374

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-46.920 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 24ec70374

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][1].  Re-placed instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][9].  Re-placed instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7].  Did not re-place instance fir_filter_i4/p_data_reg[0][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5].  Did not re-place instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4].  Did not re-place instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8].  Did not re-place instance fir_filter_i4/p_data_reg[0][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12].  Did not re-place instance fir_filter_i4/p_data_reg[0][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][1].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-663] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Re-placed instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5].  Did not re-place instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4].  Did not re-place instance fir_filter_i4/p_data_reg[4][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8].  Did not re-place instance fir_filter_i4/p_data_reg[4][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][2].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][0]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-46.920 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 2532d153f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 2532d153f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 6 Rewire | Checksum: 2532d153f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 15 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg[0][12]. Replicated 1 times.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[4][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-46.920 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 11541a8f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 11541a8f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1].  Did not re-place instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7].  Did not re-place instance fir_filter_i4/p_data_reg[0][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5].  Did not re-place instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4].  Did not re-place instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8].  Did not re-place instance fir_filter_i4/p_data_reg[0][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][1].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-663] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Re-placed instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5].  Did not re-place instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4].  Did not re-place instance fir_filter_i4/p_data_reg[4][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8].  Did not re-place instance fir_filter_i4/p_data_reg[4][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][2].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][0]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-46.920 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 11 Rewire | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 1895992a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1].  Did not re-place instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7].  Did not re-place instance fir_filter_i4/p_data_reg[0][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5].  Did not re-place instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4].  Did not re-place instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8].  Did not re-place instance fir_filter_i4/p_data_reg[0][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][1].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5].  Did not re-place instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4].  Did not re-place instance fir_filter_i4/p_data_reg[4][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8].  Did not re-place instance fir_filter_i4/p_data_reg[4][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][2].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][0]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 17 Rewire | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'dds_sine_i3/lut_addr_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 8 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 80 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 80 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-44.632 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 13fd5d9a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_15_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_15
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_14_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_14
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][13].  Did not re-place instance fir_filter_i4/p_data_reg[4][13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_12_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_12
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][0].  Did not re-place instance fir_filter_i4/p_data_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][2].  Did not re-place instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_13_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_13
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][1].  Did not re-place instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][3].  Did not re-place instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][7].  Did not re-place instance fir_filter_i4/p_data_reg[0][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][11].  Did not re-place instance fir_filter_i4/p_data_reg[0][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][5].  Did not re-place instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][9].  Did not re-place instance fir_filter_i4/p_data_reg[0][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][4].  Did not re-place instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][6].  Did not re-place instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][10].  Did not re-place instance fir_filter_i4/p_data_reg[0][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][8].  Did not re-place instance fir_filter_i4/p_data_reg[0][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_11_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_11
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][12]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[0][12]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_10_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_10
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_8_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][7].  Did not re-place instance fir_filter_i4/p_data_reg[4][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][10].  Did not re-place instance fir_filter_i4/p_data_reg[4][10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][3].  Did not re-place instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][1].  Did not re-place instance fir_filter_i4/p_data_reg[4][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][0].  Did not re-place instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][5].  Did not re-place instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][4].  Did not re-place instance fir_filter_i4/p_data_reg[4][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][6].  Did not re-place instance fir_filter_i4/p_data_reg[4][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][9].  Did not re-place instance fir_filter_i4/p_data_reg[4][9]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][11].  Did not re-place instance fir_filter_i4/p_data_reg[4][11]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][8].  Did not re-place instance fir_filter_i4/p_data_reg[4][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][12].  Did not re-place instance fir_filter_i4/p_data_reg[4][12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_9_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_9
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][1].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[0][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[2]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[2]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[1].  Did not re-place instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_6_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_5_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][2].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][0].  Did not re-place instance fir_filter_i4/r_coeff_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[6]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[6]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[10]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[10]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_2_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_3_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/o_data[14]_i_4_n_0.  Did not re-place instance fir_filter_i4/o_data[14]_i_4
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 10357ad5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 10357ad5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 10357ad5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-44.632 |
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg[0][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg[0][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__7_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__6_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[0][13].  Did not re-place instance fir_filter_i4/p_data_reg[0][13]
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg[0][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__7_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[0].  Did not re-place instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-702] Processed net fir_filter_i4/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-44.632 |
Phase 32 Critical Path Optimization | Checksum: 20a0cb7e2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 20a0cb7e2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1554.004 ; gain = 0.000

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-2.643 | TNS=-44.632 | WHS=-2.632 | THS=-205.726 |
INFO: [Physopt 32-45] Identified 6 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 3 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 3 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-2.643 | TNS=-44.632 | WHS=0.138 | THS=0.000 |
Phase 34 Hold Fix Optimization | Checksum: 1a1b8348d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1554.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.643 | TNS=-44.632 | WHS=0.138 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     4  |           0  |           4  |  00:00:13  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           3  |  00:00:02  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.143  |          2.288  |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
|  Total                   |          0.143  |          2.288  |            1  |              0  |                    13  |           0  |          32  |  00:00:20  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          2.770  |        205.726  |           3  |          0  |               3  |           0  |           1  |  00:00:00  |
|  Total                      |          2.770  |        205.726  |           3  |          0  |               3  |           0  |           1  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.004 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1574dec88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
525 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1554.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1554.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_physopt.dcp' has been generated.
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8ffd0517 ConstDB: 0 ShapeSum: 863792b5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff9e16da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1567.641 ; gain = 13.637
Post Restoration Checksum: NetGraph: 612d5d25 NumContArr: 9e70b9b5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff9e16da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1567.641 ; gain = 13.637

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff9e16da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.621 ; gain = 19.617

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff9e16da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.621 ; gain = 19.617
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1eb85cf2a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.113 ; gain = 25.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.618 | TNS=-44.200| WHS=-0.129 | THS=-3.620 |

Phase 2 Router Initialization | Checksum: 2545a8488

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.113 ; gain = 25.109

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 618
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 618
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2bba0f07e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.594 ; gain = 25.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.530 | TNS=-40.446| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21097ee15

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.525 | TNS=-38.539| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ee4946a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.524 | TNS=-38.517| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23dc9d95e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-38.537| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1361935ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
Phase 4 Rip-up And Reroute | Checksum: 1361935ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ae5704f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.452 | TNS=-37.365| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 179604d36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 179604d36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
Phase 5 Delay and Skew Optimization | Checksum: 179604d36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16171ad84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.445 | TNS=-37.189| WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16171ad84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
Phase 6 Post Hold Fix | Checksum: 16171ad84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: bc5bde82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.445 | TNS=-37.189| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: bc5bde82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.17731 %
  Global Horizontal Routing Utilization  = 0.281624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: bc5bde82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.598 ; gain = 25.594

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: bc5bde82

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26e62441

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.605 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.446. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 167509342

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1581.605 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 26e62441

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: a10d8786

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602
Post Restoration Checksum: NetGraph: 89ba6b1 NumContArr: 3f122ae5 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 47add196

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 47add196

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 47add196

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 19ea4952f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.446 | TNS=-37.206| WHS=0.131  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 19ea4952f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.605 ; gain = 27.602
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 1d103fb48

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.524 | TNS=-38.457| WHS=-0.129 | THS=-3.620 |

Phase 13 Router Initialization | Checksum: 1886fe344

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.17731 %
  Global Horizontal Routing Utilization  = 0.281624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 1886fe344

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.524 | TNS=-38.453| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 16613428f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-38.486| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1b36157bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
Phase 15 Rip-up And Reroute | Checksum: 1b36157bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1c1e1b3d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.445 | TNS=-37.189| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 12010b3a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 12010b3a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
Phase 16 Delay and Skew Optimization | Checksum: 12010b3a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: aaacf31e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.438 | TNS=-37.077| WHS=0.131  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: aaacf31e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
Phase 17 Post Hold Fix | Checksum: aaacf31e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 135e66e20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.438 | TNS=-37.077| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 135e66e20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.176274 %
  Global Horizontal Routing Utilization  = 0.282015 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 135e66e20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1581.605 ; gain = 27.602

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 135e66e20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1582.945 ; gain = 28.941

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 135e66e20

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1582.945 ; gain = 28.941

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.438 | TNS=-37.086| WHS=0.131  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: d2d97ece

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1582.945 ; gain = 28.941
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1582.945 ; gain = 28.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
556 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1582.945 ; gain = 28.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1582.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_231/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
570 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 15:21:25 2020...
