INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab 1/Lab 1.srcs/sources_1/new/Lab 1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab 1/Lab 1.srcs/sim_1/new/test_simple_boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_control_module_simulation
