// Seed: 1608639067
module module_0 ();
  wire id_1;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    output wand id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    input supply1 module_1,
    input wire id_8,
    output tri1 id_9
);
  assign id_2 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  tri0  id_1,
    output tri1  id_2
);
  always id_0 <= #1 id_1;
  module_0 modCall_1 ();
endmodule
