#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 25 00:03:21 2018
# Process ID: 13740
# Current directory: E:/vendor/test_show
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13116 E:\vendor\test_show\test_show.xpr
# Log file: E:/vendor/test_show/vivado.log
# Journal file: E:/vendor/test_show\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vendor/test_show/test_show.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 834.434 ; gain = 123.738
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/display_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_num
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 834.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ddfe0c1912ed49a68129bd9bc97d86df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display_num
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/vendor/test_show/test_show.sim/sim_1/behav/xsim/xsim.dir/show_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim/xsim.dir/show_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 25 00:06:03 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.836 ; gain = 0.180
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 25 00:06:03 2018...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:05:24 . Memory (MB): peak = 834.434 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:05:32 . Memory (MB): peak = 834.434 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ddfe0c1912ed49a68129bd9bc97d86df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 847.133 ; gain = 12.473
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 890.148 ; gain = 1.781
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/display_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_num
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ddfe0c1912ed49a68129bd9bc97d86df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display_num
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 890.148 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/display_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_num
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ddfe0c1912ed49a68129bd9bc97d86df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display_num
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 890.148 ; gain = 0.000
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/display_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_num
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/test_show/test_show.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ddfe0c1912ed49a68129bd9bc97d86df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display_num
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vendor/test_show/test_show.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 890.148 ; gain = 0.000
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 01:45:34 2018...
