
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_valid$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.18    0.38 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.29    0.29    0.25    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    0.64 ^ output_valid$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ output_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: rd_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.04    0.06    0.37    0.37 v rd_ptr[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[4] (net)
                  0.11    0.00    0.37 v _605_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.18    0.55 v _605_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _149_ (net)
                  0.07    0.00    0.55 v rd_ptr[4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.55   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.18    0.38 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.29    0.29    0.25    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    0.64 ^ output_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ output_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.15    0.16    0.56    0.56 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  0.33    0.00    0.56 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.20    0.76 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.24    0.00    0.76 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    1.00 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _301_ (net)
                  0.18    0.00    1.00 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.42    1.42 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _303_ (net)
                  0.21    0.00    1.42 ^ _321_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.21    1.63 ^ _321_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _159_ (net)
                  0.10    0.00    1.63 ^ _322_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.11    1.74 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _160_ (net)
                  0.15    0.00    1.74 v _323_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.36    2.10 ^ _323_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _161_ (net)
                  0.10    0.00    2.10 ^ _324_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    2.35 ^ _324_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _162_ (net)
                  0.30    0.00    2.35 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.09    0.22    0.18    2.53 v _325_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         net19 (net)
                  0.22    0.00    2.53 v _618_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.21    2.74 v _618_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net14 (net)
                  0.06    0.00    2.74 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.68    3.42 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.14    0.00    3.42 v almost_full (out)
                                  3.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.04    0.17    0.18    0.38 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.29    0.29    0.25    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.29    0.00    0.64 ^ output_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ output_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.15    0.16    0.56    0.56 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[2] (net)
                  0.33    0.00    0.56 ^ _338_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.24    0.20    0.76 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _171_ (net)
                  0.24    0.00    0.76 v _339_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    1.00 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _301_ (net)
                  0.18    0.00    1.00 v _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.21    0.42    1.42 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _303_ (net)
                  0.21    0.00    1.42 ^ _321_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.21    1.63 ^ _321_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _159_ (net)
                  0.10    0.00    1.63 ^ _322_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.15    0.11    1.74 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _160_ (net)
                  0.15    0.00    1.74 v _323_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.10    0.36    2.10 ^ _323_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _161_ (net)
                  0.10    0.00    2.10 ^ _324_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    2.35 ^ _324_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _162_ (net)
                  0.30    0.00    2.35 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.09    0.22    0.18    2.53 v _325_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         net19 (net)
                  0.22    0.00    2.53 v _618_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.21    2.74 v _618_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net14 (net)
                  0.06    0.00    2.74 v output13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.68    3.42 v output13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.14    0.00    3.42 v almost_full (out)
                                  3.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.0758798122406006

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7414

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2793673872947693

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9571

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.56    0.56 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.20    0.76 v _338_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.00 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.42    1.42 ^ _622_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.30    1.73 v _320_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    1.92 v _328_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.24    2.17 v _330_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.22    2.39 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.47    2.86 ^ _377_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.28    3.14 v _417_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.33    3.47 ^ _613_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    3.47 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.47   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -3.47   data arrival time
---------------------------------------------------------
           6.39   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v rd_ptr[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    0.55 v _605_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    0.55 v rd_ptr[4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.55   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_ptr[4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.4234

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.3766

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
186.265117

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.73e-02   6.25e-03   9.01e-08   3.36e-02  37.5%
Combinational          3.95e-02   1.66e-02   1.05e-07   5.60e-02  62.5%
Clock                  0.00e+00   0.00e+00   3.50e-07   3.50e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.68e-02   2.28e-02   5.45e-07   8.96e-02 100.0%
                          74.6%      25.4%       0.0%
