<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>In a Project</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="previous" HREF="SIPO_node4.html">
<LINK REL="next" HREF="SIPO_node7.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="SIPO_node7.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="SIPO_node2.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="SIPO_node5.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html59"
  HREF="SIPO_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="SIPO_node7.html">Architecture</A>
<B> Up:</B> <A
 HREF="SIPO_node2.html">Usage</A>
<B> Previous:</B> <A
 HREF="SIPO_node5.html">fusesoc_info Depenecies</A>
 &nbsp; <B>  <A ID="tex2html60"
  HREF="SIPO_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H2><A ID="SECTION00023000000000000000">
In a Project</A>
</H2>

<P>
This core is meant to be used on the same clock domain as the input parallel data. The serial input rate is set by the enable.
The enable should only be pulsed for one clock cycle. If the clock is the rate the enable should be tied high. Load has to be
used to get the ouput data and reset the input count. The data count allows other cores to know what bit currently being
input from the core. On load no data as been input to the register so the count is reset to 0. Once enable is toggeled the count
will increment and indicates how many bits of the word are contained in the register.

<OL>
<LI>Set ena to 1 at rising clock edge for one clock cycle
</LI>
<LI>Continue till the counter hits the number of bits needed.
</LI>
<LI>Read the parallel data output to capture data.
</LI>
<LI>Assert load to 1 to restart counter and clear parallel register.
</LI>
</OL>

<P>
Adding the core to a fusesoc project, outside of adding the verilog module to your code, requires it is added as dependency.
Example:
<TABLE FRAME="VOID" CELLPADDING="4"><TR><TD>
<PRE>
  dep:
    depend:
      - "&gt;=AFRL:simple:sipo:1.0.0"
</PRE>
</TD></TR></TABLE>

<P>
Module instantion:
<TABLE FRAME="VOID" CELLPADDING="4"><TR><TD>
<PRE>
    sipo #(
      .BUS_WIDTH(4)
    ) inst_sipo (
      .clk(clk),
      .rstn(rstn),
      .ena(ena),
      .load(load),
      .pdata(pdata),
      .sdata(sdata),
      .dcount(dcount)
    );
</PRE>
</TD></TR></TABLE>

<P>
<BR><HR>

</BODY>
</HTML>
