This architecture has 31 counters.
Counter tags(name, type<, options>):
FIXC0, Fixed counters, KERNEL|ANYTHREAD
FIXC1, Fixed counters, KERNEL|ANYTHREAD
FIXC2, Fixed counters, KERNEL|ANYTHREAD
PMC0, Core-local general purpose counters, EDGEDETECT|THRESHOLD|INVERT|KERNEL|ANYTHREAD|IN_TRANSACTION
PMC1, Core-local general purpose counters, EDGEDETECT|THRESHOLD|INVERT|KERNEL|ANYTHREAD|IN_TRANSACTION
PMC2, Core-local general purpose counters, EDGEDETECT|THRESHOLD|INVERT|KERNEL|ANYTHREAD|IN_TRANSACTION|IN_TRANSACTION_ABORTED
PMC3, Core-local general purpose counters, EDGEDETECT|THRESHOLD|INVERT|KERNEL|ANYTHREAD|IN_TRANSACTION
TMP0, Thermal
VTG0, Voltage of hardware thread
PWR0, Energy/Power counters (RAPL)
PWR1, Energy/Power counters (RAPL)
PWR2, Energy/Power counters (RAPL)
PWR3, Energy/Power counters (RAPL)
PWR4, Energy/Power counters (RAPL)
UBOXFIX, System Configuration box fixed counter
UBOX0, System Configuration box, EDGEDETECT|THRESHOLD|INVERT
UBOX1, System Configuration box, EDGEDETECT|THRESHOLD|INVERT
CBOX0C0, Caching Agent box 0, EDGEDETECT|THRESHOLD|INVERT
CBOX0C1, Caching Agent box 0, EDGEDETECT|THRESHOLD|INVERT
CBOX1C0, Caching Agent box 1, EDGEDETECT|THRESHOLD|INVERT
CBOX1C1, Caching Agent box 1, EDGEDETECT|THRESHOLD|INVERT
CBOX2C0, Caching Agent box 2, EDGEDETECT|THRESHOLD|INVERT
CBOX2C1, Caching Agent box 2, EDGEDETECT|THRESHOLD|INVERT
MBOX0C0, Memory Controller 0 Channel 0
MBOX0C1, Memory Controller 0 Channel 0
MBOX0C2, Memory Controller 0 Channel 0
MBOX0TMP0, PP0/PP1 Temperature Sensor
MBOX0TMP1, PP0/PP1 Temperature Sensor
MPERF, Perf counters
APERF, Perf counters
PPERF, Perf counters



This architecture has 445 events.
Event tags (tag, id, umask, counters<, options>):
TEMP_CORE, 0x0, 0x0, TMP0
PWR_PKG_ENERGY, 0x2, 0x0, PWR0
PWR_PP0_ENERGY, 0x1, 0x0, PWR1
PWR_PP1_ENERGY, 0x4, 0x0, PWR2
PWR_DRAM_ENERGY, 0x3, 0x0, PWR3
PWR_PLATFORM_ENERGY, 0x5, 0x0, PWR4
INSTR_RETIRED_ANY, 0x0, 0x0, FIXC0
CPU_CLK_UNHALTED_CORE, 0x0, 0x0, FIXC1
CPU_CLK_UNHALTED_REF, 0x0, 0x0, FIXC2
ICACHE_16B_IFDATA_STALL, 0x80, 0x4, PMC
ICACHE_64B_IFTAG_HIT, 0x83, 0x1, PMC
ICACHE_64B_IFTAG_MISS, 0x83, 0x2, PMC
ICACHE_64B_IFTAG_ALL, 0x83, 0x3, PMC
ICACHE_64B_IFTAG_STALL, 0x83, 0x4, PMC
CPU_CLOCK_UNHALTED_THREAD_P, 0x3C, 0x0, PMC
CPU_CLOCK_UNHALTED_THREAD_P_ANY, 0x3C, 0x0, PMC, ANYTHREAD=0x1
CPU_CLOCK_UNHALTED_REF_XCLK, 0x3C, 0x1, PMC
CPU_CLOCK_UNHALTED_REF_XCLK_ANY, 0x3C, 0x1, PMC, ANYTHREAD=0x1
CPU_CLOCK_UNHALTED_ONE_THREAD_ACTIVE, 0x3C, 0x2, PMC
CPU_CLOCK_UNHALTED_TOTAL_CYCLES, 0x3C, 0x0, PMC, THRESHOLD=0x2|INVERT=0x1
BACLEARS_ANY, 0xE6, 0x1, PMC
ITLB_FLUSH, 0xAE, 0x1, PMC
ILD_STALL_LCP, 0x87, 0x1, PMC
IDQ_UOPS_NOT_DELIVERED_CORE, 0x9C, 0x1, PMC
IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE, 0x9C, 0x1, PMC, THRESHOLD=0x4
IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE, 0x9C, 0x1, PMC, THRESHOLD=0x3
IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE, 0x9C, 0x1, PMC, THRESHOLD=0x2
IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE, 0x9C, 0x1, PMC, THRESHOLD=0x1
IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK, 0x9C, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1
DSB2MITE_SWITCHES_PENALTY_CYCLES, 0xAB, 0x2, PMC
INT_MISC_RECOVERY_CYCLES, 0xD, 0x1, PMC
INT_MISC_RECOVERY_COUNT, 0xD, 0x1, PMC, EDGEDETECT=0x1
INT_MISC_RECOVERY_CYCLES_ANY, 0xD, 0x1, PMC, ANYTHREAD=0x1
INT_MISC_RECOVERY_COUNT_ANY, 0xD, 0x1, PMC, ANYTHREAD=0x1|EDGEDETECT=0x1
INT_MISC_CLEAR_RESTEER_CYCLES, 0xD, 0x80, PMC
INT_MISC_CLEAR_RESTEER_COUNT, 0xD, 0x80, PMC, EDGEDETECT=0x1
RESOURCE_STALLS_ANY, 0xA2, 0x1, PMC
RESOURCE_STALLS_SB, 0xA2, 0x8, PMC
PARTIAL_RAT_STALLS_SCOREBOARD, 0x59, 0x1, PMC
UOPS_ISSUED_ANY, 0xE, 0x1, PMC
UOPS_ISSUED_VECTOR_WIDTH_MISMATCH, 0xE, 0x2, PMC
UOPS_ISSUED_SLOW_LEA, 0xE, 0x20, PMC
UOPS_ISSUED_USED_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0x1
UOPS_ISSUED_STALL_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1
UOPS_ISSUED_TOTAL_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0xA|INVERT=0x1
UOPS_ISSUED_CORE_USED_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0x1|ANYTHREAD=0x1
UOPS_ISSUED_CORE_STALL_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1|ANYTHREAD=0x1
UOPS_ISSUED_CORE_TOTAL_CYCLES, 0xE, 0x1, PMC, THRESHOLD=0xA|INVERT=0x1|ANYTHREAD=0x1
UOPS_ISSUED_CYCLES_GE_1_UOPS_EXEC, 0xE, 0x1, PMC, THRESHOLD=0x1
UOPS_ISSUED_CYCLES_GE_2_UOPS_EXEC, 0xE, 0x1, PMC, THRESHOLD=0x2
UOPS_ISSUED_CYCLES_GE_3_UOPS_EXEC, 0xE, 0x1, PMC, THRESHOLD=0x3
UOPS_ISSUED_CYCLES_GE_4_UOPS_EXEC, 0xE, 0x1, PMC, THRESHOLD=0x4
UOPS_ISSUED_CYCLES_GE_5_UOPS_EXEC, 0xE, 0x1, PMC, THRESHOLD=0x5
TX_EXEC_MISC1, 0x5D, 0x1, PMC
TX_EXEC_MISC2, 0x5D, 0x2, PMC
TX_EXEC_MISC3, 0x5D, 0x4, PMC
TX_EXEC_MISC4, 0x5D, 0x8, PMC
TX_EXEC_MISC5, 0x5D, 0x10, PMC
RS_EVENTS_EMPTY_CYCLES, 0x5E, 0x1, PMC
RS_EVENTS_EMPTY_END, 0x5E, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1|EDGEDETECT=0x1
HLE_RETIRED_START, 0xC8, 0x1, PMC
HLE_RETIRED_COMMIT, 0xC8, 0x2, PMC
HLE_RETIRED_ABORTED, 0xC8, 0x4, PMC
HLE_RETIRED_ABORTED_MEM, 0xC8, 0x8, PMC
HLE_RETIRED_ABORTED_TIMER, 0xC8, 0x10, PMC
HLE_RETIRED_ABORTED_UNFRIENDLY, 0xC8, 0x20, PMC
HLE_RETIRED_ABORTED_MEMTYPE, 0xC8, 0x40, PMC
HLE_RETIRED_ABORTED_EVENTS, 0xC8, 0x80, PMC
RTM_RETIRED_START, 0xC9, 0x1, PMC
RTM_RETIRED_COMMIT, 0xC9, 0x2, PMC
RTM_RETIRED_ABORTED, 0xC9, 0x4, PMC
RTM_RETIRED_ABORTED_MEM, 0xC9, 0x8, PMC
RTM_RETIRED_ABORTED_TIMER, 0xC9, 0x10, PMC
RTM_RETIRED_ABORTED_UNFRIENDLY, 0xC9, 0x20, PMC
RTM_RETIRED_ABORTED_MEMTYPE, 0xC9, 0x40, PMC
RTM_RETIRED_ABORTED_EVENTS, 0xC9, 0x80, PMC
MACHINE_CLEARS_COUNT, 0xC3, 0x1, PMC, THRESHOLD=0x1|EDGEDETECT=0x1
MACHINE_CLEARS_MEMORY_ORDERING, 0xC3, 0x2, PMC
MACHINE_CLEARS_SMC, 0xC3, 0x4, PMC
HW_INTERRUPTS_RECEIVED, 0xCB, 0x1, PMC
INST_RETIRED_ANY, 0xC0, 0x0, PMC
UOPS_RETIRED_ALL, 0xC2, 0x1, PMC
UOPS_RETIRED_CORE_ALL, 0xC2, 0x1, PMC, ANYTHREAD=0x1
UOPS_RETIRED_RETIRE_SLOTS, 0xC2, 0x2, PMC
UOPS_RETIRED_USED_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0x1
UOPS_RETIRED_STALL_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1
UOPS_RETIRED_TOTAL_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0xA|INVERT=0x1
UOPS_RETIRED_CORE_RETIRE_SLOTS, 0xC2, 0x2, PMC, ANYTHREAD=0x1
UOPS_RETIRED_CORE_USED_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0x1|ANYTHREAD=0x1
UOPS_RETIRED_CORE_STALL_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1|ANYTHREAD=0x1
UOPS_RETIRED_CORE_TOTAL_CYCLES, 0xC2, 0x1, PMC, THRESHOLD=0xA|INVERT=0x1|ANYTHREAD=0x1
UOPS_RETIRED_CYCLES_GE_1_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x1
UOPS_RETIRED_CYCLES_GE_2_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x2
UOPS_RETIRED_CYCLES_GE_3_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x3
UOPS_RETIRED_CYCLES_GE_4_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x4
UOPS_RETIRED_CYCLES_GE_5_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x5
UOPS_RETIRED_CYCLES_GE_6_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x6
UOPS_RETIRED_CYCLES_GE_7_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x7
UOPS_RETIRED_CYCLES_GE_8_UOPS_EXEC, 0xC2, 0x1, PMC, THRESHOLD=0x8
BR_INST_RETIRED_ALL_BRANCHES, 0xC4, 0x0, PMC
BR_INST_RETIRED_CONDITIONAL, 0xC4, 0x1, PMC
BR_INST_RETIRED_NEAR_CALL, 0xC4, 0x2, PMC
BR_INST_RETIRED_NEAR_RETURN, 0xC4, 0x8, PMC
BR_INST_RETIRED_NOT_TAKEN, 0xC4, 0x10, PMC
BR_INST_RETIRED_NEAR_TAKEN, 0xC4, 0x20, PMC
BR_INST_RETIRED_FAR_BRANCH, 0xC4, 0x40, PMC
BR_MISP_RETIRED_ALL_BRANCHES, 0xC5, 0x0, PMC
BR_MISP_RETIRED_CONDITIONAL, 0xC5, 0x1, PMC
BR_MISP_RETIRED_NEAR_TAKEN, 0xC5, 0x20, PMC
FP_ARITH_INST_RETIRED_SCALAR_DOUBLE, 0xC7, 0x1, PMC
FP_ARITH_INST_RETIRED_SCALAR_SINGLE, 0xC7, 0x2, PMC
FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE, 0xC7, 0x4, PMC
FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE, 0xC7, 0x8, PMC
FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE, 0xC7, 0x10, PMC
FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE, 0xC7, 0x20, PMC
FP_ASSIST_ANY, 0xCA, 0x1E, PMC, THRESHOLD=0x1
MEM_INST_RETIRED_STLB_MISS_LOADS, 0xD0, 0x11, PMC
MEM_INST_RETIRED_STLB_MISS_STORES, 0xD0, 0x12, PMC
MEM_INST_RETIRED_LOCK_LOADS, 0xD0, 0x21, PMC
MEM_INST_RETIRED_SPLIT_LOADS, 0xD0, 0x41, PMC
MEM_INST_RETIRED_SPLIT_STORES, 0xD0, 0x42, PMC
MEM_INST_RETIRED_ALL_LOADS, 0xD0, 0x81, PMC
MEM_INST_RETIRED_ALL_STORES, 0xD0, 0x82, PMC
MEM_INST_RETIRED_ALL, 0xD0, 0x83, PMC
MEM_LOAD_RETIRED_L1_HIT, 0xD1, 0x1, PMC
MEM_LOAD_RETIRED_L2_HIT, 0xD1, 0x2, PMC
MEM_LOAD_RETIRED_L3_HIT, 0xD1, 0x4, PMC
MEM_LOAD_RETIRED_L1_MISS, 0xD1, 0x8, PMC
MEM_LOAD_RETIRED_L2_MISS, 0xD1, 0x10, PMC
MEM_LOAD_RETIRED_L3_MISS, 0xD1, 0x20, PMC
MEM_LOAD_RETIRED_FB_HIT, 0xD1, 0x40, PMC
MEM_LOAD_RETIRED_L1_ALL, 0xD1, 0x9, PMC
MEM_LOAD_RETIRED_L2_ALL, 0xD1, 0x12, PMC
MEM_LOAD_RETIRED_L3_ALL, 0xD1, 0x24, PMC
MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS, 0xD2, 0x1, PMC
MEM_LOAD_L3_HIT_RETIRED_XSNP_HIT, 0xD2, 0x2, PMC
MEM_LOAD_L3_HIT_RETIRED_XSNP_HITM, 0xD2, 0x4, PMC
MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE, 0xD2, 0x8, PMC
FRONTEND_RETIRED_DSB_MISS, 0xC6, 0x1, PMC
FRONTEND_RETIRED_L1I_MISS, 0xC6, 0x1, PMC
FRONTEND_RETIRED_L2_MISS, 0xC6, 0x1, PMC
FRONTEND_RETIRED_ITLB_MISS, 0xC6, 0x1, PMC
FRONTEND_RETIRED_STLB_MISS, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_2, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_2, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_4, 0xC6, 0x1, PMC
UOPS_EXECUTED_THREAD, 0xB1, 0x1, PMC
UOPS_EXECUTED_USED_CYCLES, 0xB1, 0x1, PMC, THRESHOLD=0x1
UOPS_EXECUTED_STALL_CYCLES, 0xB1, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1
UOPS_EXECUTED_TOTAL_CYCLES, 0xB1, 0x1, PMC, THRESHOLD=0xA|INVERT=0x1
UOPS_EXECUTED_CYCLES_GE_1_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x1
UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x2
UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x3
UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x4
UOPS_EXECUTED_CYCLES_GE_5_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x5
UOPS_EXECUTED_CYCLES_GE_6_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x6
UOPS_EXECUTED_CYCLES_GE_7_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x7
UOPS_EXECUTED_CYCLES_GE_8_UOPS_EXEC, 0xB1, 0x1, PMC, THRESHOLD=0x8
UOPS_EXECUTED_CORE, 0xB1, 0x2, PMC
UOPS_EXECUTED_CORE_USED_CYCLES, 0xB1, 0x2, PMC, THRESHOLD=0x1
UOPS_EXECUTED_CORE_STALL_CYCLES, 0xB1, 0x2, PMC, THRESHOLD=0x1|INVERT=0x1
UOPS_EXECUTED_CORE_TOTAL_CYCLES, 0xB1, 0x2, PMC, THRESHOLD=0xA|INVERT=0x1
UOPS_EXECUTED_CORE_CYCLES_GE_1_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x1
UOPS_EXECUTED_CORE_CYCLES_GE_2_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x2
UOPS_EXECUTED_CORE_CYCLES_GE_3_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x3
UOPS_EXECUTED_CORE_CYCLES_GE_4_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x4
UOPS_EXECUTED_CORE_CYCLES_GE_5_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x5
UOPS_EXECUTED_CORE_CYCLES_GE_6_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x6
UOPS_EXECUTED_CORE_CYCLES_GE_7_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x7
UOPS_EXECUTED_CORE_CYCLES_GE_8_UOPS_EXEC, 0xB1, 0x2, PMC, THRESHOLD=0x8
UOPS_EXECUTED_X87, 0xB1, 0x10, PMC
EXE_ACTIVITY_EXE_BOUND_0_PORTS, 0xA6, 0x1, PMC
EXE_ACTIVITY_1_PORTS_UTIL, 0xA6, 0x2, PMC
EXE_ACTIVITY_2_PORTS_UTIL, 0xA6, 0x4, PMC
EXE_ACTIVITY_3_PORTS_UTIL, 0xA6, 0x8, PMC
EXE_ACTIVITY_4_PORTS_UTIL, 0xA6, 0x10, PMC
EXE_ACTIVITY_BOUND_ON_STORES, 0xA6, 0x40, PMC
UOPS_DISPATCHED_PORT_PORT_0, 0xA1, 0x1, PMC
UOPS_DISPATCHED_PORT_PORT_1, 0xA1, 0x2, PMC
UOPS_DISPATCHED_PORT_PORT_2, 0xA1, 0x4, PMC
UOPS_DISPATCHED_PORT_PORT_3, 0xA1, 0x8, PMC
UOPS_DISPATCHED_PORT_PORT_4, 0xA1, 0x10, PMC
UOPS_DISPATCHED_PORT_PORT_5, 0xA1, 0x20, PMC
UOPS_DISPATCHED_PORT_PORT_6, 0xA1, 0x40, PMC
UOPS_DISPATCHED_PORT_PORT_7, 0xA1, 0x80, PMC
UOPS_DISPATCHED_PORT_ARITH_PORTS, 0xA1, 0x63, PMC
UOPS_DISPATCHED_PORT_ARITH_PORTS_CORE, 0xA1, 0x63, PMC, ANYTHREAD=0x1
UOPS_DISPATCHED_PORT_DATA_PORTS, 0xA1, 0x9C, PMC, ANYTHREAD=0x1
CYCLE_ACTIVITY_STALLS_TOTAL, 0xA3, 0x4, PMC, THRESHOLD=0x4
CYCLE_ACTIVITY_CYCLES_NO_EXECUTE, 0xA3, 0x4, PMC, THRESHOLD=0x4
CYCLE_ACTIVITY_CYCLES_L2_MISS, 0xA3, 0x1, PMC, THRESHOLD=0x1
CYCLE_ACTIVITY_STALLS_L2_MISS, 0xA3, 0x5, PMC, THRESHOLD=0x5
CYCLE_ACTIVITY_CYCLES_L2_PENDING, 0xA3, 0x1, PMC, THRESHOLD=0x1
CYCLE_ACTIVITY_STALLS_L2_PENDING, 0xA3, 0x5, PMC, THRESHOLD=0x5
CYCLE_ACTIVITY_CYCLES_L3_MISS, 0xA3, 0x2, PMC, THRESHOLD=0x2
CYCLE_ACTIVITY_STALLS_L3_MISS, 0xA3, 0x6, PMC, THRESHOLD=0x6
CYCLE_ACTIVITY_CYCLES_L3_PENDING, 0xA3, 0x2, PMC, THRESHOLD=0x2
CYCLE_ACTIVITY_STALLS_L3_PENDING, 0xA3, 0x6, PMC, THRESHOLD=0x6
CYCLE_ACTIVITY_CYCLES_MEM_ANY, 0xA3, 0x10, PMC, THRESHOLD=0x10
CYCLE_ACTIVITY_STALLS_MEM_ANY, 0xA3, 0x14, PMC, THRESHOLD=0x14
CYCLE_ACTIVITY_CYCLES_LDM_PENDING, 0xA3, 0x10, PMC, THRESHOLD=0x10
CYCLE_ACTIVITY_STALLS_LDM_PENDING, 0xA3, 0x14, PMC, THRESHOLD=0x14
CYCLE_ACTIVITY_CYCLES_L1D_MISS, 0xA3, 0x8, PMC, THRESHOLD=0x8
CYCLE_ACTIVITY_STALLS_L1D_MISS, 0xA3, 0xC, PMC, THRESHOLD=0xC
CYCLE_ACTIVITY_CYCLES_L1D_PENDING, 0xA3, 0x8, PMC, THRESHOLD=0x8
CYCLE_ACTIVITY_STALLS_L1D_PENDING, 0xA3, 0xC, PMC, THRESHOLD=0xC
EPT_WALK_PENDING, 0x4F, 0x10, PMC
ITLB_MISSES_CAUSES_A_WALK, 0x85, 0x1, PMC
ITLB_MISSES_WALK_PENDING, 0x85, 0x10, PMC
ITLB_MISSES_STLB_HIT, 0x85, 0x20, PMC
ITLB_MISSES_WALK_COMPLETED, 0x85, 0xE, PMC
ITLB_MISSES_WALK_COMPLETED_4K, 0x85, 0x2, PMC
ITLB_MISSES_WALK_COMPLETED_2M_4M, 0x85, 0x4, PMC
ITLB_MISSES_WALK_COMPLETED_1G, 0x85, 0x8, PMC
ITLB_MISSES_WALK_ACTIVE, 0x85, 0x10, PMC, THRESHOLD=0x1
DTLB_LOAD_MISSES_CAUSES_A_WALK, 0x8, 0x1, PMC
DTLB_LOAD_MISSES_WALK_PENDING, 0x8, 0x10, PMC
DTLB_LOAD_MISSES_STLB_HIT, 0x8, 0x20, PMC
DTLB_LOAD_MISSES_WALK_COMPLETED, 0x8, 0xE, PMC
DTLB_LOAD_MISSES_WALK_COMPLETED_4K, 0x8, 0x2, PMC
DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M, 0x8, 0x4, PMC
DTLB_LOAD_MISSES_WALK_COMPLETED_1G, 0x8, 0x8, PMC
DTLB_LOAD_MISSES_WALK_ACTIVE, 0x8, 0x10, PMC, THRESHOLD=0x1
DTLB_STORE_MISSES_CAUSES_A_WALK, 0x49, 0x1, PMC
DTLB_STORE_MISSES_WALK_PENDING, 0x49, 0x10, PMC
DTLB_STORE_MISSES_STLB_HIT, 0x49, 0x20, PMC
DTLB_STORE_MISSES_WALK_COMPLETED, 0x49, 0xE, PMC
DTLB_STORE_MISSES_WALK_COMPLETED_4K, 0x49, 0x2, PMC
DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M, 0x49, 0x4, PMC
DTLB_STORE_MISSES_WALK_COMPLETED_1G, 0x49, 0x8, PMC
DTLB_STORE_MISSES_WALK_ACTIVE, 0x49, 0x10, PMC, THRESHOLD=0x1
TLB_FLUSH_DTLB_THREAD, 0xBD, 0x1, PMC
TLB_FLUSH_STLB_ANY, 0xBD, 0x20, PMC
L1D_REPLACEMENT, 0x51, 0x1, PMC
L1D_M_EVICT, 0x51, 0x4, PMC
TX_MEM_ABORT_CONFLICT, 0x54, 0x1, PMC
TX_MEM_ABORT_CAPACITY, 0x54, 0x2, PMC
TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK, 0x54, 0x4, PMC
TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY, 0x54, 0x8, PMC
TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH, 0x54, 0x10, PMC
TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT, 0x54, 0x20, PMC
TX_MEM_HLE_ELISION_BUFFER_FULL, 0x54, 0x40, PMC
L1D_PEND_MISS_PENDING, 0x48, 0x1, PMC
L1D_PEND_MISS_FB_FULL, 0x48, 0x2, PMC
L1D_PEND_MISS_PENDING_CYCLES, 0x48, 0x1, PMC, THRESHOLD=0x1
L1D_PEND_MISS_PENDING_CYCLES_ANY, 0x48, 0x1, PMC, THRESHOLD=0x1|ANYTHREAD=0x1
LOAD_HIT_PRE_SW_PF, 0x4C, 0x1, PMC
LOCK_CYCLES_CACHE_LOCK_DURATION, 0x63, 0x2, PMC
LOCK_CYCLES_CACHE_LOCK_COUNT, 0x63, 0x2, PMC, EDGEDETECT=0x1
LD_BLOCKS_STORE_FORWARD, 0x3, 0x2, PMC
LD_BLOCKS_NO_SR, 0x3, 0x8, PMC
LD_BLOCKS_PARTIAL_ADDRESS_ALIAS, 0x7, 0x1, PMC
OFFCORE_REQUESTS_DEMAND_DATA_RD, 0xB0, 0x1, PMC
OFFCORE_REQUESTS_DEMAND_CODE_RD, 0xB0, 0x2, PMC
OFFCORE_REQUESTS_DEMAND_RFO, 0xB0, 0x4, PMC
OFFCORE_REQUESTS_ALL_DATA_RD, 0xB0, 0x8, PMC
OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_RD, 0xB0, 0x10, PMC
OFFCORE_REQUESTS_ALL_REQUESTS, 0xB0, 0x80, PMC
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD, 0x60, 0x1, PMC
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6, 0x60, 0x1, PMC, THRESHOLD=0x6
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD, 0x60, 0x2, PMC
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO, 0x60, 0x4, PMC
OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD, 0x60, 0x8, PMC
OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD, 0x60, 0x10, PMC
OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_DATA_RD, 0x60, 0x1, PMC, THRESHOLD=0x1
OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD, 0x60, 0x8, PMC, THRESHOLD=0x1
OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_CODE_RD, 0x60, 0x2, PMC, THRESHOLD=0x1
OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO, 0x60, 0x4, PMC, THRESHOLD=0x1
OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_L3_MISS_DEMAND_DATA_RD, 0x60, 0x10, PMC, THRESHOLD=0x1
OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD_GE_6, 0x60, 0x10, PMC, THRESHOLD=0x6
OFFCORE_REQUESTS_BUFFER_SQ_FULL, 0xB2, 0x1, PMC
L2_TRANS_DEMAND_DATA_RD, 0xF0, 0x1, PMC
L2_TRANS_RFO, 0xF0, 0x2, PMC
L2_TRANS_CODE_RD, 0xF0, 0x4, PMC
L2_TRANS_ALL_PF, 0xF0, 0x8, PMC
L2_TRANS_L1D_WB, 0xF0, 0x10, PMC
L2_TRANS_L2_FILL, 0xF0, 0x20, PMC
L2_TRANS_L2_WB, 0xF0, 0x40, PMC
L2_TRANS_ALL_REQUESTS, 0xF0, 0x80, PMC
LONGEST_LAT_CACHE_MISS, 0x2E, 0x41, PMC
LONGEST_LAT_CACHE_REFERENCE, 0x2E, 0x4F, PMC
L2_RQSTS_DEMAND_DATA_RD_MISS, 0x24, 0x21, PMC
L2_RQSTS_DEMAND_DATA_RD_HIT, 0x24, 0x41, PMC
L2_RQSTS_ALL_DEMAND_DATA_RD, 0x24, 0xE1, PMC
L2_RQSTS_ALL_RFO, 0x24, 0xE2, PMC
L2_RQSTS_ALL_CODE_RD, 0x24, 0xE4, PMC
L2_RQSTS_ALL_PF, 0x24, 0xF8, PMC
L2_RQSTS_PF_MISS, 0x24, 0x38, PMC
L2_RQSTS_PF_HIT, 0x24, 0xD8, PMC
L2_RQSTS_RFO_HIT, 0x24, 0x42, PMC
L2_RQSTS_RFO_MISS, 0x24, 0x22, PMC
L2_RQSTS_CODE_RD_HIT, 0x24, 0x44, PMC
L2_RQSTS_CODE_RD_MISS, 0x24, 0x24, PMC
L2_RQSTS_ALL_DEMAND_MISS, 0x24, 0x27, PMC
L2_RQSTS_ALL_DEMAND_REFERENCES, 0x24, 0xE7, PMC
L2_RQSTS_MISS, 0x24, 0x3F, PMC
L2_RQSTS_REFERENCES, 0x24, 0xFF, PMC
IDQ_MITE_UOPS, 0x79, 0x4, PMC
IDQ_DSB_UOPS, 0x79, 0x8, PMC
IDQ_MS_DSB_UOPS, 0x79, 0x10, PMC
IDQ_MS_MITE_UOPS, 0x79, 0x20, PMC
IDQ_MS_UOPS, 0x79, 0x30, PMC
IDQ_MITE_CYCLES, 0x79, 0x4, PMC, THRESHOLD=0x1
IDQ_MITE_CYCLES_1_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x1
IDQ_MITE_CYCLES_2_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x2
IDQ_MITE_CYCLES_3_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x3
IDQ_MITE_CYCLES_4_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x4
IDQ_MITE_CYCLES_5_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x5
IDQ_MITE_CYCLES_6_UOPS, 0x79, 0x4, PMC, THRESHOLD=0x6
IDQ_DSB_CYCLES, 0x79, 0x8, PMC, THRESHOLD=0x1
IDQ_DSB_CYCLES_1_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x1
IDQ_DSB_CYCLES_2_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x2
IDQ_DSB_CYCLES_3_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x3
IDQ_DSB_CYCLES_4_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x4
IDQ_DSB_CYCLES_5_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x5
IDQ_DSB_CYCLES_6_UOPS, 0x79, 0x8, PMC, THRESHOLD=0x6
IDQ_MS_DSB_CYCLES, 0x79, 0x10, PMC, THRESHOLD=0x1
IDQ_MS_DSB_CYCLES_1_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x1
IDQ_MS_DSB_CYCLES_2_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x2
IDQ_MS_DSB_CYCLES_3_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x3
IDQ_MS_DSB_CYCLES_4_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x4
IDQ_MS_DSB_CYCLES_5_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x5
IDQ_MS_DSB_CYCLES_6_UOPS, 0x79, 0x10, PMC, THRESHOLD=0x6
IDQ_MS_DSB_OCCUR, 0x79, 0x10, PMC, THRESHOLD=0x1|EDGEDETECT=0x1
IDQ_MS_MITE_CYCLES, 0x79, 0x20, PMC, THRESHOLD=0x1
IDQ_MS_MITE_CYCLES_1_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x1
IDQ_MS_MITE_CYCLES_2_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x2
IDQ_MS_MITE_CYCLES_3_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x3
IDQ_MS_MITE_CYCLES_4_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x4
IDQ_MS_MITE_CYCLES_5_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x5
IDQ_MS_MITE_CYCLES_6_UOPS, 0x79, 0x20, PMC, THRESHOLD=0x6
IDQ_MS_CYCLES, 0x79, 0x30, PMC, THRESHOLD=0x1
IDQ_MS_CYCLES_1_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x1
IDQ_MS_CYCLES_2_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x2
IDQ_MS_CYCLES_3_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x3
IDQ_MS_CYCLES_4_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x4
IDQ_MS_CYCLES_5_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x5
IDQ_MS_CYCLES_6_UOPS, 0x79, 0x30, PMC, THRESHOLD=0x6
IDQ_MS_SWITCHES, 0x79, 0x30, PMC, THRESHOLD=0x1|EDGEDETECT=0x1
IDQ_ALL_DSB_CYCLES_ANY_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x1
IDQ_ALL_DSB_CYCLES_1_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x1
IDQ_ALL_DSB_CYCLES_2_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x2
IDQ_ALL_DSB_CYCLES_3_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x3
IDQ_ALL_DSB_CYCLES_4_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x4
IDQ_ALL_DSB_CYCLES_5_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x5
IDQ_ALL_DSB_CYCLES_6_UOPS, 0x79, 0x18, PMC, THRESHOLD=0x6
IDQ_ALL_MITE_CYCLES_ANY_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x1
IDQ_ALL_MITE_CYCLES_1_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x1
IDQ_ALL_MITE_CYCLES_2_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x2
IDQ_ALL_MITE_CYCLES_3_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x3
IDQ_ALL_MITE_CYCLES_4_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x4
IDQ_ALL_MITE_CYCLES_5_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x5
IDQ_ALL_MITE_CYCLES_6_UOPS, 0x79, 0x24, PMC, THRESHOLD=0x6
IDQ_ALL_CYCLES_ANY_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x1
IDQ_ALL_CYCLES_1_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x1
IDQ_ALL_CYCLES_2_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x2
IDQ_ALL_CYCLES_3_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x3
IDQ_ALL_CYCLES_4_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x4
IDQ_ALL_CYCLES_5_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x5
IDQ_ALL_CYCLES_6_UOPS, 0x79, 0x3C, PMC, THRESHOLD=0x6
L2_LINES_IN_I, 0xF1, 0x1, PMC
L2_LINES_IN_S, 0xF1, 0x2, PMC
L2_LINES_IN_E, 0xF1, 0x4, PMC
L2_LINES_IN_ALL, 0xF1, 0x7, PMC
L2_LINES_OUT_SILENT, 0xF2, 0x1, PMC
L2_LINES_OUT_NON_SILENT, 0xF2, 0x2, PMC
L2_LINES_OUT_USELESS_PREF, 0xF2, 0x4, PMC
ARITH_DIVIDER_ACTIVE, 0x14, 0x1, PMC
ARITH_DIVIDER_COUNT, 0x14, 0x1, PMC, EDGEDETECT=0x1|THRESHOLD=0x1
LSD_UOPS, 0xA8, 0x1, PMC
LSD_UOPS_CYCLES_1, 0xA8, 0x1, PMC, THRESHOLD=0x1
LSD_UOPS_CYCLES_2, 0xA8, 0x1, PMC, THRESHOLD=0x2
LSD_UOPS_CYCLES_3, 0xA8, 0x1, PMC, THRESHOLD=0x3
LSD_UOPS_CYCLES_4, 0xA8, 0x1, PMC, THRESHOLD=0x4
LSD_UOPS_CYCLES_ACTIVE, 0xA8, 0x1, PMC, THRESHOLD=0x1
LSD_UOPS_CYCLES_INACTIVE, 0xA8, 0x1, PMC, THRESHOLD=0x1|INVERT=0x1
OTHER_ASSISTS_ANY, 0xC1, 0x3F, PMC
FRONTEND_RETIRED_LATENCY_GE_8, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_16, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_32, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_64, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_128, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_256, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_512, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1, 0xC6, 0x1, PMC
FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_3, 0xC6, 0x1, PMC
OFFCORE_RESPONSE_0_OPTIONS, 0xB7, 0x1, PMC
OFFCORE_RESPONSE_1_OPTIONS, 0xBB, 0x1, PMC
CACHE_LOOKUP_M, 0x34, 0x1, CBOX
CACHE_LOOKUP_E, 0x34, 0x2, CBOX
CACHE_LOOKUP_S, 0x34, 0x4, CBOX
CACHE_LOOKUP_I, 0x34, 0x8, CBOX
CACHE_LOOKUP_READ_FILTER, 0x34, 0x10, CBOX
CACHE_LOOKUP_WRITE_FILTER, 0x34, 0x20, CBOX
CACHE_LOOKUP_EXTSNP_FILTER, 0x34, 0x40, CBOX
CACHE_LOOKUP_ANY_REQUEST_FILTER, 0x34, 0x80, CBOX
CACHE_LOOKUP_READ_M, 0x34, 0x11, CBOX
CACHE_LOOKUP_WRITE_M, 0x34, 0x21, CBOX
CACHE_LOOKUP_EXTSNP_M, 0x34, 0x41, CBOX
CACHE_LOOKUP_ANY_M, 0x34, 0x81, CBOX
CACHE_LOOKUP_READ_E, 0x34, 0x12, CBOX
CACHE_LOOKUP_WRITE_E, 0x34, 0x22, CBOX
CACHE_LOOKUP_EXTSNP_E, 0x34, 0x42, CBOX
CACHE_LOOKUP_ANY_E, 0x34, 0x82, CBOX
CACHE_LOOKUP_READ_S, 0x34, 0x14, CBOX
CACHE_LOOKUP_WRITE_S, 0x34, 0x24, CBOX
CACHE_LOOKUP_EXTSNP_S, 0x34, 0x44, CBOX
CACHE_LOOKUP_ANY_S, 0x34, 0x84, CBOX
CACHE_LOOKUP_READ_ES, 0x34, 0x16, CBOX
CACHE_LOOKUP_WRITE_ES, 0x34, 0x26, CBOX
CACHE_LOOKUP_EXTSNP_ES, 0x34, 0x46, CBOX
CACHE_LOOKUP_ANY_ES, 0x34, 0x86, CBOX
CACHE_LOOKUP_READ_I, 0x34, 0x18, CBOX
CACHE_LOOKUP_WRITE_I, 0x34, 0x28, CBOX
CACHE_LOOKUP_EXTSNP_I, 0x34, 0x48, CBOX
CACHE_LOOKUP_ANY_I, 0x34, 0x88, CBOX
CACHE_LOOKUP_READ_MESI, 0x34, 0x1F, CBOX
CACHE_LOOKUP_WRITE_MESI, 0x34, 0x2F, CBOX
CACHE_LOOKUP_EXTSNP_MESI, 0x34, 0x4F, CBOX
CACHE_LOOKUP_ANY_MESI, 0x34, 0x8F, CBOX
XSNP_RESPONSE_MISS_EXTERNAL, 0x22, 0x21, CBOX
XSNP_RESPONSE_MISS_XCORE, 0x22, 0x41, CBOX
XSNP_RESPONSE_MISS_EVICTION, 0x22, 0x81, CBOX
XSNP_RESPONSE_HIT_EXTERNAL, 0x22, 0x24, CBOX
XSNP_RESPONSE_HIT_XCORE, 0x22, 0x44, CBOX
XSNP_RESPONSE_HIT_EVICTION, 0x22, 0x84, CBOX
XSNP_RESPONSE_HITM_EXTERNAL, 0x22, 0x28, CBOX
XSNP_RESPONSE_HITM_XCORE, 0x22, 0x48, CBOX
XSNP_RESPONSE_HITM_EVICTION, 0x22, 0x88, CBOX
TRK_OCCUPANCY_ALL, 0x80, 0x1, UBOX0
TRK_REQUESTS_ALL, 0x81, 0x1, UBOX
TRK_REQUESTS_WRITES, 0x81, 0x20, UBOX
COH_TRK_OCCUPANCY, 0x83, 0x1, UBOX0
COH_TRK_REQUESTS_ALL, 0x84, 0x1, UBOX
UNCORE_CLOCK, 0x0, 0x1, UBOXFIX
IO_REQUESTS, 0x0, 0x0, MBOX0C0
DRAM_READS, 0x1, 0x1, MBOX0C1
DRAM_WRITES, 0x2, 0x2, MBOX0C2
PP0_TEMP, 0x0, 0x0, MBOX0TMP0
PP1_TEMP, 0x1, 0x1, MBOX0TMP1
VOLTAGE_CORE, 0x0, 0x0, VTG0
MPERF, 0x2, 0x0, MPERF
APERF, 0x1, 0x0, APERF
PPERF, 0x3, 0x0, PPERF
GENERIC_EVENT, 0x0, 0x0, TMP0|PWR0|PWR1|PWR2|PWR3|PWR4|FIXC0|FIXC1|FIXC2|PMC|CBOX|UBOX0|UBOXFIX|MBOX0C0|MBOX0C1|MBOX0C2|MBOX0TMP0|MBOX0TMP1|VTG0|MPERF|APERF|PPERF, CONFIG=0x0|UMASK=0x0