# compile verilog/system verilog design source files
sv xil_defaultlib  "F:/Vivado2016.2/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../DigitalPiano.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../DigitalPiano.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_clk_wiz.v" --include "../../../DigitalPiano.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../DigitalPiano.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.v" --include "../../../DigitalPiano.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../DigitalPiano.srcs/sources_1/new/VGA.v" --include "../../../DigitalPiano.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../DigitalPiano.srcs/sim_1/new/VGA_tb.v" --include "../../../DigitalPiano.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
