User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 262144 bytes
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

[HW3] memristor flash model


====================
DESIGN SPECIFICATION
====================
Design Target: Cache
Capacity   : 256KB
Cache Line Size: 64Bytes
Cache Associativity: 16 Ways

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: 1
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/RRAM.cell
cell->memCellType == [memristor (5)]: 5

continuing


cap input after math: 262144 bytes


[HW3] memristor flash model


=======================
CACHE DESIGN -- SUMMARY
=======================
Access Mode: Sequential
Area:
 - Total Area = 0.189mm^2
 |--- Data Array Area = 344.487um x 312.752um = 0.108mm^2
 |--- Tag Array Area  = 290.471um x 280.544um = 0.081mm^2
Timing:
 - Cache Hit Latency   = 3.952ns
 - Cache Miss Latency  = 1.888ns
 - Cache Write Latency = 20.696ns
Power:
 - Cache Hit Dynamic Energy   = 0.243nJ per access
 - Cache Miss Dynamic Energy  = 0.124nJ per access
 - Cache Write Dynamic Energy = 0.898nJ per access
 - Cache Total Leakage Power  = 0.274mW
 |--- Cache Data Array Leakage Power = 0.158mW
 |--- Cache Tag Array Leakage Power  = 0.116mW

CACHE DATA ARRAY
=============
CONFIGURATION
=============
Bank Organization: 2 x 4
 - Row Activation   : 1 / 2
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
 - One set is partitioned into 1 rows
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 344.487um x 312.752um = 107739.149um^2
 |--- Mat Area      = 172.244um x 78.188um = 13467.394um^2   (3.768%)
 |--- Subarray Area = 82.500um x 39.094um = 3225.258um^2   (3.934%)
 - Area Efficiency = 3.768%
Timing:
 -  Read Latency = 2.064ns
 |--- H-Tree Latency = 52.056ps
 |--- Mat Latency    = 2.012ns
    |--- Predecoder Latency = 192.045ps
    |--- Subarray Latency   = 1.820ns
       |--- Row Decoder Latency = 160.031ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 17.081ps
       |--- Precharge Latency   = 700.637ps
 - Write Latency = 20.696ns
 |--- H-Tree Latency = 26.028ps
 |--- Mat Latency    = 20.670ns
    |--- Predecoder Latency = 192.045ps
    |--- Subarray Latency   = 20.478ns
       |--- Row Decoder Latency = 160.031ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 27.117GB/s
 - Write Bandwidth = 3.125GB/s
Power:
 -  Read Dynamic Energy = 119.032pJ
 |--- H-Tree Dynamic Energy = 32.007pJ
 |--- Mat Dynamic Energy    = 21.756pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 5.424pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.453pJ
       |--- Bitline & Cell Read Energy = 0.015pJ
       |--- Senseamp Dynamic Energy    = 4.812pJ
       |--- Mux Dynamic Energy         = 0.022pJ
       |--- Precharge Dynamic Energy   = 0.095pJ
 - Write Dynamic Energy = 407.420pJ
 |--- H-Tree Dynamic Energy = 32.007pJ
 |--- Mat Dynamic Energy    = 93.853pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 23.448pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.453pJ
       |--- Mux Dynamic Energy         = 0.022pJ
 - Leakage Power = 157.900uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 19.737uW per mat

CACHE TAG ARRAY
=============
CONFIGURATION
=============
Bank Organization: 1 x 4
 - Row Activation   : 1 / 1
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 192 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
 - One set is partitioned into 1 rows
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 290.471um x 280.544um = 81489.958um^2
 |--- Mat Area      = 290.471um x 70.136um = 20372.489um^2   (0.467%)
 |--- Subarray Area = 142.572um x 35.068um = 4999.710um^2   (0.476%)
 - Area Efficiency = 0.467%
Timing:
 -  Read Latency = 1.888ns
 |--- H-Tree Latency = 33.707ps
 |--- Mat Latency    = 1.854ns
    |--- Predecoder Latency = 158.882ps
    |--- Subarray Latency   = 1.629ns
       |--- Row Decoder Latency = 151.457ps
       |--- Bitline Latency     = 0.559ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 22.550ps
       |--- Precharge Latency   = 180.784ps
    |--- Comparator Latency  = 66.905ps
 - Write Latency = 20.432ns
 |--- H-Tree Latency = 16.854ps
 |--- Mat Latency    = 20.415ns
    |--- Predecoder Latency = 158.882ps
    |--- Subarray Latency   = 20.257ns
       |--- Row Decoder Latency = 151.457ps
       |--- Charge Latency      = 55.508ps
 - Read Bandwidth  = 3.619GB/s
 - Write Bandwidth = 296.201MB/s
Power:
 -  Read Dynamic Energy = 123.724pJ
 |--- H-Tree Dynamic Energy = 3.595pJ
 |--- Mat Dynamic Energy    = 30.032pJ per mat
    |--- Predecoder Dynamic Energy = 0.198pJ
    |--- Subarray Dynamic Energy   = 7.459pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.021pJ
       |--- Mux Decoder Dynamic Energy = 0.114pJ
       |--- Bitline & Cell Read Energy = 0.022pJ
       |--- Senseamp Dynamic Energy    = 7.218pJ
       |--- Mux Dynamic Energy         = 0.012pJ
       |--- Precharge Dynamic Energy   = 0.072pJ
 - Write Dynamic Energy = 490.365pJ
 |--- H-Tree Dynamic Energy = 3.595pJ
 |--- Mat Dynamic Energy    = 121.692pJ per mat
    |--- Predecoder Dynamic Energy = 0.198pJ
    |--- Subarray Dynamic Energy   = 30.374pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.021pJ
       |--- Mux Decoder Dynamic Energy = 0.114pJ
       |--- Mux Dynamic Energy         = 0.012pJ
 - Leakage Power = 115.787uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 28.947uW per mat

Finished!
