// Seed: 1923683161
module module_0 ();
  wire [1 : !  1] id_1;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    output supply1 id_2,
    input tri id_3
);
  module_0 modCall_1 ();
  wor  id_5;
  wire id_6;
  assign id_0 = -1;
  assign id_5 = {1{id_6}};
  wire id_7, id_8;
  always id_1 = #id_9 id_9;
  id_10 :
  assert property (@(posedge id_6) id_6)
  else begin : LABEL_0
    id_10 <= id_10;
  end
  parameter id_11 = 1;
endmodule
