

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Apr  4 06:19:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.628 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   327987|   327987|  1.640 ms|  1.640 ms|  327988|  327988|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46  |dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2  |   327726|   327726|  1.639 ms|  1.639 ms|  327726|  327726|       no|
        |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70                  |dft_Pipeline_VITIS_LOOP_31_3                  |      258|      258|  1.290 us|  1.290 us|     258|     258|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   105|     7517|     8726|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      174|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|   105|     7523|     8900|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+-----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+-----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46  |dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2  |        0|  105|  7496|  8661|    0|
    |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70                  |dft_Pipeline_VITIS_LOOP_31_3                  |        0|    0|    21|    65|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+-----+------+------+-----+
    |Total                                                   |                                              |        0|  105|  7517|  8726|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        4|  0|   0|    0|   512|  128|     2|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  26|          5|    1|          5|
    |sample_imag_address0  |  14|          3|    8|         24|
    |sample_imag_ce0       |  14|          3|    1|          3|
    |sample_imag_we0       |   9|          2|    1|          2|
    |sample_real_address0  |  14|          3|    8|         24|
    |sample_real_ce0       |  14|          3|    1|          3|
    |sample_real_we0       |   9|          2|    1|          2|
    |temp_imag_address0    |  14|          3|    8|         24|
    |temp_imag_ce0         |  14|          3|    1|          3|
    |temp_imag_we0         |   9|          2|    1|          2|
    |temp_real_address0    |  14|          3|    8|         24|
    |temp_real_ce0         |  14|          3|    1|          3|
    |temp_real_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 174|         37|   41|        121|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_31_3_fu_70_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|sample_real_address0  |  out|    8|   ap_memory|   sample_real|         array|
|sample_real_ce0       |  out|    1|   ap_memory|   sample_real|         array|
|sample_real_we0       |  out|    1|   ap_memory|   sample_real|         array|
|sample_real_d0        |  out|   64|   ap_memory|   sample_real|         array|
|sample_real_q0        |   in|   64|   ap_memory|   sample_real|         array|
|sample_imag_address0  |  out|    8|   ap_memory|   sample_imag|         array|
|sample_imag_ce0       |  out|    1|   ap_memory|   sample_imag|         array|
|sample_imag_we0       |  out|    1|   ap_memory|   sample_imag|         array|
|sample_imag_d0        |  out|   64|   ap_memory|   sample_imag|         array|
|sample_imag_q0        |   in|   64|   ap_memory|   sample_imag|         array|
+----------------------+-----+-----+------------+--------------+--------------+

