Report time       : Mon Nov 11 14:54:22 MPST 2019.
Solution          : AXISTry_Soln.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|          14563|          14563|          14563|              0|              0|              0|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
