{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710432506933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710432506949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:08:26 2024 " "Processing started: Thu Mar 14 10:08:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710432506949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432506949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432506949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710432509294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710432509294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/controlador_vga/controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/controlador_vga/controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-arc " "Found design unit 1: CONTROLADOR_VGA-arc" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533190 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/segmentos_7/segmentos_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/segmentos_7/segmentos_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGMENTOS_7-arc " "Found design unit 1: SEGMENTOS_7-arc" {  } { { "../SEGMENTOS_7/SEGMENTOS_7.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/SEGMENTOS_7/SEGMENTOS_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533206 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGMENTOS_7 " "Found entity 1: SEGMENTOS_7" {  } { { "../SEGMENTOS_7/SEGMENTOS_7.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/SEGMENTOS_7/SEGMENTOS_7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/reloj/reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/reloj/reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ-arc " "Found design unit 1: RELOJ-arc" {  } { { "../RELOJ/RELOJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/RELOJ/RELOJ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533233 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ " "Found entity 1: RELOJ" {  } { { "../RELOJ/RELOJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/RELOJ/RELOJ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/h_image/h_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/h_image/h_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_IMAGE-arc " "Found design unit 1: H_IMAGE-arc" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533256 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_IMAGE " "Found entity 1: H_IMAGE" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/vhdl/reto/divisor_frecuencia_25hz/divisor_frecuencia_25hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/vhdl/reto/divisor_frecuencia_25hz/divisor_frecuencia_25hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FRECUENCIA_25HZ-arc " "Found design unit 1: DIVISOR_FRECUENCIA_25HZ-arc" {  } { { "../DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533273 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FRECUENCIA_25HZ " "Found entity 1: DIVISOR_FRECUENCIA_25HZ" {  } { { "../DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-arc " "Found design unit 1: VGA-arc" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533297 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710432533297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710432533429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset VGA.vhd(69) " "Verilog HDL or VHDL warning at VGA.vhd(69): object \"reset\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710432533437 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs VGA.vhd(69) " "Verilog HDL or VHDL warning at VGA.vhd(69): object \"cs\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710432533437 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FRECUENCIA_25HZ DIVISOR_FRECUENCIA_25HZ:CLK " "Elaborating entity \"DIVISOR_FRECUENCIA_25HZ\" for hierarchy \"DIVISOR_FRECUENCIA_25HZ:CLK\"" {  } { { "VGA.vhd" "CLK" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432533446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_VGA CONTROLADOR_VGA:C_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for hierarchy \"CONTROLADOR_VGA:C_VGA\"" {  } { { "VGA.vhd" "C_VGA" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432533463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_IMAGE H_IMAGE:H_IMG " "Elaborating entity \"H_IMAGE\" for hierarchy \"H_IMAGE:H_IMG\"" {  } { { "VGA.vhd" "H_IMG" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432533480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x H_IMAGE.vhd(208) " "VHDL Process Statement warning at H_IMAGE.vhd(208): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y H_IMAGE.vhd(208) " "VHDL Process Statement warning at H_IMAGE.vhd(208): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 H_IMAGE.vhd(212) " "VHDL Process Statement warning at H_IMAGE.vhd(212): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y3 H_IMAGE.vhd(212) " "VHDL Process Statement warning at H_IMAGE.vhd(212): signal \"y3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 H_IMAGE.vhd(217) " "VHDL Process Statement warning at H_IMAGE.vhd(217): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 H_IMAGE.vhd(217) " "VHDL Process Statement warning at H_IMAGE.vhd(217): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 H_IMAGE.vhd(220) " "VHDL Process Statement warning at H_IMAGE.vhd(220): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y4 H_IMAGE.vhd(220) " "VHDL Process Statement warning at H_IMAGE.vhd(220): signal \"y4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 H_IMAGE.vhd(225) " "VHDL Process Statement warning at H_IMAGE.vhd(225): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 H_IMAGE.vhd(225) " "VHDL Process Statement warning at H_IMAGE.vhd(225): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y5 H_IMAGE.vhd(229) " "VHDL Process Statement warning at H_IMAGE.vhd(229): signal \"y5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"x_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"y_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533488 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1_1 H_IMAGE.vhd(38) " "VHDL Process Statement warning at H_IMAGE.vhd(38): inferring latch(es) for signal or variable \"y1_1\", which holds its previous value in one or more paths through the process" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x H_IMAGE.vhd(288) " "VHDL Process Statement warning at H_IMAGE.vhd(288): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(288) " "VHDL Process Statement warning at H_IMAGE.vhd(288): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 H_IMAGE.vhd(339) " "VHDL Process Statement warning at H_IMAGE.vhd(339): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(339) " "VHDL Process Statement warning at H_IMAGE.vhd(339): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 H_IMAGE.vhd(390) " "VHDL Process Statement warning at H_IMAGE.vhd(390): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(390) " "VHDL Process Statement warning at H_IMAGE.vhd(390): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533496 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 H_IMAGE.vhd(441) " "VHDL Process Statement warning at H_IMAGE.vhd(441): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(441) " "VHDL Process Statement warning at H_IMAGE.vhd(441): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 H_IMAGE.vhd(491) " "VHDL Process Statement warning at H_IMAGE.vhd(491): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(491) " "VHDL Process Statement warning at H_IMAGE.vhd(491): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(541) " "VHDL Process Statement warning at H_IMAGE.vhd(541): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(541) " "VHDL Process Statement warning at H_IMAGE.vhd(541): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x5 H_IMAGE.vhd(549) " "VHDL Process Statement warning at H_IMAGE.vhd(549): signal \"x5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_1 H_IMAGE.vhd(549) " "VHDL Process Statement warning at H_IMAGE.vhd(549): signal \"x_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710432533504 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"y1_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533545 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533553 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"y_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[4\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[4\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[5\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[5\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[6\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[6\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[7\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[7\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[8\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[8\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_1\[9\] H_IMAGE.vhd(38) " "Inferred latch for \"x_1\[9\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"blue\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533554 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"green\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[0\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[1\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[2\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] H_IMAGE.vhd(38) " "Inferred latch for \"red\[3\]\" at H_IMAGE.vhd(38)" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432533562 "|VGA|H_IMAGE:H_IMG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELOJ RELOJ:RJ " "Elaborating entity \"RELOJ\" for hierarchy \"RELOJ:RJ\"" {  } { { "VGA.vhd" "RJ" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432533679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENTOS_7 SEGMENTOS_7:Seg " "Elaborating entity \"SEGMENTOS_7\" for hierarchy \"SEGMENTOS_7:Seg\"" {  } { { "VGA.vhd" "Seg" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432533728 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "puntos " "Inserted always-enabled tri-state buffer between \"puntos\" and its non-tri-state driver." {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1710432535929 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1710432535929 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "puntos " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"puntos\" is moved to its source" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1710432535929 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1710432535929 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[3\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[2\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|red\[1\] H_IMAGE:H_IMG\|red\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|red\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|red\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[3\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[2\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|green\[1\] H_IMAGE:H_IMG\|green\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|green\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|green\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[3\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[3\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[2\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[2\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "H_IMAGE:H_IMG\|blue\[1\] H_IMAGE:H_IMG\|blue\[0\] " "Duplicate LATCH primitive \"H_IMAGE:H_IMG\|blue\[1\]\" merged with LATCH primitive \"H_IMAGE:H_IMG\|blue\[0\]\"" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710432535929 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1710432535929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|red\[0\] " "Latch H_IMAGE:H_IMG\|red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710432535937 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710432535937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|green\[0\] " "Latch H_IMAGE:H_IMG\|green\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710432535937 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710432535937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "H_IMAGE:H_IMG\|blue\[0\] " "Latch H_IMAGE:H_IMG\|blue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLADOR_VGA:C_VGA\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal CONTROLADOR_VGA:C_VGA\|column\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1710432535937 ""}  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1710432535937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 23 -1 0 } } { "../H_IMAGE/H_IMAGE.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/H_IMAGE/H_IMAGE.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710432535937 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710432535937 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "puntos~synth " "Node \"puntos~synth\"" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710432536494 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1710432536494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] VCC " "Pin \"HEX\[1\]\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] GND " "Pin \"HEX\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\] GND " "Pin \"HEX\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\] GND " "Pin \"HEX\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710432536494 "|VGA|HEX[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710432536494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710432536709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710432538777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710432538777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "968 " "Implemented 968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710432538976 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710432538976 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710432538976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "936 " "Implemented 936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710432538976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710432538976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710432539026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 10:08:59 2024 " "Processing ended: Thu Mar 14 10:08:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710432539026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710432539026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710432539026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710432539026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710432541738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710432541755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:09:00 2024 " "Processing started: Thu Mar 14 10:09:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710432541755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710432541755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710432541755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710432542444 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1710432542444 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1710432542444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710432542685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710432542685 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710432542719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710432542826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710432542826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710432543317 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710432543350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710432544750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710432544750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710432544766 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710432544766 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710432544766 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710432544766 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710432544766 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710432544766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710432544775 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 32 " "No exact pin location assignment(s) for 1 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1710432545437 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1710432546600 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710432546600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710432546600 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710432546625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710432546625 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710432546625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node input_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710432546749 ""}  } { { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 1794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710432546749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "Automatically promoted node DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[8\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[8\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[7\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[7\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[6\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[6\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[5\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[5\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[3\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[3\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[2\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[2\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[1\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[1\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|column\[4\] " "Destination node CONTROLADOR_VGA:C_VGA\|column\[4\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|row\[31\] " "Destination node CONTROLADOR_VGA:C_VGA\|row\[31\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLADOR_VGA:C_VGA\|row\[8\] " "Destination node CONTROLADOR_VGA:C_VGA\|row\[8\]" {  } { { "../CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/CONTROLADOR_VGA/CONTROLADOR_VGA.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710432546749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1710432546749 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710432546749 ""}  } { { "../DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/DIVISOR_FRECUENCIA_25HZ/DIVISOR_FRECUENCIA_25HZ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710432546749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710432547737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710432547745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710432547746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710432547746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710432547746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710432547746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710432547746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710432547754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710432547886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710432547886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710432547886 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 0 1 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1710432547894 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1710432547894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710432547894 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 36 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710432547894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1710432547894 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710432547894 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710432548094 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710432548110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710432550714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710432551200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710432551250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710432558103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710432558103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710432559478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710432564111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710432564111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710432575237 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710432575237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710432575246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.90 " "Total time spent on timing analysis during the Fitter is 2.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710432575703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710432575727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710432576799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710432576799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710432578729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710432581073 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "puntos a permanently enabled " "Pin puntos has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { puntos } } } { "VGA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/VGA.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710432581680 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710432581680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/Users/abdyv/OneDrive/Documentos/QUARTUS/VHDL/RETO/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710432581838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5854 " "Peak virtual memory: 5854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710432583005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 10:09:43 2024 " "Processing ended: Thu Mar 14 10:09:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710432583005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710432583005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710432583005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710432583005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710432584801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710432584817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:09:44 2024 " "Processing started: Thu Mar 14 10:09:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710432584817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710432584817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710432584817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710432585848 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710432589666 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710432589948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710432592566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 10:09:52 2024 " "Processing ended: Thu Mar 14 10:09:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710432592566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710432592566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710432592566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710432592566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710432593297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710432595020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710432595037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 10:09:53 2024 " "Processing started: Thu Mar 14 10:09:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710432595037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710432595037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710432595037 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710432595705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710432597066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710432597066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597165 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1710432597764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1710432597831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ5\|led RELOJ:RJ5\|led " "create_clock -period 1.000 -name RELOJ:RJ5\|led RELOJ:RJ5\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clk input_clk " "create_clock -period 1.000 -name input_clk input_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ4\|led RELOJ:RJ4\|led " "create_clock -period 1.000 -name RELOJ:RJ4\|led RELOJ:RJ4\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ3\|led RELOJ:RJ3\|led " "create_clock -period 1.000 -name RELOJ:RJ3\|led RELOJ:RJ3\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ2\|led RELOJ:RJ2\|led " "create_clock -period 1.000 -name RELOJ:RJ2\|led RELOJ:RJ2\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ1\|led RELOJ:RJ1\|led " "create_clock -period 1.000 -name RELOJ:RJ1\|led RELOJ:RJ1\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ:RJ\|led RELOJ:RJ\|led " "create_clock -period 1.000 -name RELOJ:RJ\|led RELOJ:RJ\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " "create_clock -period 1.000 -name DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLADOR_VGA:C_VGA\|column\[0\] CONTROLADOR_VGA:C_VGA\|column\[0\] " "create_clock -period 1.000 -name CONTROLADOR_VGA:C_VGA\|column\[0\] CONTROLADOR_VGA:C_VGA\|column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710432597839 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710432597839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1710432597847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710432597856 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710432597856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710432597888 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1710432597921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710432597946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.434 " "Worst-case setup slack is -10.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.434             -28.595 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "  -10.434             -28.595 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.558            -201.083 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -6.558            -201.083 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252             -86.511 RELOJ:RJ2\|led  " "   -4.252             -86.511 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.098             -78.249 RELOJ:RJ3\|led  " "   -4.098             -78.249 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917             -76.931 RELOJ:RJ1\|led  " "   -3.917             -76.931 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.542             -51.533 input_clk  " "   -3.542             -51.533 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489             -70.567 RELOJ:RJ5\|led  " "   -3.489             -70.567 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.445             -58.952 RELOJ:RJ\|led  " "   -3.445             -58.952 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.349             -68.728 RELOJ:RJ4\|led  " "   -3.349             -68.728 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.782 " "Worst-case hold slack is -0.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -1.524 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -0.782              -1.524 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 input_clk  " "    0.356               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 RELOJ:RJ1\|led  " "    0.378               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 RELOJ:RJ2\|led  " "    0.378               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 RELOJ:RJ3\|led  " "    0.378               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 RELOJ:RJ4\|led  " "    0.378               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 RELOJ:RJ5\|led  " "    0.378               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 RELOJ:RJ\|led  " "    0.465               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "    1.121               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.974 " "Worst-case recovery slack is -1.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.974              -1.974 RELOJ:RJ2\|led  " "   -1.974              -1.974 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775              -1.775 RELOJ:RJ3\|led  " "   -1.775              -1.775 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -1.735 RELOJ:RJ\|led  " "   -1.735              -1.735 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666              -1.666 RELOJ:RJ5\|led  " "   -1.666              -1.666 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604              -1.604 RELOJ:RJ1\|led  " "   -1.604              -1.604 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -1.533 RELOJ:RJ4\|led  " "   -1.533              -1.533 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.390 " "Worst-case removal slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 RELOJ:RJ1\|led  " "    1.390               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446               0.000 RELOJ:RJ4\|led  " "    1.446               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 RELOJ:RJ5\|led  " "    1.614               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.867               0.000 RELOJ:RJ\|led  " "    1.867               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.877               0.000 RELOJ:RJ3\|led  " "    1.877               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989               0.000 RELOJ:RJ2\|led  " "    1.989               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432597995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432597995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.255 " "Worst-case minimum pulse width slack is -3.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.255            -145.495 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -3.255            -145.495 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 input_clk  " "   -3.000             -38.075 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -1.403             -61.732 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ1\|led  " "   -1.403             -29.463 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ2\|led  " "   -1.403             -29.463 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ3\|led  " "   -1.403             -29.463 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ4\|led  " "   -1.403             -29.463 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ5\|led  " "   -1.403             -29.463 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 RELOJ:RJ\|led  " "   -1.403             -26.657 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432598004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432598004 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710432598053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710432598103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710432600291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710432600506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710432600554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.554 " "Worst-case setup slack is -9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.554             -26.025 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -9.554             -26.025 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.900            -180.717 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -5.900            -180.717 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861             -78.136 RELOJ:RJ2\|led  " "   -3.861             -78.136 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -70.505 RELOJ:RJ3\|led  " "   -3.721             -70.505 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -68.736 RELOJ:RJ1\|led  " "   -3.532             -68.736 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.230             -45.154 input_clk  " "   -3.230             -45.154 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137             -63.082 RELOJ:RJ5\|led  " "   -3.137             -63.082 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133             -53.211 RELOJ:RJ\|led  " "   -3.133             -53.211 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014             -61.840 RELOJ:RJ4\|led  " "   -3.014             -61.840 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432600562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.811 " "Worst-case hold slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -1.502 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -0.811              -1.502 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 input_clk  " "    0.322               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ:RJ1\|led  " "    0.339               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ:RJ2\|led  " "    0.339               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ:RJ3\|led  " "    0.339               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ:RJ4\|led  " "    0.339               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ:RJ5\|led  " "    0.339               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 RELOJ:RJ\|led  " "    0.426               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "    1.029               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432600587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.704 " "Worst-case recovery slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704              -1.704 RELOJ:RJ2\|led  " "   -1.704              -1.704 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524              -1.524 RELOJ:RJ\|led  " "   -1.524              -1.524 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505              -1.505 RELOJ:RJ3\|led  " "   -1.505              -1.505 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -1.399 RELOJ:RJ5\|led  " "   -1.399              -1.399 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339              -1.339 RELOJ:RJ1\|led  " "   -1.339              -1.339 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306              -1.306 RELOJ:RJ4\|led  " "   -1.306              -1.306 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432600595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.286 " "Worst-case removal slack is 1.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.286               0.000 RELOJ:RJ1\|led  " "    1.286               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 RELOJ:RJ4\|led  " "    1.331               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 RELOJ:RJ5\|led  " "    1.450               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 RELOJ:RJ3\|led  " "    1.723               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 RELOJ:RJ\|led  " "    1.741               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.841               0.000 RELOJ:RJ2\|led  " "    1.841               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432600612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 input_clk  " "   -3.000             -38.075 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911            -128.300 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -2.911            -128.300 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -1.403             -61.732 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ1\|led  " "   -1.403             -29.463 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ2\|led  " "   -1.403             -29.463 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ3\|led  " "   -1.403             -29.463 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ4\|led  " "   -1.403             -29.463 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 RELOJ:RJ5\|led  " "   -1.403             -29.463 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 RELOJ:RJ\|led  " "   -1.403             -26.657 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432600612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432600612 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710432600661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710432601051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710432601076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.657 " "Worst-case setup slack is -4.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.657             -12.082 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -4.657             -12.082 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.458             -64.583 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -2.458             -64.583 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238             -24.349 RELOJ:RJ2\|led  " "   -1.238             -24.349 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219             -21.077 RELOJ:RJ3\|led  " "   -1.219             -21.077 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032             -20.467 RELOJ:RJ1\|led  " "   -1.032             -20.467 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -8.758 input_clk  " "   -0.971              -8.758 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904             -17.311 RELOJ:RJ5\|led  " "   -0.904             -17.311 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897             -14.669 RELOJ:RJ\|led  " "   -0.897             -14.669 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838             -16.835 RELOJ:RJ4\|led  " "   -0.838             -16.835 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432601084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.304 " "Worst-case hold slack is -0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.373 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -0.304              -0.373 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 input_clk  " "    0.152               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RELOJ:RJ1\|led  " "    0.166               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RELOJ:RJ2\|led  " "    0.166               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RELOJ:RJ3\|led  " "    0.166               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RELOJ:RJ4\|led  " "    0.166               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RELOJ:RJ5\|led  " "    0.166               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 RELOJ:RJ\|led  " "    0.189               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "    0.453               0.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432601109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.316 " "Worst-case recovery slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -0.316 RELOJ:RJ2\|led  " "   -0.316              -0.316 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 RELOJ:RJ3\|led  " "   -0.216              -0.216 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.161 RELOJ:RJ1\|led  " "   -0.161              -0.161 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.161 RELOJ:RJ5\|led  " "   -0.161              -0.161 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 RELOJ:RJ\|led  " "   -0.149              -0.149 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 RELOJ:RJ4\|led  " "   -0.093              -0.093 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432601117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.601 " "Worst-case removal slack is 0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 RELOJ:RJ1\|led  " "    0.601               0.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 RELOJ:RJ4\|led  " "    0.613               0.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 RELOJ:RJ5\|led  " "    0.712               0.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 RELOJ:RJ\|led  " "    0.758               0.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 RELOJ:RJ3\|led  " "    0.793               0.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 RELOJ:RJ2\|led  " "    0.848               0.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432601133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.905 input_clk  " "   -3.000             -28.905 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154             -38.970 CONTROLADOR_VGA:C_VGA\|column\[0\]  " "   -1.154             -38.970 CONTROLADOR_VGA:C_VGA\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0  " "   -1.000             -44.000 DIVISOR_FRECUENCIA_25HZ:CLK\|clk25~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 RELOJ:RJ1\|led  " "   -1.000             -21.000 RELOJ:RJ1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 RELOJ:RJ2\|led  " "   -1.000             -21.000 RELOJ:RJ2\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 RELOJ:RJ3\|led  " "   -1.000             -21.000 RELOJ:RJ3\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 RELOJ:RJ4\|led  " "   -1.000             -21.000 RELOJ:RJ4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 RELOJ:RJ5\|led  " "   -1.000             -21.000 RELOJ:RJ5\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 RELOJ:RJ\|led  " "   -1.000             -19.000 RELOJ:RJ\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710432601133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710432601133 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710432602976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710432602976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710432603084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 10:10:03 2024 " "Processing ended: Thu Mar 14 10:10:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710432603084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710432603084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710432603084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710432603084 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710432603912 ""}
