// Seed: 3630134687
module module_0 (
    input wire id_0,
    input wor  id_1
);
  logic id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wand id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3
);
  always begin : LABEL_0
    id_3 = id_1;
  end
  assign id_3 = -1 & id_1;
  assign id_0 = -1;
  initial begin : LABEL_1
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
