/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 9829683               Instructions: 20199151              IPC: 2.05491

Periodic:          Cycles: 4360730               Instructions: 10085999              IPC: 2.31292

ICACHE_MISS                                       4038        0.244%             6825        0.198%
ICACHE_HIT                                     1648074       99.756%          3434064       99.802%
                                               1652112      100.000%          3440889      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                2986       73.947%             4679       68.557%
ICACHE_MISS_OFFPATH                               1052       26.053%             2146       31.443%
                                                  4038      100.000%             6825      100.000%
                                                  0.26         0.40              0.31         0.42

ICACHE_MISS_NOT_PREFETCHED                          11        0.272%               13        0.191%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH           1073       26.579%             2167       31.756%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH            2953       73.148%             4644       68.054%
                                                  4037      100.000%             6824      100.000%
                                                  3.72         3.22              3.67         3.07

ICACHE_HIT_ONPATH                              1146195       69.548%          2240034       65.230%
ICACHE_HIT_OFFPATH                              501879       30.452%          1194030       34.770%
                                               1648074      100.000%          3434064      100.000%
                                                  0.30         0.42              0.35         0.44

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                 15011        0.457%            21204        0.324%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                3268609       99.543%          6523645       99.676%
                                               3283620      100.000%          6544849      100.000%
                                                  1.00         0.99              1.00         1.00

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                65332        4.505%           100051        2.868%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH               1384864       95.495%          3388078       97.132%
                                               1450196      100.000%          3488129      100.000%
                                                  0.95         0.93              0.97         0.96

ICACHE_HIT_BY_FDIP_ONPATH                        32908       69.004%            42188       66.880%
ICACHE_HIT_BY_FDIP_OFFPATH                       14782       30.996%            20892       33.120%
                                                 47690      100.000%            63080      100.000%
                                                  0.31         0.42              0.33         0.43

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH               2636       65.474%             4079       59.888%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH              1390       34.526%             2732       40.112%
                                                  4026      100.000%             6811      100.000%
                                                  0.35         0.43              0.40         0.46

ICACHE_HIT_ONPATH_BY_FDIP                        47690       40.451%            63080       36.848%
ICACHE_HIT_OFFPATH_BY_FDIP                       66169       56.124%           101287       59.166%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP               2975        2.523%             4666        2.726%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP              1051        0.891%             2145        1.253%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                   11        0.009%               13        0.008%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                   1        0.001%                1        0.001%
                                                117897      100.000%           171192      100.000%
                                                  0.64         0.42              0.68         0.42

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

UOP_CACHE_MISS                                       0         -nan%                0         -nan%
UOP_CACHE_HIT                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_MISS_ONPATH                                0         -nan%                0         -nan%
UOP_CACHE_MISS_OFFPATH                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_HIT_ONPATH                                 0         -nan%                0         -nan%
UOP_CACHE_HIT_OFFPATH                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PWS_INSERTED_ONPATH                        0         -nan%                0         -nan%
UOP_CACHE_PWS_INSERTED_OFFPATH                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH                      0         -nan%                0         -nan%
UOP_CACHE_LINES_INSERTED_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONPATH             0                              0              

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ONPATH             0                              0              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_HIT_NO_PREFETCH                            0                              0              

UOP_CACHE_PW_INSERT_FAILED_OFFPATH                   0                              0              

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG                  0                              0              

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT                 0                              0              

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

RECOVERED_FROM_UOC                                   0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PW_LENGTH_1                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_2                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_3                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_4                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_5                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_6                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_7                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_8                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_9                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_10                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_11                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_12                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_13                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_14                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_15                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_16                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_17                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_18                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_19                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_20                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_21                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_22                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_23                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_24                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_MAX                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                     171186        4.251%           448034        5.887%
DCACHE_ST_BUFFER_HIT                              1020        0.025%             2916        0.038%
DCACHE_HIT                                     3854605       95.724%          7159626       94.075%
                                               4026811      100.000%          7610576      100.000%
                                                  1.91         1.88              1.88         1.83

DCACHE_MISS_ONPATH                              171186       89.924%           448034       87.292%
DCACHE_MISS_OFFPATH                              19182       10.076%            65223       12.708%
                                                190368      100.000%           513257      100.000%
                                                  0.10         0.29              0.13         0.31

DCACHE_ST_BUFFER_HIT_ONPATH                       1020       85.427%             2916       89.038%
DCACHE_ST_BUFFER_HIT_OFFPATH                       174       14.573%              359       10.962%
                                                  1194      100.000%             3275      100.000%
                                                  0.15         0.33              0.11         0.30

DCACHE_HIT_ONPATH                              3854605       86.048%          7159626       82.320%
DCACHE_HIT_OFFPATH                              624982       13.952%          1537698       17.680%
                                               4479587      100.000%          8697324      100.000%
                                                  0.14         0.33              0.18         0.35

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                   912        0.024%             2323        0.032%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                3853693       99.976%          7157303       99.968%
                                               3854605      100.000%          7159626      100.000%
                                                  1.00         1.00              1.00         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                 3237        0.518%             6658        0.433%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                621745       99.482%          1531040       99.567%
                                                624982      100.000%          1537698      100.000%
                                                  0.99         0.99              1.00         0.99

DCACHE_MISS_LD                                  125796       73.485%           343656       76.703%
DCACHE_MISS_ST                                   45390       26.515%           104378       23.297%
                                                171186      100.000%           448034      100.000%
                                                  0.27         0.40              0.23         0.39

DCACHE_MISS_LD_ONPATH                           125796       87.375%           343656       84.562%
DCACHE_MISS_LD_OFFPATH                           18176       12.625%            62739       15.438%
                                                143972      100.000%           406395      100.000%
                                                  0.13         0.31              0.15         0.34

DCACHE_MISS_ST_ONPATH                            45390       97.832%           104378       97.676%
DCACHE_MISS_ST_OFFPATH                            1006        2.168%             2484        2.324%
                                                 46396      100.000%           106862      100.000%
                                                  0.02         0.14              0.02         0.15

DCACHE_MISS_WAITMEM                                  2                             11              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

BUS_DEMAND_ACCESS                                 8545                          30568              

BUS_PREF_ACCESS                                   3089                          14514              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                 62728                         168380              

L1_PREF_ACCESS                                   31873                          87091              

L1_ACCESS                                        79741                         216535              

MLC_DEMAND_ACCESS                               105394                         272522              

MLC_PREF_ACCESS                                  59649                          83964              

MLC_ACCESS                                      165043                         356486              

L1_HIT                                           15243       74.432%            37381       62.601%
L1_MISS                                           5236       25.568%            22332       37.399%
                                                 20479      100.000%            59713      100.000%
                                                  0.26         0.40              0.37         0.45

L1_HIT_ALL                                       28643       71.080%            64649       58.903%
L1_MISS_ALL                                      11654       28.920%            45106       41.097%
                                                 40297      100.000%           109755      100.000%
                                                  0.29         0.41              0.41         0.46

L1_DEMAND_MISS                                    5205       44.663%            22032       48.845%
L1_PREF_REQ_MISS                                  3089       26.506%            14514       32.178%
L1_WB_MISS                                        3360       28.831%             8560       18.978%
                                                 11654      100.000%            45106      100.000%
                                                  0.84         0.77              0.70         0.66

L1_DEMAND_HIT                                    15196       53.053%            37309       57.710%
L1_PREF_REQ_HIT                                   3868       13.504%             7209       11.151%
L1_WB_HIT                                         9579       33.443%            20131       31.139%
                                                 28643      100.000%            64649      100.000%
                                                  0.80         0.84              0.73         0.82

L1_MISS_ONPATH                                    5221       99.714%            22281       99.772%
L1_MISS_OFFPATH                                     15        0.286%               51        0.228%
                                                  5236      100.000%            22332      100.000%
                                                  0.00         0.05              0.00         0.05

L1_MISS_ALL_ONPATH                                8356       71.701%            36669       81.295%
L1_MISS_ALL_OFFPATH                               3298       28.299%             8437       18.705%
                                                 11654      100.000%            45106      100.000%
                                                  0.28         0.41              0.19         0.36

L1_HIT_ONPATH                                    15001       98.412%            36793       98.427%
L1_HIT_OFFPATH                                     242        1.588%              588        1.573%
                                                 15243      100.000%            37381      100.000%
                                                  0.02         0.12              0.02         0.12

L1_HIT_ALL_ONPATH                                27060       94.473%            61672       95.395%
L1_HIT_ALL_OFFPATH                                1583        5.527%             2977        4.605%
                                                 28643      100.000%            64649      100.000%
                                                  0.06         0.22              0.05         0.20

L1_HIT_ONPATH_SAT_BY_OFFPATH                       137        0.506%              220        0.357%
L1_HIT_ONPATH_SAT_BY_ONPATH                      26923       99.494%            61452       99.643%
                                                 27060      100.000%            61672      100.000%
                                                  0.99         0.99              1.00         0.99

L1_HIT_OFFPATH_SAT_BY_OFFPATH                      622       39.292%             1277       42.896%
L1_HIT_OFFPATH_SAT_BY_ONPATH                       961       60.708%             1700       57.104%
                                                  1583      100.000%             2977      100.000%
                                                  0.61         0.56              0.57         0.54

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                 55       19.713%              101       20.445%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                 224       80.287%              393       79.555%
                                                   279      100.000%              494      100.000%
                                                  0.80         0.74              0.80         0.73

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0        0.000%                0        0.000%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                 14722      100.000%            36299      100.000%
                                                 14722      100.000%            36299      100.000%
                                                  1.00         1.00              1.00         1.00

L1_FILL_OFFPATH_IFETCH                               6                             17              

L1_FILL_OFFPATH_DATA                                 7                             21              

L1_FILL_OFFPATH                                   3190                           8168              

L1_USE_OFFPATH_IFETCH                             1082      180.3333             2034      119.6471

L1_USE_OFFPATH_DATA                                  4        0.5714               17        0.8095

L1_USE_OFFPATH                                    1168        0.3661             2170        0.2657

JUST_L1_USE_OFFPATH                                441        0.1382              655        0.0802

L1_FILL_ONPATH_IFETCH                              134                            306              

L1_FILL_ONPATH_DATA                               5186                          24591              

L1_FILL_ONPATH                                    5483                          25303              

L1_USE_ONPATH_IFETCH                               224        1.6716              393        1.2843

L1_USE_ONPATH_DATA                               14722        2.8388            36299        1.4761

L1_USE_ONPATH                                    26923        4.9103            61452        2.4286

L1_CYCLE                                       4360730                        9829683              

L1_LINES                                  136791571337    31368.9615     261971710206    26651.0843

MLC_HIT                                          66674       76.742%           168441       74.061%
MLC_MISS                                         20207       23.258%            58993       25.939%
                                                 86881      100.000%           227434      100.000%
                                                  0.23         0.39              0.26         0.40

MLC_HIT_ALL                                     139153       84.527%           284673       80.066%
MLC_MISS_ALL                                     25473       15.473%            70877       19.934%
                                                164626      100.000%           355550      100.000%
                                                  0.15         0.34              0.20         0.37

MLC_DEMAND_MISS                                  20207       79.327%            58993       83.233%
MLC_PREF_REQ_MISS                                    0        0.000%                0        0.000%
MLC_WB_MISS                                       5266       20.673%            11884       16.767%
                                                 25473      100.000%            70877      100.000%
                                                  0.41         0.75              0.34         0.70

MLC_DEMAND_HIT                                   66674       47.914%           168441       59.170%
MLC_PREF_REQ_HIT                                     0        0.000%                0        0.000%
MLC_WB_HIT                                       72479       52.086%           116232       40.830%
                                                139153      100.000%           284673      100.000%
                                                  1.04         1.02              0.82         0.92

MLC_MISS_ONPATH                                  19975       98.852%            58344       98.900%
MLC_MISS_OFFPATH                                   232        1.148%              649        1.100%
                                                 20207      100.000%            58993      100.000%
                                                  0.01         0.11              0.01         0.10

MLC_MISS_ALL_ONPATH                              20535       80.615%            59301       83.667%
MLC_MISS_ALL_OFFPATH                              4938       19.385%            11576       16.333%
                                                 25473      100.000%            70877      100.000%
                                                  0.19         0.37              0.16         0.34

MLC_HIT_ONPATH                                   64329       96.483%           163600       97.126%
MLC_HIT_OFFPATH                                   2345        3.517%             4841        2.874%
                                                 66674      100.000%           168441      100.000%
                                                  0.04         0.18              0.03         0.16

MLC_HIT_ALL_ONPATH                              118685       85.291%           254568       89.425%
MLC_HIT_ALL_OFFPATH                              20468       14.709%            30105       10.575%
                                                139153      100.000%           284673      100.000%
                                                  0.15         0.33              0.11         0.29

DCACHE_FILL_OFFPATH                               1969                           4530              

DCACHE_USE_OFFPATH                                 912        0.4632             2323        0.5128

DCACHE_FILL_ONPATH                               81791                         220954              

DCACHE_USE_ONPATH                              3853693       47.1163          7157303       32.3927

ICACHE_FILL_OFFPATH                              23264                          36698              

ICACHE_USE_OFFPATH                               15011        0.6452            21204        0.5778

ICACHE_FILL_ONPATH                               36696                          47841              

ICACHE_USE_ONPATH                              3268609       89.0726          6523645      136.3610

REQBUF_CREATE_ONPATH                            156409                         354897              

REQBUF_ONPATH_MATCH_OFFPATH                        186        0.0012              832        0.0023

REQBUF_CREATE_ONPATH_DATA                        81502                         217245              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                   113        0.0014              723        0.0033

REQBUF_CREATE_ONPATH_IFETCH                          2                              4              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                  73       36.5000              109       27.2500

REQBUF_CREATE_OFFPATH                            25671                          42539              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                    15011       29.031%            21204       30.710%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_ICACHE_FILL_ONPATH_PARTIAL                     73        0.141%              109        0.158%
DIST_ICACHE_FILL_ONPATH                          36623       70.828%            47732       69.132%
                                                 51707      100.000%            69045      100.000%
                                                  2.13         1.94              2.08         1.89

DIST_DCACHE_FILL_OFFPATH_USED                      912        1.103%             2323        1.040%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_DCACHE_FILL_ONPATH_PARTIAL                    113        0.137%              723        0.324%
DIST_DCACHE_FILL_ONPATH                          81678       98.761%           220231       98.636%
                                                 82703      100.000%           223277      100.000%
                                                  2.97         2.95              2.97         2.95

DIST_L1_FILL_OFFPATH_USED                         1168       17.561%             2170        7.899%
DIST_L1_FILL_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST_L1_FILL_ONPATH_PARTIAL                         24        0.361%              234        0.852%
DIST_L1_FILL_ONPATH                               5459       82.078%            25069       91.250%
                                                  6651      100.000%            27473      100.000%
                                                  2.47         2.29              2.75         2.64

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                         16246       11.516%            24579        7.908%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                              124830       88.484%           286221       92.092%
                                                141076      100.000%           310800      100.000%
                                                  1.77         1.68              1.84         1.77

DIST2_REQBUF_OFFPATH_USED_PARTIAL                  186        0.132%              832        0.268%
DIST2_REQBUF_OFFPATH_USED_FULL                   16060       11.384%            23747        7.641%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                             124830       88.484%           286221       92.092%
                                                141076      100.000%           310800      100.000%
                                                  2.77         2.68              2.84         2.78

DIST_ICACHE_FILL                                 59960                          84539              

DIST_DCACHE_FILL                                 83760                         225484              

DIST_L1_FILL                                      8673                          33471              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                             255        1.242%              535        0.902%
MLC_MISS_ONPATH_DFETCH                           17358       84.529%            51808       87.364%
MLC_MISS_ONPATH_DSTORE                            2362       11.502%             6001       10.120%
MLC_MISS_ONPATH_IPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                                 524        2.552%              899        1.516%
MLC_MISS_ONPATH_WB_NODIRTY                          36        0.175%               58        0.098%
                                                 20535      100.000%            59301      100.000%
                                                  1.21         0.72              1.16         0.58

MLC_MISS_OFFPATH_IFETCH                             58        1.175%               91        0.786%
MLC_MISS_OFFPATH_DFETCH                            167        3.382%              535        4.622%
MLC_MISS_OFFPATH_DSTORE                              7        0.142%               23        0.199%
MLC_MISS_OFFPATH_IPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_DPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB                                  6        0.122%               16        0.138%
MLC_MISS_OFFPATH_WB_NODIRTY                       4700       95.180%            10911       94.255%
                                                  4938      100.000%            11576      100.000%
                                                  5.75         5.69              5.71         5.65

MLC_HIT_ONPATH_IFETCH                             2448        2.063%             3550        1.395%
MLC_HIT_ONPATH_DFETCH                            56619       47.705%           149001       58.531%
MLC_HIT_ONPATH_DSTORE                             5262        4.434%            11049        4.340%
MLC_HIT_ONPATH_IPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                33310       28.066%            42513       16.700%
MLC_HIT_ONPATH_WB_NODIRTY                        21046       17.733%            48455       19.034%
                                                118685      100.000%           254568      100.000%
                                                  3.03         2.51              2.65         2.45

MLC_HIT_OFFPATH_IFETCH                             536        2.619%              760        2.524%
MLC_HIT_OFFPATH_DFETCH                            1544        7.543%             3502       11.633%
MLC_HIT_OFFPATH_DSTORE                             265        1.295%              579        1.923%
MLC_HIT_OFFPATH_IPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                 203        0.992%              292        0.970%
MLC_HIT_OFFPATH_WB_NODIRTY                       17920       87.551%            24972       82.950%
                                                 20468      100.000%            30105      100.000%
                                                  5.40         5.24              5.18         5.00

L1_MISS_ONPATH_IFETCH                              134        1.604%              306        0.834%
L1_MISS_ONPATH_DFETCH                             4176       49.976%            19058       51.973%
L1_MISS_ONPATH_DSTORE                              911       10.902%             2917        7.955%
L1_MISS_ONPATH_IPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                   57        0.682%              150        0.409%
L1_MISS_ONPATH_WB_NODIRTY                         3078       36.836%            14238       38.828%
                                                  8356      100.000%            36669      100.000%
                                                  2.96         2.95              3.03         3.04

L1_MISS_OFFPATH_IFETCH                               6        0.182%               17        0.201%
L1_MISS_OFFPATH_DFETCH                               9        0.273%               34        0.403%
L1_MISS_OFFPATH_DSTORE                               0        0.000%                0        0.000%
L1_MISS_OFFPATH_IPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                   3        0.091%                3        0.036%
L1_MISS_OFFPATH_WB_NODIRTY                        3280       99.454%             8383       99.360%
                                                  3298      100.000%             8437      100.000%
                                                  5.97         5.96              5.97         5.96

L1_HIT_ONPATH_IFETCH                               279        1.031%              494        0.801%
L1_HIT_ONPATH_DFETCH                             13246       48.950%            33152       53.755%
L1_HIT_ONPATH_DSTORE                              1476        5.455%             3147        5.103%
L1_HIT_ONPATH_IPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                   355        1.312%              553        0.897%
L1_HIT_ONPATH_WB_NODIRTY                         11704       43.252%            24326       39.444%
                                                 27060      100.000%            61672      100.000%
                                                  3.26         3.24              3.05         3.07

L1_HIT_OFFPATH_IFETCH                               88        5.559%              157        5.274%
L1_HIT_OFFPATH_DFETCH                              147        9.286%              409       13.739%
L1_HIT_OFFPATH_DSTORE                                7        0.442%               22        0.739%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                   34        2.148%               43        1.444%
L1_HIT_OFFPATH_WB_NODIRTY                         1307       82.565%             2346       78.804%
                                                  1583      100.000%             2977      100.000%
                                                  5.16         4.93              4.95         4.73

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                                357                           1231              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                   11                             20              

CORE_MEM_BLOCKED                                    20                             41              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    9       81.818%                9       45.000%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                    2       18.182%               10       50.000%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                    0        0.000%                1        5.000%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0        0.000%                0        0.000%
                                                    11      100.000%               20      100.000%
                                                  0.18         0.37              0.60         0.43

MEM_QUEUE_FULL                                     346                           1211              

MEM_REQ_BUFFER_MISS                             182080       58.166%           397436       54.863%
MEM_REQ_BUFFER_HIT                              130957       41.834%           326984       45.137%
                                                313037      100.000%           724420      100.000%
                                                  0.42         0.46              0.45         0.48

MEM_REQ_FDIP_BUFFER_HIT                          23703                          34912              

MEM_REQ_FDIP_CYCLE_DELTA                       1016741                        2194879              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                     6                              8              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA                  117                            119              

MEM_REQ_IFETCH                                       3        0.002%                5        0.001%
MEM_REQ_DFETCH                                   75688       41.569%           204844       51.541%
MEM_REQ_DSTORE                                    7896        4.337%            17654        4.442%
MEM_REQ_IPRF                                         0        0.000%                0        0.000%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                       36369       19.974%            47249       11.888%
MEM_REQ_WB_NODIRTY                               62124       34.119%           127684       32.127%
                                                182080      100.000%           397436      100.000%
                                                  3.55         3.09              3.13         2.93

LD_NO_FORWARD                                  3030847       77.042%          6237105       78.210%
FORWARDED_LD                                    903192       22.958%          1737674       21.790%
                                               3934039      100.000%          7974779      100.000%
                                                  0.23         0.39              0.22         0.38

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                    3629       91.850%             5424       87.371%
PROMOTION_QL1                                      322        8.150%              784       12.629%
                                                  3951      100.000%             6208      100.000%
                                                  0.08         0.26              0.13         0.31

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                   11                             76              

PROMOTION_QMLC_FILL                                 26                            130              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                      392                            570              

ICACHE_FILL_CORRECT_REQ                           3639        6.069%             6105        7.222%
ICACHE_FILL_INCORRECT_REQ                        56321       93.931%            78434       92.778%
                                                 59960      100.000%            84539      100.000%
                                                  0.94         0.91              0.93         0.90

ICACHE_FILL_CORRECT_REQ_BY_FDIP                   3636        6.064%             6100        7.216%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP                56321       93.931%            78434       92.778%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND             3        0.005%                5        0.006%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%                0        0.000%
                                                 59960      100.000%            84539      100.000%
                                                  0.94         0.06              0.93         0.07

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD          2417                           3743              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD           558                            923              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA        27918812149                    35249921759              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND           266                            848              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP        224515                         559879              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD         52118                         100169              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA     464692505358                   544445984106              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP       2636099                        5176889              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

MEM_REQ_INIT                                    182080                         397436              

MEM_REQ_COMPLETE                                179486        0.9858           394486        0.9926

MEM_REQ_KILLED                                    2594        0.0142             2950        0.0074

MEM_REQ_COMPLETE_MLC                            139189        0.7644           284731        0.7164

MEM_REQ_COMPLETE_L1                              11724        0.0644            24350        0.0613

MEM_REQ_COMPLETE_MEM                             28573        0.1569            85405        0.2149

MEM_REQ_INIT_ONPATH                             156409        0.8590           354897        0.8930

MEM_REQ_INIT_OFFPATH                             25671        0.1410            42539        0.1070

MEM_REQ_COMPLETE_ONPATH                         154253        0.8594           353258        0.8955

MEM_REQ_COMPLETE_OFFPATH                         25233        0.1406            41228        0.1045

MEM_REQ_INIT_IFETCH                                  3        0.002%                5        0.002%
MEM_REQ_INIT_DFETCH                              75688       52.728%           204844       66.716%
MEM_REQ_INIT_DSTORE                               7896        5.501%            17654        5.750%
MEM_REQ_INIT_IPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                  36369       25.336%            47249       15.389%
MEM_REQ_INIT_WB_NODIRTY                          23588       16.433%            37285       12.143%
                                                143544      100.000%           307037      100.000%
                                                  2.89         2.45              2.28         2.13

MEM_REQ_COMPLETE_IFETCH                          10471        5.745%            27055        6.757%
MEM_REQ_COMPLETE_DFETCH                         107361       58.907%           276330       69.010%
MEM_REQ_COMPLETE_DSTORE                           7978        4.377%            17830        4.453%
MEM_REQ_COMPLETE_IPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                              33961       18.634%            43553       10.877%
MEM_REQ_COMPLETE_WB_NODIRTY                      22485       12.337%            35654        8.904%
                                                182256      100.000%           400422      100.000%
                                                  2.35         2.17              1.86         1.85

MEM_REQ_KILLED_IFETCH                            35766      100.000%            84463      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                 35766      100.000%            84463      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                       2595        9.181%             2951        6.487%
MEM_REQ_INIT_OFFPATH_DFETCH                       1806        6.390%             4643       10.207%
MEM_REQ_INIT_OFFPATH_DSTORE                        276        0.976%              610        1.341%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                  23588       83.453%            37285       81.965%
                                                 28265      100.000%            45489      100.000%
                                                  5.09         4.85              5.05         4.84

MEM_REQ_INIT_ONPATH_IFETCH                           2        0.002%                4        0.002%
MEM_REQ_INIT_ONPATH_DFETCH                       73882       62.679%           200201       75.691%
MEM_REQ_INIT_ONPATH_DSTORE                        7620        6.465%            17044        6.444%
MEM_REQ_INIT_ONPATH_IPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                           36369       30.854%            47249       17.864%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                117873      100.000%           264498      100.000%
                                                  2.30         1.82              1.78         1.52

MEM_REQ_MATCH_IFETCH                              8885        4.763%            24367        5.744%
MEM_REQ_MATCH_DFETCH                            104805       56.179%           271934       64.108%
MEM_REQ_MATCH_DSTORE                             32377       17.355%            73089       17.231%
MEM_REQ_MATCH_IPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                 31188       16.718%            41416        9.764%
MEM_REQ_MATCH_WB_NODIRTY                          9299        4.985%            13375        3.153%
                                                186554      100.000%           424181      100.000%
                                                  2.04         1.75              1.66         1.44

MEM_REQ_COMPLETE_OFFPATH_IFETCH                    643        2.548%              958        2.324%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                   1697        6.725%             3929        9.530%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                    272        1.078%              601        1.458%
MEM_REQ_COMPLETE_OFFPATH_IPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                        239        0.947%              336        0.815%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY              22382       88.701%            35404       85.874%
                                                 25233      100.000%            41228      100.000%
                                                  5.46         5.31              5.32         5.16

MEM_REQ_COMPLETE_ONPATH_IFETCH                    2871        2.423%             4374        1.627%
MEM_REQ_COMPLETE_ONPATH_DFETCH                   74085       62.526%           203725       75.792%
MEM_REQ_COMPLETE_ONPATH_DSTORE                    7706        6.504%            17229        6.410%
MEM_REQ_COMPLETE_ONPATH_IPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                       33722       28.461%            43217       16.078%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                 103        0.087%              250        0.093%
                                                118487      100.000%           268795      100.000%
                                                  2.18         1.78              1.70         1.47

MEM_REQ_COMPLETE_MEM_IFETCH                      36296       59.134%            85485       54.013%
MEM_REQ_COMPLETE_MEM_DFETCH                      17619       28.705%            55151       34.847%
MEM_REQ_COMPLETE_MEM_DSTORE                       2451        3.993%             6202        3.919%
MEM_REQ_COMPLETE_MEM_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                            448        0.730%              748        0.473%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                   4565        7.437%            10682        6.749%
                                                 61379      100.000%           158268      100.000%
                                                  0.85         1.49              0.86         1.41

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE              4296                          16970              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF                57                           2101              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                      14708       11.329%            28660       10.999%
MEM_REQ_COMPLETE_MLC_DFETCH                      58163       44.799%           152503       58.527%
MEM_REQ_COMPLETE_MLC_DSTORE                       5527        4.257%            11628        4.463%
MEM_REQ_COMPLETE_MLC_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                          33513       25.813%            42805       16.428%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                  17920       13.803%            24972        9.584%
                                                129831      100.000%           260568      100.000%
                                                  2.65         2.28              2.07         1.99

CORE_MLP_CLUSTERS                                21082                          48513              

CORE_MLP                                       3113776                        9229496              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     3792600       86.972%          7854793       79.909%
CORE_MLP_1                                      290004        6.650%           926292        9.423%
CORE_MLP_2                                       91613        2.101%           385160        3.918%
CORE_MLP_3                                       42027        0.964%           146728        1.493%
CORE_MLP_4                                       25462        0.584%            96631        0.983%
CORE_MLP_5                                       17232        0.395%            62539        0.636%
CORE_MLP_6                                        8766        0.201%            47239        0.481%
CORE_MLP_7                                        7380        0.169%            34298        0.349%
CORE_MLP_8                                        4604        0.106%            24845        0.253%
CORE_MLP_9                                        2444        0.056%            21824        0.222%
CORE_MLP_10                                       3040        0.070%            20569        0.209%
CORE_MLP_11                                       4292        0.098%            17715        0.180%
CORE_MLP_12                                       2836        0.065%            14304        0.146%
CORE_MLP_13                                       2374        0.054%            12157        0.124%
CORE_MLP_14                                       1988        0.046%            11835        0.120%
CORE_MLP_15                                       1873        0.043%             8671        0.088%
CORE_MLP_16                                       2894        0.066%             9129        0.093%
CORE_MLP_17                                       1585        0.036%             7699        0.078%
CORE_MLP_18                                       1669        0.038%             4538        0.046%
CORE_MLP_19                                       2104        0.048%             6921        0.070%
CORE_MLP_20                                       2365        0.054%             4885        0.050%
CORE_MLP_21                                       2737        0.063%             5230        0.053%
CORE_MLP_22                                       1623        0.037%             3726        0.038%
CORE_MLP_23                                       3456        0.079%             6004        0.061%
CORE_MLP_24                                       2451        0.056%             4388        0.045%
CORE_MLP_25                                       1555        0.036%             3519        0.036%
CORE_MLP_26                                       1470        0.034%             3593        0.037%
CORE_MLP_27                                       1718        0.039%             3874        0.039%
CORE_MLP_28                                       2037        0.047%             5071        0.052%
CORE_MLP_29                                       2397        0.055%             5403        0.055%
CORE_MLP_30                                       3213        0.074%             6703        0.068%
CORE_MLP_31                                       1747        0.040%             4512        0.046%
CORE_MLP_32                                      27174        0.623%            58888        0.599%
                                               4360730      100.000%          9829683      100.000%
                                                  0.65         3.38              0.88         3.49

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                  417        0.290%              936        0.304%
MLC_LD_BANK_AVAIL                               143544       99.710%           307037       99.696%
                                                143961      100.000%           307973      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                21082      100.000%            48513      100.000%
                                                 21082      100.000%            48513      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                 14003       30.181%            35948       27.977%
L1_LD_BANK_AVAIL                                 32394       69.819%            92542       72.023%
                                                 46397      100.000%           128490      100.000%
                                                  0.70         0.64              0.72         0.66

L1_ST_BANK_BLOCK                                     4        0.051%               13        0.075%
L1_ST_BANK_AVAIL                                  7903       99.949%            17213       99.925%
                                                  7907      100.000%            17226      100.000%
                                                  1.00         1.00              1.00         1.00

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                          11634       99.828%            45082       99.947%
L1_WB_FILL                                          20        0.172%               24        0.053%
                                                 11654      100.000%            45106      100.000%
                                                  0.00         0.04              0.00         0.02

L1_DEMAND_FILL                                    8545       73.449%            30568       67.805%
L1_PREF_FILL                                      3089       26.551%            14514       32.195%
                                                 11634      100.000%            45082      100.000%
                                                  0.27         0.40              0.32         0.43

MLC_FILL                                         25612       99.860%            73794       99.921%
MLC_WB_FILL                                         36        0.140%               58        0.079%
                                                 25648      100.000%            73852      100.000%
                                                  0.00         0.04              0.00         0.03

MLC_DEMAND_FILL                                  25437       99.317%            70819       95.969%
MLC_PREF_FILL                                      175        0.683%             2975        4.031%
                                                 25612      100.000%            73794      100.000%
                                                  0.01         0.08              0.04         0.19

NORESET_L1_FILL                                  11654                          45106              

NORESET_L1_FILL_NONPREF                           5225                          22056              

NORESET_L1_FILL_PREF                              6429                          23050              

NORESET_L1_EVICT                                  9436                          12768              

NORESET_L1_EVICT_NONPREF                          6068                           7874              

NORESET_L1_EVICT_PREF_USED                        1978                           2816              

NORESET_L1_EVICT_PREF_UNUSED                      1390                           2078              

NORESET_L1_PREF_USED                              1263                           6668              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                               50063                         113800              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                  20                             24              

WB_MLC_MISS_FILL_MLC                                36                             58              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                      83760                         225484              

DCACHE_WB_REQ                                    21084        0.2517            48515        0.2152

DCACHE_WB_REQ_DIRTY                              21084      100.000%            48515      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                 21084      100.000%            48515      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                      59960                          84539              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                     2594        0.2230             2950        0.0654

MLC_FILL_DIRTY                                    7903        0.3086            17213        0.2333

ICACHE_UNUSEFUL_CL_CYC                       216984752                     1055103152              

ICACHE_UNUSEFUL_CL                                9300                          16782              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                  6375       68.548%            10712       63.830%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                 2925       31.452%             6070       36.170%
                                                  9300      100.000%            16782      100.000%
                                                  0.31         0.42              0.36         0.44

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                  1054       11.333%             1311        7.812%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                 8246       88.667%            15471       92.188%
                                                  9300      100.000%            16782      100.000%
                                                  0.89         0.84              0.92         0.89

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                  43411       85.691%            56695       84.311%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                  7249       14.309%            10550       15.689%
                                                 50660      100.000%            67245      100.000%
                                                  0.14         0.33              0.16         0.34

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                  35864       70.794%            46433       69.050%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                 14796       29.206%            20812       30.950%
                                                 50660      100.000%            67245      100.000%
                                                  0.29         0.41              0.31         0.42

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                           61                            198              

MLC_NEWREQ_MATCHED_L2_PREF                         176                           2986              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   3        0.0170               18        0.0060

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                            129295      100.000%           300325      100.000%
                                                129295      100.000%           300325      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH              113        0.106%              723        0.249%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC        106671       99.894%           290036       99.751%
                                                106784      100.000%           290759      100.000%
                                                  1.00         1.00              1.00         1.00

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                       5221        0.2585            22281        1.1031

PER1K_L1_DEMAND_MISS_OFFPATH                        15        0.0007               51        0.0025

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                                3089                          14514              

PREF_L1_TOTAL_USED                                1263       40.887%             6668       59.171%
PREF_L1_TOTAL_PARTIAL_USED                         128        4.144%             2903       25.761%
PREF_L1_TOTAL_NOT_USED                            1698       54.969%             1698       15.068%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                  3089      100.000%            11269      100.000%
                                                  1.14         0.64              0.56         0.60

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                               1614       90.218%             4017       57.451%
PREF_MLC_TOTAL_PARTIAL_USED                        175        9.782%             2975       42.549%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                  1789      100.000%             6992      100.000%
                                                  0.10         0.28              0.43         0.37

CORE_MLC_PREF_REQ_MISS                               0        0.000%                0        0.000%
CORE_MLC_DEMAND_MISS                             20207       79.327%            58993       83.233%
CORE_MLC_WB_MISS                                  5266       20.673%            11884       16.767%
                                                 25473      100.000%            70877      100.000%
                                                  1.21         0.68              1.17         0.61

CORE_MLC_PREF_REQ_HIT                                0        0.000%                0        0.000%
CORE_MLC_DEMAND_HIT                              66674       47.914%           168441       59.170%
CORE_MLC_WB_HIT                                  72479       52.086%           116232       40.830%
                                                139153      100.000%           284673      100.000%
                                                  1.52         1.21              1.41         1.03

CORE_MLC_HIT                                     66674       76.742%           168441       74.061%
CORE_MLC_MISS                                    20207       23.258%            58993       25.939%
                                                 86881      100.000%           227434      100.000%
                                                  0.23         0.39              0.26         0.40

CORE_MLC_FILL                                    25612       99.860%            73794       99.921%
CORE_MLC_WB_FILL                                    36        0.140%               58        0.079%
                                                 25648      100.000%            73852      100.000%
                                                  0.00         0.04              0.00         0.03

CORE_MLC_DEMAND_FILL                             25437       99.317%            70819       95.969%
CORE_MLC_PREF_FILL                                 175        0.683%             2975        4.031%
                                                 25612      100.000%            73794      100.000%
                                                  0.01         0.08              0.04         0.19

CORE_MLC_PREF_FILL_USED                           1614       90.218%             4017       57.451%
CORE_MLC_PREF_FILL_PARTIAL_USED                    175        9.782%             2975       42.549%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                  1789      100.000%             6992      100.000%
                                                  0.10         0.28              0.43         0.37

CORE_L1_PREF_REQ_MISS                             3089       26.506%            14514       32.178%
CORE_L1_DEMAND_MISS                               5205       44.663%            22032       48.845%
CORE_L1_WB_MISS                                   3360       28.831%             8560       18.978%
                                                 11654      100.000%            45106      100.000%
                                                  1.02         0.76              0.87         0.63

CORE_L1_PREF_REQ_HIT                              3868       13.504%             7209       11.151%
CORE_L1_DEMAND_HIT                               15196       53.053%            37309       57.710%
CORE_L1_WB_HIT                                    9579       33.443%            20131       31.139%
                                                 28643      100.000%            64649      100.000%
                                                  1.20         0.85              1.20         0.82

CORE_L1_HIT                                      15243       74.432%            37381       62.601%
CORE_L1_MISS                                      5236       25.568%            22332       37.399%
                                                 20479      100.000%            59713      100.000%
                                                  0.26         0.40              0.37         0.45

CORE_L1_FILL                                     11634       99.828%            45082       99.947%
CORE_L1_WB_FILL                                     20        0.172%               24        0.053%
                                                 11654      100.000%            45106      100.000%
                                                  0.00         0.04              0.00         0.02

CORE_L1_DEMAND_FILL                               8545       73.449%            30568       67.805%
CORE_L1_PREF_FILL                                 3089       26.551%            14514       32.195%
                                                 11634      100.000%            45082      100.000%
                                                  0.27         0.40              0.32         0.43

CORE_L1_PREF_FILL_USED                            1263       40.887%             6668       59.171%
CORE_L1_PREF_FILL_PARTIAL_USED                     128        4.144%             2903       25.761%
CORE_L1_PREF_FILL_NOT_USED                        1698       54.969%             1698       15.068%
                                                  3089      100.000%            11269      100.000%
                                                  1.14         1.06              0.56         0.64

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS29                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS30                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS31                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS32                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS33                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS34                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS35                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS36                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS37                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS38                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS39                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS40                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS41                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS42                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS43                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS44                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS45                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS46                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS47                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS48                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS49                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS50                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS51                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS52                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS53                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS54                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS55                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS56                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS57                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS58                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS59                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS60                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS61                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS62                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS63                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS64                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS65                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS66                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS67                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS68                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS69                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS70                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS71                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                1614       90.218%             4017       57.451%
CORE_PREF_MLC_PARTIAL_USED                         175        9.782%             2975       42.549%
CORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000%
CORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                  1789      100.000%             6992      100.000%
                                                  0.10         0.28              0.43         0.37

CORE_PREF_L1_SENT                                 3089                          14514              

CORE_PREF_L1_USED                                 1263       28.198%             6668       49.959%
CORE_PREF_L1_PARTIAL_USED                          128        2.858%             2903       21.750%
CORE_PREF_L1_NOT_USED                             3088       68.944%             3776       28.291%
CORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                  4479      100.000%            13347      100.000%
                                                  1.41         0.50              0.78         0.66

TOTAL_MEM_LATENCY                              6709474      576.7126         19242629      426.8362

TOTAL_MEM_LATENCY_DEMAND                       4326626      506.3342         12778510      418.0355

TOTAL_MEM_LATENCY_PREF                         2382848      771.3979          6464119      445.3713

CORE_MEM_LATENCY                               6709474      576.7126         19242629      426.8362

CORE_MEM_LATENCY_DEMAND                        4326626      506.3342         12778510      418.0355

CORE_MEM_LATENCY_PREF                          2382848      771.3979          6464119      445.3713

CORE_MEM_LATENCY_IFETCH                          25811        0.826%            54909        0.592%
CORE_MEM_LATENCY_DFETCH                         593816       19.000%          2901757       31.287%
CORE_MEM_LATENCY_DSTORE                         220872        7.067%           571583        6.163%
CORE_MEM_LATENCY_IPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                         12957        0.415%            30781        0.332%
CORE_MEM_LATENCY_DPRF                          1761931       56.374%          3972121       42.828%
CORE_MEM_LATENCY_WB                             510023       16.319%          1743427       18.798%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                               3125410      100.000%          9274578      100.000%
                                                  4.88         2.21              4.34         2.52

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                          3125410      268.6445          9274578      205.7269

TOTAL_L1_MISS_LATENCY_DEMAND                   2562119      299.8384          7027113      229.8846

TOTAL_L1_MISS_LATENCY_PREF                      563291      182.3538          2247465      154.8481

CORE_L1_MISS_LATENCY                           3125410      268.6445          9274578      205.7269

CORE_L1_MISS_LATENCY_DEMAND                    2562119      299.8384          7027113      229.8846

CORE_L1_MISS_LATENCY_PREF                       563291      182.3538          2247465      154.8481

CORE_EVICTED_L1_DEMAND                            6068       64.307%             7874       61.670%
CORE_EVICTED_L1_PREF_USED                         1978       20.962%             2816       22.055%
CORE_EVICTED_L1_PREF_NOT_USED                     1390       14.731%             2078       16.275%
                                                  9436      100.000%            12768      100.000%
                                                  0.50         0.65              0.55         0.66

CORE_EVICTED_MLC_DEMAND                          20279       79.067%            53316       79.957%
CORE_EVICTED_MLC_PREF_USED                        2310        9.007%             6612        9.916%
CORE_EVICTED_MLC_PREF_NOT_USED                    3059       11.927%             6753       10.127%
                                                 25648      100.000%            66681      100.000%
                                                  0.33         0.62              0.30         0.59

CORE_MEM_LATENCY_AVE_DEMAND                    2924714      481.9898          6521386      828.2177

CORE_MEM_LATENCY_AVE_PREF_USED                 1195441      604.3686          2052092      728.7259

CORE_MEM_LATENCY_AVE_PREF_NOT_USED             1497654     1077.4489          3096279     1490.0284

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                             40378958280  6654409.7363      45483692049  5776440.4431

L1_STAY_PREF_USED                          13964669044  7059994.4611      16427797102  5833734.7663

L1_STAY_PREF_NOT_USED                       9427185237  6782147.6525      11425762389  5498441.9581

TOTAL_DATA_MISS_LATENCY                        2078662                        8121981              

TOTAL_DATA_MISS_COUNT                            22811                          79752              

CORE_PREF_L1_NOT_USED_LATENCY200                  1128       81.151%             1709       82.243%
CORE_PREF_L1_NOT_USED_LATENCY400                   212       15.252%              284       13.667%
CORE_PREF_L1_NOT_USED_LATENCY600                    13        0.935%               19        0.914%
CORE_PREF_L1_NOT_USED_LATENCY800                     4        0.288%                5        0.241%
CORE_PREF_L1_NOT_USED_LATENCY1000                    7        0.504%                7        0.337%
CORE_PREF_L1_NOT_USED_LATENCY1200                   13        0.935%               28        1.347%
CORE_PREF_L1_NOT_USED_LATENCY1400                   13        0.935%               26        1.251%
CORE_PREF_L1_NOT_USED_LATENCY1600                    0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE                0        0.000%                0        0.000%
                                                  1390      100.000%             2078      100.000%
                                                  0.30         0.84              0.32         0.92

CORE_PREF_L1_NOT_USED_DISTANCE_1                     0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_DISTANCE_2                     5        0.360%                6        0.289%
CORE_PREF_L1_NOT_USED_DISTANCE_4                    79        5.683%              122        5.871%
CORE_PREF_L1_NOT_USED_DISTANCE_8                   179       12.878%              242       11.646%
CORE_PREF_L1_NOT_USED_DISTANCE_16                 1127       81.079%             1708       82.194%
CORE_PREF_L1_NOT_USED_DISTANCE_32                    0        0.000%                0        0.000%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0        0.000%                0        0.000%
                                                  1390      100.000%             2078      100.000%
                                                  3.75         0.57              3.76         0.56

CORE_PREF_L1_USED_LATENCY200                      1676       84.732%             2349       83.416%
CORE_PREF_L1_USED_LATENCY400                       231       11.678%              376       13.352%
CORE_PREF_L1_USED_LATENCY600                        31        1.567%               34        1.207%
CORE_PREF_L1_USED_LATENCY800                         9        0.455%               11        0.391%
CORE_PREF_L1_USED_LATENCY1000                        8        0.404%                8        0.284%
CORE_PREF_L1_USED_LATENCY1200                       12        0.607%               18        0.639%
CORE_PREF_L1_USED_LATENCY1400                       11        0.556%               17        0.604%
CORE_PREF_L1_USED_LATENCY1600                        0        0.000%                3        0.107%
CORE_PREF_L1_USED_LATENCY1600MORE                    0        0.000%                0        0.000%
                                                  1978      100.000%             2816      100.000%
                                                  0.24         0.73              0.26         0.76

CORE_PREF_L1_USED_DISTANCE_1                         0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_2                         0        0.000%                3        0.107%
CORE_PREF_L1_USED_DISTANCE_4                        99        5.005%              127        4.510%
CORE_PREF_L1_USED_DISTANCE_8                       308       15.571%              433       15.376%
CORE_PREF_L1_USED_DISTANCE_16                     1571       79.424%             2253       80.007%
CORE_PREF_L1_USED_DISTANCE_32                        0        0.000%                0        0.000%
CORE_PREF_L1_USED_DISTANCE_MORE                      0        0.000%                0        0.000%
                                                  1978      100.000%             2816      100.000%
                                                  3.74         0.54              3.75         0.53

CORE_PREF_L1_DEMAND_LATENCY300                    4800       79.103%             6274       79.680%
CORE_PREF_L1_DEMAND_LATENCY400                     322        5.307%              416        5.283%
CORE_PREF_L1_DEMAND_LATENCY500                     239        3.939%              312        3.962%
CORE_PREF_L1_DEMAND_LATENCY600                     216        3.560%              273        3.467%
CORE_PREF_L1_DEMAND_LATENCY700                     155        2.554%              187        2.375%
CORE_PREF_L1_DEMAND_LATENCY800                      94        1.549%              111        1.410%
CORE_PREF_L1_DEMAND_LATENCY900                      81        1.335%               94        1.194%
CORE_PREF_L1_DEMAND_LATENCY1000                     41        0.676%               59        0.749%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                120        1.978%              148        1.880%
                                                  6068      100.000%             7874      100.000%
                                                  0.70         1.59              0.68         1.56

CORE_PREF_MLC_NOT_USED_LATENCY200                 1091       35.665%             2003       29.661%
CORE_PREF_MLC_NOT_USED_LATENCY400                  750       24.518%             1958       28.995%
CORE_PREF_MLC_NOT_USED_LATENCY600                  426       13.926%             1217       18.022%
CORE_PREF_MLC_NOT_USED_LATENCY800                  282        9.219%              691       10.232%
CORE_PREF_MLC_NOT_USED_LATENCY1000                 232        7.584%              470        6.960%
CORE_PREF_MLC_NOT_USED_LATENCY1200                 115        3.759%              201        2.976%
CORE_PREF_MLC_NOT_USED_LATENCY1400                  75        2.452%              100        1.481%
CORE_PREF_MLC_NOT_USED_LATENCY1600                  48        1.569%               57        0.844%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE              40        1.308%               56        0.829%
                                                  3059      100.000%             6753      100.000%
                                                  1.65         1.61              1.60         1.40

CORE_PREF_MLC_USED_LATENCY200                      827       35.801%             4001       60.511%
CORE_PREF_MLC_USED_LATENCY400                      615       26.623%             1100       16.636%
CORE_PREF_MLC_USED_LATENCY600                      364       15.758%              714       10.799%
CORE_PREF_MLC_USED_LATENCY800                      200        8.658%              354        5.354%
CORE_PREF_MLC_USED_LATENCY1000                     121        5.238%              209        3.161%
CORE_PREF_MLC_USED_LATENCY1200                      67        2.900%               99        1.497%
CORE_PREF_MLC_USED_LATENCY1400                      51        2.208%               61        0.923%
CORE_PREF_MLC_USED_LATENCY1600                      37        1.602%               44        0.665%
CORE_PREF_MLC_USED_LATENCY1600MORE                  28        1.212%               30        0.454%
                                                  2310      100.000%             6612      100.000%
                                                  1.54         1.55              0.88         1.29

CORE_PREF_MLC_DEMAND_LATENCY300                  19876       98.013%            52169       97.849%
CORE_PREF_MLC_DEMAND_LATENCY400                    159        0.784%              535        1.003%
CORE_PREF_MLC_DEMAND_LATENCY500                     76        0.375%              154        0.289%
CORE_PREF_MLC_DEMAND_LATENCY600                     40        0.197%               80        0.150%
CORE_PREF_MLC_DEMAND_LATENCY700                     26        0.128%               44        0.083%
CORE_PREF_MLC_DEMAND_LATENCY800                     11        0.054%               27        0.051%
CORE_PREF_MLC_DEMAND_LATENCY900                     12        0.059%               24        0.045%
CORE_PREF_MLC_DEMAND_LATENCY1000                    11        0.054%               22        0.041%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE                68        0.335%              261        0.490%
                                                 20279      100.000%            53316      100.000%
                                                  0.06         0.57              0.07         0.63

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                                9829683                       15298636              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                     15492                          37162              

LONGEST_DCACHE_MISS_CHAIN                        55049                         142655              

NUM_DCACHE_MISSES_IN_WINDOW_1                     1816       11.722%             2893        7.785%
NUM_DCACHE_MISSES_IN_WINDOW_2                     2088       13.478%             4446       11.964%
NUM_DCACHE_MISSES_IN_WINDOW_3                     2528       16.318%             6055       16.294%
NUM_DCACHE_MISSES_IN_WINDOW_4                     2116       13.659%             5308       14.283%
NUM_DCACHE_MISSES_IN_WINDOW_5                     1934       12.484%             4788       12.884%
NUM_DCACHE_MISSES_IN_WINDOW_6                     1400        9.037%             3766       10.134%
NUM_DCACHE_MISSES_IN_WINDOW_7                     1051        6.784%             2702        7.271%
NUM_DCACHE_MISSES_IN_WINDOW_8                      722        4.660%             1833        4.932%
NUM_DCACHE_MISSES_IN_WINDOW_9                      462        2.982%             1182        3.181%
NUM_DCACHE_MISSES_IN_WINDOW_10                     241        1.556%              704        1.894%
NUM_DCACHE_MISSES_IN_WINDOW_11                     175        1.130%              522        1.405%
NUM_DCACHE_MISSES_IN_WINDOW_12                     154        0.994%              437        1.176%
NUM_DCACHE_MISSES_IN_WINDOW_13                     151        0.975%              360        0.969%
NUM_DCACHE_MISSES_IN_WINDOW_14                      98        0.633%              250        0.673%
NUM_DCACHE_MISSES_IN_WINDOW_15                      84        0.542%              236        0.635%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE             472        3.047%             1680        4.521%
                                                 15492      100.000%            37162      100.000%
                                                  3.89         3.23              4.34         3.54

DCACHE_MLP_IN_WINDOW_1_0                          8177       52.782%            18384       49.470%
DCACHE_MLP_IN_WINDOW_1_5                          4051       26.149%            10340       27.824%
DCACHE_MLP_IN_WINDOW_2_0                          1915       12.361%             5049       13.586%
DCACHE_MLP_IN_WINDOW_2_5                           802        5.177%             1903        5.121%
DCACHE_MLP_IN_WINDOW_3_0                           341        2.201%              880        2.368%
DCACHE_MLP_IN_WINDOW_3_5                            85        0.549%              259        0.697%
DCACHE_MLP_IN_WINDOW_4_0                            40        0.258%              157        0.422%
DCACHE_MLP_IN_WINDOW_4_5                            37        0.239%               79        0.213%
DCACHE_MLP_IN_WINDOW_5_0                            17        0.110%               46        0.124%
DCACHE_MLP_IN_WINDOW_5_5                             6        0.039%               20        0.054%
DCACHE_MLP_IN_WINDOW_6_0                             8        0.052%               15        0.040%
DCACHE_MLP_IN_WINDOW_6_5                             1        0.006%                5        0.013%
DCACHE_MLP_IN_WINDOW_7_0                             5        0.032%               11        0.030%
DCACHE_MLP_IN_WINDOW_7_5                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_8_0                             3        0.019%                4        0.011%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                     4        0.026%               10        0.027%
                                                 15492      100.000%            37162      100.000%
                                                  0.84         1.07              0.90         1.09

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                                0                         312500              

PARAM_L1_CYCLE_TIME                                  0                         312500              

PARAM_MEMORY_CYCLE_TIME                              0                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                             4261438       97.723%          9422791       95.861%
MEM_REQ_DEMANDS__4                               78509        1.800%           329692        3.354%
MEM_REQ_DEMANDS__8                               12579        0.288%            61714        0.628%
MEM_REQ_DEMANDS_12                                3325        0.076%             6206        0.063%
MEM_REQ_DEMANDS_16                                1488        0.034%             3384        0.034%
MEM_REQ_DEMANDS_20                                1219        0.028%             2033        0.021%
MEM_REQ_DEMANDS_24                                 983        0.023%             1527        0.016%
MEM_REQ_DEMANDS_28                                 824        0.019%             1215        0.012%
MEM_REQ_DEMANDS_32                                 150        0.003%              586        0.006%
MEM_REQ_DEMANDS_36                                  94        0.002%              156        0.002%
MEM_REQ_DEMANDS_40                                  84        0.002%              174        0.002%
MEM_REQ_DEMANDS_44                                  37        0.001%              100        0.001%
MEM_REQ_DEMANDS_48                                   0        0.000%               78        0.001%
MEM_REQ_DEMANDS_52                                   0        0.000%               27        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                               4360730      100.000%          9829683      100.000%
                                                  0.03         0.27              0.05         0.30

MEM_REQ_PREFS__0                               4130795       94.727%          9283141       94.440%
MEM_REQ_PREFS__4                                114486        2.625%           241355        2.455%
MEM_REQ_PREFS__8                                 35933        0.824%           103650        1.054%
MEM_REQ_PREFS_12                                 17101        0.392%            60611        0.617%
MEM_REQ_PREFS_16                                 11403        0.261%            28243        0.287%
MEM_REQ_PREFS_20                                  8876        0.204%            16341        0.166%
MEM_REQ_PREFS_24                                  7011        0.161%            14791        0.150%
MEM_REQ_PREFS_28                                  5112        0.117%            12563        0.128%
MEM_REQ_PREFS_32                                 11129        0.255%            25608        0.261%
MEM_REQ_PREFS_36                                  3615        0.083%             8284        0.084%
MEM_REQ_PREFS_40                                  3591        0.082%             7153        0.073%
MEM_REQ_PREFS_44                                  2556        0.059%             5972        0.061%
MEM_REQ_PREFS_48                                  2187        0.050%             6040        0.061%
MEM_REQ_PREFS_52                                  3407        0.078%             7180        0.073%
MEM_REQ_PREFS_56                                  3528        0.081%             8694        0.088%
MEM_REQ_PREFS_60                                     0        0.000%               57        0.001%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                               4360730      100.000%          9829683      100.000%
                                                  0.16         1.00              0.17         1.02

MEM_REQ_WRITEBACKS__0                          4354415       99.855%          9820853       99.910%
MEM_REQ_WRITEBACKS__4                             5506        0.126%             7825        0.080%
MEM_REQ_WRITEBACKS__8                              563        0.013%              759        0.008%
MEM_REQ_WRITEBACKS_12                              151        0.003%              151        0.002%
MEM_REQ_WRITEBACKS_16                               55        0.001%               55        0.001%
MEM_REQ_WRITEBACKS_20                               39        0.001%               39        0.000%
MEM_REQ_WRITEBACKS_24                                1        0.000%                1        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                               4360730      100.000%          9829683      100.000%
                                                  0.00         0.05              0.00         0.04

MEM_REQ_DEMAND_CYCLES                          3000996                        9188023              

MEM_REQ_PREF_CYCLES                            3585533                        8509473              

MEM_REQ_WB_CYCLES                               587563                        1316076              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                   5690024      100.000%         12338676      100.000%
                                               5690024      100.000%         12338676      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan



