---
MainSourceFile:  /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          1524074
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          1524540
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          1525007
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /work/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          1808049
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_50_1:  '
    FileOffset:      50
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          2176383
        Length:          0
        ReplacementText: 'VITIS_LOOP_50_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_51_2:  '
    FileOffset:      51
    FilePath:        /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp
    Replacements:    
      - FilePath:        /primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/norm1.pp.0.cpp
        Offset:          2176411
        Length:          0
        ReplacementText: 'VITIS_LOOP_51_2: '
...
