{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724037433075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724037433075 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724037433083 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1724037433185 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1724037433185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724037433605 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724037433610 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724037433669 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724037433669 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724037433674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724037433674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724037433674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724037433674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724037433674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724037433674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724037433687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.SDC " "Synopsys Design Constraints File file not found: 'DE2_115.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724037435133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724037435133 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1724037435133 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1724037435134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724037435136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1724037435136 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724037435136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724037435142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724037435142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724037435143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724037435144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724037435148 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724037435149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724037435149 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724037435150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724037435150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724037435150 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724037435150 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724037435513 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724037435517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724037438250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724037438388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724037438433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724037438551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724037438551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724037439037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724037442297 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724037442297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724037442494 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724037442494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724037442494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724037442496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724037442651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724037442663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724037443130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724037443131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724037443605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724037444341 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "148 Cyclone IV E " "148 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_INT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724037444994 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724037444994 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "103 " "Following 103 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724037445000 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1724037445000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.fit.smsg " "Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724037445193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1929 " "Peak virtual memory: 1929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724037445502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 00:17:25 2024 " "Processing ended: Mon Aug 19 00:17:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724037445502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724037445502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724037445502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724037445502 ""}
