<?php ob_start();?>


<style>
    .merlpost {
    margin-top: 60px;
    }

    * {
      margin: 0;
      padding: 0;
      box-sizing: border-box;
    }
    
    .container-div {
      width: 90%;
      margin: 0 auto;
      padding: 40px 0;
      display: flex;
      flex-direction: column;
      justify-content: center;
      align-items: center;
      background-image: url('img/bg-img/merl-back.png');
      background-attachment: fixed;
      background-position: center;
      background-repeat: no-repeat;
    }
    @media screen and (max-width: 820px) {
      .container-div {
        flex-direction: column;
      }
    }
    
    header {
      text-align: center;
    }
    
    header h2 {
        background-color: #343434;
        color: white;
        padding: 15px;
        font-size: 25px;
    }
    
    h3{
        color: white;
    }
    
    h4{
        color: white;
        font-size: 18px;
    }
    
   
    
    .content-div{
      display: flex;
      flex-direction: row;
      justify-content: center;
      flex-wrap: wrap;
      padding: 40px 0;
    }
    
    .card {
      width: 33%;
      margin: 1%;
      padding: 30px;
      border-radius: 8px;
      position: relative;
      transition: .3s all;
      box-shadow: 0 2px 5px 0 rgba(3, 6, 26, 0.15);
    }
    
    .card-about{
        padding: 50px;
        color: white;
        font-weight: bold;
        border-radius: 8px;
        background-color: #343434;
        font-size: 17px;
    }
    
    .card:hover {
      -webkit-transform: scale(1.05);
              transform: scale(1.05);
    }
    @media only screen and (min-width: 992px) and (max-width: 1199px){
      .card {
        width: 48%;
      }
    }
      @media only screen and (min-width: 768px) and (max-width: 991px) {
      .card {
        width: 98%;
        margin-top: 2%;
        padding-left: 50px; 
        margin-bottom: 2%;
      }
    }
    
 @media only screen and (min-width: 320px) and (max-width: 767px) {
      .card {
        width: 98%;
        margin-top: 2%;
        padding-left: 50px; 
        margin-bottom: 2%;
      }
    }
    
    .card p {
      margin-bottom: 15px;
    }
    
    .card-color {
      background: #144798;
      color: white;
    }

</style>

&nbsp;
&nbsp;

<center>
    <div class="NewsTop">
      <p>Careers</p>
    </div>
</center>

<div class="container-div">
  <header><meta http-equiv="Content-Type" content="text/html; charset=utf-8">
    <h2>Multiple Openings - Training would be provided.</br>
    Looking for both fresh graduates and experienced people</h2>
  </header>
  <div class="content-div"> 
    
    <div class="card card-color">
      <h4>Front End – RTL Design Engineer:</h4>
      <p>
        <ul>
          <li>Familiarity with Computer Architecture.</li>
          <li>Familiarity or experience in RTL design with Verilog and/or VHDL is required.</li>
          <li>Familiarity with VLSI Design.</li>
          <li>Familiarity with LINUX/UNIX OS.</li>
          <li>Familiarity with scripting languages like python and/or perl.</li>
          <li>Excellent Communication Skills. Good command of written English and reading comprehension.</li>
        </ul>
      </p>
    </div>
    
    <div class="card card-color">
      <h4>Front End – RTL Verification Engineer:</h4>
      <p>
        <ul>
          <li>Familiarity or experience with RTL verification – Bus Functional Models (BFMs).</li>
          <li>Familiarity with Computer Architecture.</li>
          <li>Familiarity with VLSI Design.</li>
          <li>Familiarity with LINUX/UNIX OS.</li>
          <li>Familiarity with scripting languages like python and/or perl.</li>
          <li>Excellent Communication Skills. Good command of written English  and reading comprehension.</li>
        </ul>
      </p>
    </div>

    <div class="card card-color">
      <h4>Physical Design-APR Engineer:</h4>
      <p>
        <ul>
          <li>Familiarity VLSI structural design methodologies and develop design flows.</li>
          <li>Familiarity structural physical designs for, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.</li>
          <li>Performs all aspects of the SoC design flow from high-level design to synthesis, place and route, timing and power to create a design database that is ready for manufacturing.</li>
          <li>Familiarity with APR tools from SNPS-ICCII or Cadence -Innovus.</li>
          <li>Familiarity with LVS/DRC using Calibre.</li>
          <li>Familiarity with LINUX/UNIX OS.</li>
          <li>Familiarity with scripting languages like python, perl, and TCL.</li>
          <li>Excellent Communication Skills. Good command of written English  and reading comprehension.</li>
        </ul>
      </p>
    </div>
    
    <div class="card card-color">
      <h4>CMOS Mixed Signal Design Engineer:</h4>
      <p>
        <ul>
          <li>Basics knowledge CMOS device physics.</li>
          <li>Familiarity CMOS digital Circuit Design.</li>
          <li>Familiarity with CMOS small signal modelling of analog ckts. Being able to figure out the output impedance (rout) and transconductance (gm, gain and phase margin.</li>
          <li>Familiarity with basic analog structures: current mirrors, opamps, I/V ref, VCOs.</li>
          <li>Familiarity with Cadence spectre and/or hspice for analog ckt simulations.</li>
          <li>Familiarity with other circuit simulators a plus.</li>
          <li>Familiarity with analog layout and Cadence Virtuouso.</li>
          <li>Familiarity with LINUX/UNIX OS.</li>
          <li>Familiarity with scripting languages like python, perl, and TCL.</li>
          <li>Excellent Communication Skills. Good command of written English and reading comprehension.</li>
        </ul>
      </p>
    </div>
    
    <div class="card card-color">
      <h4>FPGA Designer:</h4>
        <p>
          <ul>
            <li>Some experience in one or more HDL language (System Verilog, Verilog), and one or more scripting language (TCL, Python, Perl, Shell-scripting.</li>
            <li>Some experience with SoC design methodologies that involve multiple clock domains, clock power management and system debug.</li>
            <li>Modeling: experience in C/C++/SystemC,</li>
            <li>Preferably have some hands on experience with VIVADO and Xilinx FPGAs.</li>
            <li>Preferably some networking protocol understanding.</li>
          </ul>
        </p>
    </div>
    
    <div class="card card-color">
      <h4>Software drivers:</h4>
        <p>
          <ul>
            <li>Familiar with Linux kernel, IPC, and device driver model.</li>
            <li>Familiar with various hardware elements of latest data center environment.</li>
            <li>Familiar with embedded systems software stack.</li>
            <li>Familiarity with OVS and PCIe drivers.</li>
            <li>Some Understanding of DPDK/SRIOV protocol</li>
            <li>Min 2-3 years Experience in C/C++.</li>
          </ul>
        </p>
    </div>
    
    <div class="card-about">
      <h3>ABOUT MERL</h3>
      <p>
        <ul>
          <li>MERL is an equal opportunity employer does not discriminate based on race, ethnicity, color, religion, sex or social background.</li>
          <li>MERL strives to provide an equitable work environment based on meritocracy, trust, respect and fairness.</li> 
          <li>Training would be provided in the area of deficiencies. Need commitment from potential candidates for 2-3yrs.</li>
          <li>Competitive stipends/Salaries would be given matching the education and skill set as per offered in the local market.</li>
        </ul>
      </p>
    </div>
    <br/>
        <p style="text-align: right;color: black; font-size: 16px;"><b>Please send your CV to: merl@uit.edu</b></p>
  </div>
</div>


<?php 
   $pagesection = ob_get_contents();
   ob_end_clean();
   $bannerheading = 'Careers';
   @include('master-without-banner.php');   
?>
   