# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1_johnson_counter.srcs/sources_1/new/Johnson_Counter.vhd" \
"../../../../1_johnson_counter.srcs/sim_1/new/Tb_Johnson_Counter.vhd" \

# Do not sort compile order
nosort
