read_sverilog ./rtl_src/tas.sv
link
compile
report_timing
report_area
report_cell
#write list tas-gate.list
write -format verilog -hierarchy -output tas.gate.v
quit
