# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nano processor.srcs/sources_1/imports/component/Add_Sub_4.vhd" \
"../../../../nano processor.srcs/sources_1/imports/Components/FA.vhd" \
"../../../../nano processor.srcs/sources_1/imports/Components/HA.vhd" \
"../../../../nano processor.srcs/sim_1/imports/Downloads/Add_Sub_4/Add_Sub_4.srcs/sim_1/new/Add_Sub_4_TB.vhd" \

# Do not sort compile order
nosort
