begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2003-2011 Netlogic Microsystems (Netlogic). All rights  * reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *   * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in  *    the documentation and/or other materials provided with the  *    distribution.  *  * THIS SOFTWARE IS PROVIDED BY Netlogic Microsystems ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF  * THE POSSIBILITY OF SUCH DAMAGE.  *  * NETLOGIC_BSD  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__NLM_BOARD_H__
end_ifndef

begin_define
define|#
directive|define
name|__NLM_BOARD_H__
end_define

begin_define
define|#
directive|define
name|XLP_NAE_NBLOCKS
value|5
end_define

begin_define
define|#
directive|define
name|XLP_NAE_NPORTS
value|4
end_define

begin_comment
comment|/*  * EVP board EEPROM info  */
end_comment

begin_define
define|#
directive|define
name|EEPROM_I2CBUS
value|1
end_define

begin_define
define|#
directive|define
name|EEPROM_I2CADDR
value|0xAE
end_define

begin_define
define|#
directive|define
name|EEPROM_SIZE
value|48
end_define

begin_define
define|#
directive|define
name|EEPROM_MACADDR_OFFSET
value|2
end_define

begin_comment
comment|/* used if there is no FDT */
end_comment

begin_define
define|#
directive|define
name|BOARD_CONSOLE_SPEED
value|115200
end_define

begin_define
define|#
directive|define
name|BOARD_CONSOLE_UART
value|0
end_define

begin_comment
comment|/*  * EVP board CPLD chip select and daughter card info field  */
end_comment

begin_define
define|#
directive|define
name|XLP_EVB_CPLD_CHIPSELECT
value|2
end_define

begin_define
define|#
directive|define
name|DCARD_ILAKEN
value|0x0
end_define

begin_define
define|#
directive|define
name|DCARD_SGMII
value|0x1
end_define

begin_define
define|#
directive|define
name|DCARD_XAUI
value|0x2
end_define

begin_define
define|#
directive|define
name|DCARD_NOT_PRSNT
value|0x3
end_define

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|LOCORE
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|__ASSEMBLY__
argument_list|)
end_if

begin_comment
comment|/*  * NAE configuration  */
end_comment

begin_struct
struct|struct
name|xlp_port_ivars
block|{
name|int
name|port
decl_stmt|;
name|int
name|block
decl_stmt|;
name|int
name|node
decl_stmt|;
name|int
name|type
decl_stmt|;
name|int
name|phy_addr
decl_stmt|;
name|int
name|mdio_bus
decl_stmt|;
name|int
name|loopback_mode
decl_stmt|;
name|int
name|num_channels
decl_stmt|;
name|int
name|free_desc_sizes
decl_stmt|;
name|int
name|num_free_descs
decl_stmt|;
name|int
name|pseq_fifo_size
decl_stmt|;
name|int
name|iface_fifo_size
decl_stmt|;
name|int
name|rxbuf_size
decl_stmt|;
name|int
name|rx_slots_reqd
decl_stmt|;
name|int
name|tx_slots_reqd
decl_stmt|;
name|int
name|vlan_pri_en
decl_stmt|;
name|int
name|stg2_fifo_size
decl_stmt|;
name|int
name|eh_fifo_size
decl_stmt|;
name|int
name|frout_fifo_size
decl_stmt|;
name|int
name|ms_fifo_size
decl_stmt|;
name|int
name|pkt_fifo_size
decl_stmt|;
name|int
name|pktlen_fifo_size
decl_stmt|;
name|int
name|max_stg2_offset
decl_stmt|;
name|int
name|max_eh_offset
decl_stmt|;
name|int
name|max_frout_offset
decl_stmt|;
name|int
name|max_ms_offset
decl_stmt|;
name|int
name|max_pmem_offset
decl_stmt|;
name|int
name|stg1_2_credit
decl_stmt|;
name|int
name|stg2_eh_credit
decl_stmt|;
name|int
name|stg2_frout_credit
decl_stmt|;
name|int
name|stg2_ms_credit
decl_stmt|;
name|int
name|hw_parser_en
decl_stmt|;
name|u_int
name|ieee1588_inc_intg
decl_stmt|;
name|u_int
name|ieee1588_inc_den
decl_stmt|;
name|u_int
name|ieee1588_inc_num
decl_stmt|;
name|uint64_t
name|ieee1588_userval
decl_stmt|;
name|uint64_t
name|ieee1588_ptpoff
decl_stmt|;
name|uint64_t
name|ieee1588_tmr1
decl_stmt|;
name|uint64_t
name|ieee1588_tmr2
decl_stmt|;
name|uint64_t
name|ieee1588_tmr3
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|xlp_block_ivars
block|{
name|int
name|block
decl_stmt|;
name|int
name|type
decl_stmt|;
name|u_int
name|portmask
decl_stmt|;
name|struct
name|xlp_port_ivars
name|port_ivars
index|[
name|XLP_NAE_NPORTS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|xlp_nae_ivars
block|{
name|int
name|node
decl_stmt|;
name|int
name|nblocks
decl_stmt|;
name|u_int
name|blockmask
decl_stmt|;
name|u_int
name|ilmask
decl_stmt|;
name|u_int
name|xauimask
decl_stmt|;
name|u_int
name|sgmiimask
decl_stmt|;
name|int
name|freq
decl_stmt|;
name|u_int
name|flow_crc_poly
decl_stmt|;
name|u_int
name|hw_parser_en
decl_stmt|;
name|u_int
name|prepad_en
decl_stmt|;
name|u_int
name|prepad_size
decl_stmt|;
comment|/* size in 16 byte units */
name|u_int
name|ieee_1588_en
decl_stmt|;
name|struct
name|xlp_block_ivars
name|block_ivars
index|[
name|XLP_NAE_NBLOCKS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|xlp_board_info
block|{
name|u_int
name|nodemask
decl_stmt|;
struct|struct
name|xlp_node_info
block|{
name|struct
name|xlp_nae_ivars
name|nae_ivars
decl_stmt|;
block|}
name|nodes
index|[
name|XLP_MAX_NODES
index|]
struct|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|extern
name|struct
name|xlp_board_info
name|xlp_board_info
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Network configuration */
end_comment

begin_function_decl
name|int
name|nlm_get_vfbid_mapping
parameter_list|(
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|nlm_get_poe_distvec
parameter_list|(
name|int
name|vec
parameter_list|,
name|uint32_t
modifier|*
name|distvec
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|xlpge_get_macaddr
parameter_list|(
name|uint8_t
modifier|*
name|macaddr
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|nlm_board_info_setup
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* EEPROM& CPLD */
end_comment

begin_function_decl
name|int
name|nlm_board_eeprom_read
parameter_list|(
name|int
name|node
parameter_list|,
name|int
name|i2cbus
parameter_list|,
name|int
name|addr
parameter_list|,
name|int
name|offs
parameter_list|,
name|uint8_t
modifier|*
name|buf
parameter_list|,
name|int
name|sz
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|uint64_t
name|nlm_board_cpld_base
parameter_list|(
name|int
name|node
parameter_list|,
name|int
name|chipselect
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|nlm_board_cpld_majorversion
parameter_list|(
name|uint64_t
name|cpldbase
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|nlm_board_cpld_minorversion
parameter_list|(
name|uint64_t
name|cpldbase
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|nlm_board_cpld_reset
parameter_list|(
name|uint64_t
name|cpldbase
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|nlm_board_cpld_dboard_type
parameter_list|(
name|uint64_t
name|cpldbase
parameter_list|,
name|int
name|slot
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

end_unit

