
*** Running vivado
    with args -log design_1_TX_Block_STA_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TX_Block_STA_0_2.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_TX_Block_STA_0_2.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/srcs/ip/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documents/MIMORPH/MIMORPH/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_TX_Block_STA_0_2 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27812 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.559 ; gain = 143.715 ; free physical = 17262 ; free virtual = 68062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_TX_Block_STA_0_2' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/synth/design_1_TX_Block_STA_0_2.vhd:95]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter STREAM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'TX_Block_STA_v1_0' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0.vhd:5' bound to instance 'U0' of component 'TX_Block_STA_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/synth/design_1_TX_Block_STA_0_2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'TX_Block_STA_v1_0' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0.vhd:69]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TX_Block_STA_v1_0_S00_AXI' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:5' bound to instance 'TX_Block_STA_v1_0_S00_AXI_inst' of component 'TX_Block_STA_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0.vhd:138]
INFO: [Synth 8-638] synthesizing module 'TX_Block_STA_v1_0_S00_AXI' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'TX_Block_STA_v1_0_S00_AXI' (1#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0_S00_AXI.vhd:87]
	Parameter STREAM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'TX_BLOCK_STA' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:32' bound to instance 'TX_BLOCK_STA_inst' of component 'TX_BLOCK_STA' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'TX_BLOCK_STA' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:60]
	Parameter STREAM bound to: 3 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
INFO: [Synth 8-638] synthesizing module 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync' (2#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_0' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:246]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_1' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:256]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_inst_2' of component 'vt_single_sync' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:264]
INFO: [Synth 8-3491] module 'SHAPING_FILTER' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:29' bound to instance 'FILTER_I' of component 'SHAPING_FILTER' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:374]
INFO: [Synth 8-638] synthesizing module 'SHAPING_FILTER' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'SHAPING_FILTER' (3#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:47]
INFO: [Synth 8-3491] module 'SHAPING_FILTER' declared at '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:29' bound to instance 'FILTER_Q' of component 'SHAPING_FILTER' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element b1_last_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element b1_keep_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element b1_N_TRN_i_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element SIGN_GOLAY_reg was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'TX_BLOCK_STA' (4#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_BLOCK_STA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'TX_Block_STA_v1_0' (5#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/TX_Block_STA_v1_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_TX_Block_STA_0_2' (6#1) [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/synth/design_1_TX_Block_STA_0_2.vhd:95]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port rstn
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tlast
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[15]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[14]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[13]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[12]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[11]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[10]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[9]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[8]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[7]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[6]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[5]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[4]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[3]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[2]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[1]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port S00_AXIS_0_tkeep[0]
WARNING: [Synth 8-3331] design SHAPING_FILTER has unconnected port M00_AXIS_0_tready
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.277 ; gain = 199.434 ; free physical = 16656 ; free virtual = 67458
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.184 ; gain = 208.340 ; free physical = 16547 ; free virtual = 67349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.184 ; gain = 208.340 ; free physical = 16547 ; free virtual = 67349
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/hdl/contraints.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/hdl/contraints.xdc] for cell 'U0'
Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_TX_Block_STA_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_TX_Block_STA_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2614.809 ; gain = 0.000 ; free physical = 14181 ; free virtual = 64999
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2617.777 ; gain = 2.969 ; free physical = 14144 ; free virtual = 64948
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2617.777 ; gain = 390.934 ; free physical = 13311 ; free virtual = 64161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2617.777 ; gain = 390.934 ; free physical = 13308 ; free virtual = 64158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_TX_Block_STA_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2617.777 ; gain = 390.934 ; free physical = 13298 ; free virtual = 64148
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[0,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[1,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[2,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:123]
INFO: [Synth 8-4471] merging register 'b1_pre_add_reg[3,4][15:0]' into 'b0_PRE_FILT_SHAPE_rr_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:123]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_BLOCK_STA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                            00001 |                              000
            st2_send_stf |                            00010 |                              001
       st3_send_edmg_cef |                            00100 |                              010
        st4_send_payload |                            01000 |                              011
               st6_timer |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TX_BLOCK_STA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2617.777 ; gain = 390.934 ; free physical = 13246 ; free virtual = 64116
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[4].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[5].vt_single_sync_inst_0'
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[6].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[7].vt_single_sync_inst_0'
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[8].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[9].vt_single_sync_inst_0'
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[10].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[11].vt_single_sync_inst_0'
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[12].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[13].vt_single_sync_inst_0'
INFO: [Synth 8-223] decloning instance 'U0/TX_BLOCK_STA_inst/FG_REG_IN[14].vt_single_sync_inst_0' (vt_single_sync) to 'U0/TX_BLOCK_STA_inst/FG_REG_IN[15].vt_single_sync_inst_0'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 16    
	               22 Bit    Registers := 30    
	               16 Bit    Registers := 90    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   5 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input    112 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 30    
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX_Block_STA_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module vt_single_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SHAPING_FILTER 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 15    
	               16 Bit    Registers := 45    
	                1 Bit    Registers := 5     
Module TX_BLOCK_STA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   5 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input    112 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 30    
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_valid_reg' into 'TX_BLOCK_STA_inst/FILTER_I/b0_valid_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:106]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_valid_r_reg' into 'TX_BLOCK_STA_inst/FILTER_I/b0_valid_r_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:107]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b1_valid_reg' into 'TX_BLOCK_STA_inst/FILTER_I/b1_valid_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:135]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b2_valid_reg' into 'TX_BLOCK_STA_inst/FILTER_I/b2_valid_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:162]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b3_valid_reg' into 'TX_BLOCK_STA_inst/FILTER_I/b3_valid_reg' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:185]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:105]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Synth 8-4471] merging register 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' into 'TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][15:0]' [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]' and it is trimmed from '24' to '22' bits. [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element p_1_out was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] was removed.  [/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/da5c/hdl/SHAPING_FILTER.vhd:103]
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[7,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[7,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[6,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[6,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[5,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[5,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[4,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[4,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[3,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[3,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[2,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[2,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[1,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[1,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[0,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_I/b1_pre_add_reg[0,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[7,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[7,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[6,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[6,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[5,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[5,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[4,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[4,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3], operation Mode is: ((D'+A'')*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3], operation Mode is: (PCIN+((D'+A'')*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[3,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[3,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[2,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[2,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[1,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[1,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1].
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3], operation Mode is: ((D'+A2)*(B:0x28))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[4] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,3] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,3]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3].
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A'')*(B:0x3fffd))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[1] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_rr_reg[0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[0].b2_mult_out_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,0] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,0]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+((D'+A2)*(B:0x3fff4))'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[3] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[2].b2_mult_out_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,2] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,2]0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0], operation Mode is: (PCIN+((D'+A2)*(B:0x6))')'.
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[1].b2_mult_out_reg[0,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: register TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,1] is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_1_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
DSP Report: operator TX_BLOCK_STA_inst/FILTER_Q/b1_pre_add_reg[0,1]0 is absorbed into DSP TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0].
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design TX_Block_STA_v1_0 has unconnected port m01_axis_tready
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_valid_reg )
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[192]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[193]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[194]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[195]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[196]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[197]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[198]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[199]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[200]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[201]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[202]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[203]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[204]' (FDR) to 'U0/TX_BLOCK_STA_inst/b1_data_reg[207]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[205]' (FDR) to 'U0/TX_BLOCK_STA_inst/b1_data_reg[207]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[206]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[207]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[176]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[177]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[178]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[179]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[180]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[181]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[182]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[183]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[184]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[185]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[186]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[187]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[188]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[189]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[190]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[191]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__100' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__99' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__98' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__97' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__96' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__95' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__94' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__93' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__92' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__91' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__90' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__89' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__88' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__87' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__86' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__85' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[144]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[145]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[146]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[147]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[148]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[149]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[150]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[151]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[152]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[153]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[154]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[155]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[156]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[157]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[158]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[159]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[64]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[65]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[66]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[67]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[68]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[69]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[70]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[71]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[72]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[73]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[74]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[75]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[76]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[77]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[78]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[79]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[48]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[49]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[50]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[51]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[52]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[53]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[54]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[55]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[56]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[57]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[58]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[59]' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[60]' (FDR) to 'U0/TX_BLOCK_STA_inst/b1_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[61]' (FDR) to 'U0/TX_BLOCK_STA_inst/b1_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[62]' (FDR) to 'U0/p_1_out__46'
INFO: [Synth 8-3886] merging instance 'U0/TX_BLOCK_STA_inst/b1_data_reg[63]' (FDR) to 'U0/p_1_out__45'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__36' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__35' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__34' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Synth 8-3886] merging instance 'U0/p_1_out__33' (FDR) to 'U0/TX_BLOCK_STA_inst/FILTER_Q/b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/b1_data_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_Block_STA_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_Block_STA_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_valid_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_I/b0_PRE_FILT_SHAPE_r_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\TX_BLOCK_STA_inst/FILTER_Q/b0_PRE_FILT_SHAPE_r_reg[5][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2617.777 ; gain = 390.934 ; free physical = 14552 ; free virtual = 65391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A'')*(B:0x3fff4))' | 16     | 5      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|SHAPING_FILTER    | ((D'+A'')*(B:0x28))'         | 16     | 7      | -      | 16     | 24     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A'')*(B:0x6))')'  | 16     | 4      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fffd))'  | 16     | 3      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|SHAPING_FILTER    | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
|TX_Block_STA_v1_0 | ((D'+A2)*(B:0x28))'          | 16     | 7      | -      | 16     | 24     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A'')*(B:0x3fffd))' | 16     | 3      | -      | 16     | 22     | 2    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | PCIN+((D'+A2)*(B:0x3fff4))'  | 16     | 5      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 0    | 
|TX_Block_STA_v1_0 | (PCIN+((D'+A2)*(B:0x6))')'   | 16     | 4      | -      | 16     | 22     | 1    | 0    | -    | 1    | 1     | 1    | 1    | 
+------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 2926.363 ; gain = 699.520 ; free physical = 13388 ; free virtual = 64294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2941.363 ; gain = 714.520 ; free physical = 13580 ; free virtual = 64484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2964.332 ; gain = 737.488 ; free physical = 15036 ; free virtual = 65940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14718 ; free virtual = 65622
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14713 ; free virtual = 65617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14674 ; free virtual = 65586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14668 ; free virtual = 65581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14667 ; free virtual = 65579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14654 ; free virtual = 65567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TX_Block_STA_v1_0 | TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][17] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|TX_Block_STA_v1_0 | TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][20] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    30|
|2     |DSP_ALU         |    48|
|3     |DSP_ALU_1       |    16|
|4     |DSP_A_B_DATA    |    30|
|5     |DSP_A_B_DATA_1  |    32|
|6     |DSP_A_B_DATA_2  |     2|
|7     |DSP_C_DATA      |    48|
|8     |DSP_C_DATA_1    |    16|
|9     |DSP_MULTIPLIER  |    64|
|10    |DSP_M_DATA      |    48|
|11    |DSP_M_DATA_1    |    16|
|12    |DSP_OUTPUT      |    32|
|13    |DSP_OUTPUT_1    |    32|
|14    |DSP_PREADD      |    64|
|15    |DSP_PREADD_DATA |    64|
|16    |LUT1            |     3|
|17    |LUT2            |   235|
|18    |LUT3            |     7|
|19    |LUT4            |    63|
|20    |LUT5            |     6|
|21    |LUT6            |    62|
|22    |SRL16E          |     9|
|23    |FDRE            |   437|
|24    |FDSE            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                           |Module                                                                                                           |Cells |
+------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                |                                                                                                                 |  1368|
|2     |  U0                                                                               |TX_Block_STA_v1_0                                                                                                |  1368|
|3     |    p_1_out                                                                        |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__27  |     8|
|4     |    p_1_out__0                                                                     |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__32  |     8|
|5     |    p_1_out__1                                                                     |p_1_out__1_funnel                                                                                                |     8|
|6     |    p_1_out__2                                                                     |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__33  |     8|
|7     |    p_1_out__3                                                                     |p_1_out__1_funnel__26                                                                                            |     8|
|8     |    p_1_out__4                                                                     |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__25  |     8|
|9     |    p_1_out__5                                                                     |p_1_out__1_funnel__36                                                                                            |     8|
|10    |    p_1_out__6                                                                     |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__28  |     8|
|11    |    p_1_out__7                                                                     |p_1_out__1_funnel__34                                                                                            |     8|
|12    |    p_1_out__8                                                                     |p_1_out__12_funnel__1                                                                                            |     8|
|13    |    p_1_out__9                                                                     |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__30  |     8|
|14    |    p_1_out__10                                                                    |p_1_out__1_funnel__28                                                                                            |     8|
|15    |    p_1_out__11                                                                    |p_1_out__1_funnel__29                                                                                            |     8|
|16    |    p_1_out__12                                                                    |p_1_out__12_funnel                                                                                               |     8|
|17    |    p_1_out__13                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__36  |     8|
|18    |    p_1_out__14                                                                    |p_1_out__1_funnel__25                                                                                            |     8|
|19    |    p_1_out__15                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__35  |     8|
|20    |    p_1_out__16                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel      |     8|
|21    |    p_1_out__17                                                                    |p_1_out__1_funnel__24                                                                                            |     8|
|22    |    p_1_out__18                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__24  |     8|
|23    |    p_1_out__19                                                                    |p_1_out__1_funnel__38                                                                                            |     8|
|24    |    p_1_out__20                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__31  |     8|
|25    |    p_1_out__21                                                                    |p_1_out__1_funnel__35                                                                                            |     8|
|26    |    p_1_out__22                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__34  |     8|
|27    |    p_1_out__23                                                                    |p_1_out__1_funnel__37                                                                                            |     8|
|28    |    p_1_out__24                                                                    |p_1_out__1_funnel__30                                                                                            |     8|
|29    |    p_1_out__25                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__29  |     8|
|30    |    p_1_out__26                                                                    |p_1_out__1_funnel__33                                                                                            |     8|
|31    |    p_1_out__27                                                                    |p_1_out__1_funnel__32                                                                                            |     8|
|32    |    p_1_out__28                                                                    |p_1_out__1_funnel__31                                                                                            |     8|
|33    |    p_1_out__29                                                                    |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__26  |     8|
|34    |    p_1_out__30                                                                    |p_1_out__1_funnel__27                                                                                            |     8|
|35    |    TX_BLOCK_STA_inst                                                              |TX_BLOCK_STA                                                                                                     |   883|
|36    |      \FG_REG_IN2[0].vt_single_sync_inst_2                                         |vt_single_sync                                                                                                   |     2|
|37    |      \FG_REG_IN2[10].vt_single_sync_inst_2                                        |vt_single_sync_0                                                                                                 |     2|
|38    |      \FG_REG_IN2[11].vt_single_sync_inst_2                                        |vt_single_sync_1                                                                                                 |     4|
|39    |      \FG_REG_IN2[12].vt_single_sync_inst_2                                        |vt_single_sync_2                                                                                                 |     2|
|40    |      \FG_REG_IN2[13].vt_single_sync_inst_2                                        |vt_single_sync_3                                                                                                 |     4|
|41    |      \FG_REG_IN2[14].vt_single_sync_inst_2                                        |vt_single_sync_4                                                                                                 |     2|
|42    |      \FG_REG_IN2[15].vt_single_sync_inst_2                                        |vt_single_sync_5                                                                                                 |     4|
|43    |      \FG_REG_IN2[16].vt_single_sync_inst_2                                        |vt_single_sync_6                                                                                                 |     2|
|44    |      \FG_REG_IN2[17].vt_single_sync_inst_2                                        |vt_single_sync_7                                                                                                 |     4|
|45    |      \FG_REG_IN2[18].vt_single_sync_inst_2                                        |vt_single_sync_8                                                                                                 |     2|
|46    |      \FG_REG_IN2[19].vt_single_sync_inst_2                                        |vt_single_sync_9                                                                                                 |     4|
|47    |      \FG_REG_IN2[1].vt_single_sync_inst_2                                         |vt_single_sync_10                                                                                                |     4|
|48    |      \FG_REG_IN2[20].vt_single_sync_inst_2                                        |vt_single_sync_11                                                                                                |     2|
|49    |      \FG_REG_IN2[21].vt_single_sync_inst_2                                        |vt_single_sync_12                                                                                                |     4|
|50    |      \FG_REG_IN2[22].vt_single_sync_inst_2                                        |vt_single_sync_13                                                                                                |     2|
|51    |      \FG_REG_IN2[23].vt_single_sync_inst_2                                        |vt_single_sync_14                                                                                                |     4|
|52    |      \FG_REG_IN2[24].vt_single_sync_inst_2                                        |vt_single_sync_15                                                                                                |     2|
|53    |      \FG_REG_IN2[25].vt_single_sync_inst_2                                        |vt_single_sync_16                                                                                                |     4|
|54    |      \FG_REG_IN2[26].vt_single_sync_inst_2                                        |vt_single_sync_17                                                                                                |     2|
|55    |      \FG_REG_IN2[27].vt_single_sync_inst_2                                        |vt_single_sync_18                                                                                                |     4|
|56    |      \FG_REG_IN2[28].vt_single_sync_inst_2                                        |vt_single_sync_19                                                                                                |     2|
|57    |      \FG_REG_IN2[29].vt_single_sync_inst_2                                        |vt_single_sync_20                                                                                                |     4|
|58    |      \FG_REG_IN2[2].vt_single_sync_inst_2                                         |vt_single_sync_21                                                                                                |     2|
|59    |      \FG_REG_IN2[30].vt_single_sync_inst_2                                        |vt_single_sync_22                                                                                                |     2|
|60    |      \FG_REG_IN2[31].vt_single_sync_inst_2                                        |vt_single_sync_23                                                                                                |    42|
|61    |      \FG_REG_IN2[3].vt_single_sync_inst_2                                         |vt_single_sync_24                                                                                                |     4|
|62    |      \FG_REG_IN2[4].vt_single_sync_inst_2                                         |vt_single_sync_25                                                                                                |     2|
|63    |      \FG_REG_IN2[5].vt_single_sync_inst_2                                         |vt_single_sync_26                                                                                                |     4|
|64    |      \FG_REG_IN2[6].vt_single_sync_inst_2                                         |vt_single_sync_27                                                                                                |     2|
|65    |      \FG_REG_IN2[7].vt_single_sync_inst_2                                         |vt_single_sync_28                                                                                                |     4|
|66    |      \FG_REG_IN2[8].vt_single_sync_inst_2                                         |vt_single_sync_29                                                                                                |     2|
|67    |      \FG_REG_IN2[9].vt_single_sync_inst_2                                         |vt_single_sync_30                                                                                                |     4|
|68    |      \FG_REG_IN[10].vt_single_sync_inst_0                                         |vt_single_sync_31                                                                                                |     3|
|69    |      \FG_REG_IN[12].vt_single_sync_inst_0                                         |vt_single_sync_32                                                                                                |     2|
|70    |      \FG_REG_IN[14].vt_single_sync_inst_0                                         |vt_single_sync_33                                                                                                |    20|
|71    |      \FG_REG_IN[4].vt_single_sync_inst_0                                          |vt_single_sync_34                                                                                                |     3|
|72    |      \FG_REG_IN[6].vt_single_sync_inst_0                                          |vt_single_sync_35                                                                                                |     2|
|73    |      \FG_REG_IN[8].vt_single_sync_inst_0                                          |vt_single_sync_36                                                                                                |     2|
|74    |      FILTER_I                                                                     |SHAPING_FILTER                                                                                                   |   150|
|75    |        \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__6   |     8|
|76    |        \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel                                        |     8|
|77    |        \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__2   |     8|
|78    |        \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__8                                     |     8|
|79    |        \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__7   |     8|
|80    |        \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel                                        |     8|
|81    |        \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__8   |     8|
|82    |        \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__14                                    |     8|
|83    |        \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__5   |     8|
|84    |        \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__9                                     |     8|
|85    |        \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel__1   |     8|
|86    |        \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__15                                    |     8|
|87    |        \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel      |     8|
|88    |        \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__17                                    |     8|
|89    |        \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel__3   |     8|
|90    |        \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__13                                    |     8|
|91    |      FILTER_Q                                                                     |SHAPING_FILTER_37                                                                                                |   150|
|92    |        \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel      |     8|
|93    |        \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__6                                     |     8|
|94    |        \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__4   |     8|
|95    |        \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__7                                     |     8|
|96    |        \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__3   |     8|
|97    |        \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__16                                    |     8|
|98    |        \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__1   |     8|
|99    |        \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__10                                    |     8|
|100   |        \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]  |\TX_BLOCK_STA_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_funnel__9   |     8|
|101   |        \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_funnel__10                                    |     8|
|102   |        \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel__4   |     8|
|103   |        \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__11                                    |     8|
|104   |        \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel__5   |     8|
|105   |        \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__12                                    |     8|
|106   |        \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]  |\TX_BLOCK_STA_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_funnel__2   |     8|
|107   |        \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]                                    |\TX_BLOCK_STA_inst/FILTER_I/b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_funnel__18                                    |     8|
|108   |      vt_single_sync_inst_1                                                        |vt_single_sync_38                                                                                                |     2|
|109   |    TX_Block_STA_v1_0_S00_AXI_inst                                                 |TX_Block_STA_v1_0_S00_AXI                                                                                        |   227|
+------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.207 ; gain = 751.363 ; free physical = 14653 ; free virtual = 65566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 2978.207 ; gain = 568.770 ; free physical = 14687 ; free virtual = 65601
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2978.215 ; gain = 751.363 ; free physical = 14701 ; free virtual = 65615
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.754 ; gain = 0.000 ; free physical = 14151 ; free virtual = 65067
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
394 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 3076.754 ; gain = 1643.238 ; free physical = 14135 ; free virtual = 65055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.754 ; gain = 0.000 ; free physical = 14107 ; free virtual = 65027
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_TX_Block_STA_0_2_synth_1/design_1_TX_Block_STA_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TX_Block_STA_0_2, cache-ID = 9b90437968ba45bc
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.766 ; gain = 0.000 ; free physical = 17146 ; free virtual = 68051
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documents/MIMORPH/MIMORPH/MIMO_mm-wave_4x4_closed_loop_STA/HW/Basic_1x1.runs/design_1_TX_Block_STA_0_2_synth_1/design_1_TX_Block_STA_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TX_Block_STA_0_2_utilization_synth.rpt -pb design_1_TX_Block_STA_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 15:44:00 2021...
