
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1788M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1788M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1691 movable and 208 fixed cells in partition finalRadix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 2     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 199   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 98    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1788M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1757M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1757M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 330M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition finalRadix4 (started at Fri Dec 23 02:52:07 2022)

Congestion ratio stats: min = 0.02, max = 1.07, mean = 0.41 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1959' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition finalRadix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'finalRadix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 02:52:08 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
info Found 1691 movable and 208 fixed cells in partition finalRadix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 02:52:08 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 10         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 10
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (10) clock nets ...

info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 02:52:08 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 10   | 218  | 
|-------------------+------+------|
| To be routed :    | 10   | 218  | 
|-------------------+------+------|
|   - signal        | 10   | 218  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 10   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 6    | 
|-----------------------+------|
|   - clock + NDR       | 4    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 02:52:08 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | finalRadix4                | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '209' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'finalRadix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition finalRadix4 (started at Fri Dec 23 02:52:08 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1861 of 1872 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 701104 xStep 57000 colHi 13
 yOrig 0 yHi 714004 yStep 42000 rowHi 18

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'radixNoamanMult/finalResult[55]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[58]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[52]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[42]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[18]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[14]' status: 'gr_small'
info GR11: Skipping net 'radixNoamanMult/finalResult[0]' status: 'gr_small'
info GR11: Skipping net 'out/n_64' status: 'gr_small'
info GR11: Skipping net 'out/n_62' status: 'gr_small'
info GR11: Skipping net 'out/n_52' status: 'gr_small'
info GR11: Skipping net 'out/n_50' status: 'gr_small'
info GR11: Skipping net 'out/n_46' status: 'gr_small'
info GR11: Skipping net 'out/n_44' status: 'gr_small'
info GR11: Skipping net 'out/n_65' status: 'gr_small'
info GR11: Skipping net 'out/n_42' status: 'gr_small'
info GR11: Skipping net 'out/n_40' status: 'gr_small'
info GR11: Skipping net 'out/n_38' status: 'gr_small'
info GR11: Skipping net 'out/n_55' status: 'gr_small'
info GR11: Skipping net 'out/n_34' status: 'gr_small'
info GR11: Skipping net 'out/n_30' status: 'gr_small'
info GR11: Skipping net 'out/n_53' status: 'gr_small'
info GR11: Skipping net 'out/n_28' status: 'gr_small'
info GR11: Skipping net 'out/n_26' status: 'gr_small'
info GR11: Skipping net 'out/n_49' status: 'gr_small'
info GR11: Skipping net 'out/n_24' status: 'gr_small'
info GR11: Skipping net 'out/n_22' status: 'gr_small'
info GR11: Skipping net 'out/n_20' status: 'gr_small'
info GR11: Skipping net 'out/n_18' status: 'gr_small'
info GR11: Skipping net 'out/n_43' status: 'gr_small'
info GR11: Skipping net 'out/n_14' status: 'gr_small'
info GR11: Skipping net 'out/n_41' status: 'gr_small'
info GR11: Skipping net 'out/n_12' status: 'gr_small'
info GR11: Skipping net 'out/n_39' status: 'gr_small'
info GR11: Skipping net 'out/n_10' status: 'gr_small'
info GR11: Skipping net 'out/n_35' status: 'gr_small'
info GR11: Skipping net 'out/n_6' status: 'gr_small'
info GR11: Skipping net 'out/n_29' status: 'gr_small'
info GR11: Skipping net 'out/n_27' status: 'gr_small'
info GR11: Skipping net 'out/n_25' status: 'gr_small'
info GR11: Skipping net 'out/n_23' status: 'gr_small'
info GR11: Skipping net 'out/n_21' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n69' status: 'gr_small'
info GR11: Skipping net 'out/n_15' status: 'gr_small'
info GR11: Skipping net 'out/n_13' status: 'gr_small'
info GR11: Skipping net 'out/n_9' status: 'gr_small'
info GR11: Skipping net 'out/n_7' status: 'gr_small'
info GR11: Skipping net 'regB/n_28' status: 'gr_small'
info GR11: Skipping net 'out/n_5' status: 'gr_small'
info GR11: Skipping net 'out/n_3' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n68' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n75' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n80' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n82' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n87' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n92' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n104' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n106' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n111' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n116' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n118' status: 'gr_small'
info GR11: Skipping net 'regB/n_31' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n123' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n128' status: 'gr_small'
info GR11: Skipping net 'regB/n_23' status: 'gr_small'
info GR11: Skipping net 'regB/n_21' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n130' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n135' status: 'gr_small'
info GR11: Skipping net 'regB/n_11' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n140' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n142' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n147' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n152' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n70' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n74' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n76' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n81' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n154' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n86' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n159' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n88' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n164' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n166' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n93' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n171' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n98' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n176' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n100' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n178' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n105' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n183' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n110' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n188' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n190' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n112' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n117' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n195' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n122' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n200' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n124' status: 'gr_small'
info GR11: Skipping net 'regB/CLOCK_slh__n202' status: 'gr_small'
Built 1234 nets   (0 seconds elapsed)

Will perform 'repair' routing on 16 nets: 
         16 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 16 nets       (0 seconds elapsed)
    Edge Overflows = 18 (0.5316 %),  Macro Overflows = 0,  Node Overflows = 4 (0.2137 %) 

Heap: 1G 728M 148k Elapsed Time: 464376:52:8 CPU Time: 0:1:21
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 02:52:08 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 864         | 884        | 1638      | 3386        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 10         | 8         | 18          | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0.295334   | 0.236267  | 0.531601    | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 1           | 1.66667    | 3         | 3           | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.263608    | 0.247711   | 0.0849353 | 0.12679     | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 4          | -1        | 4           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.13382e+08 | 8.0682e+07 | 5599      | 1.94064e+08 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 02:52:08 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 19.41  | 0.36   | 6.44   | 8.03   | 0.43   | 2.13   | 0.15   | 0.82   | 1.05   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.87   | 33.20  | 41.35  | 2.21   | 10.96  | 0.76   | 4.25   | 5.41   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 2.66   | 0.06   | 1.39   | 0.91   | 0.08   | 0.09   | 0.03   | 0.06   | 0.05   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 5.60   | 3.03   | 1.85   | 0.23   | 0.17   | 0.13   | 0.09   | 0.10   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 54.05  | 33.04  | 4.11   | 3.13   | 2.25   | 1.57   | 1.86   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition finalRadix4 (started at Fri Dec 23 02:52:08 2022)

Congestion ratio stats: min = 0.02, max = 1.07, mean = 0.41 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 725) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 468 pins
info TDRO: wns = -79 tns = -460
info TDRO: Set tdro_pin_criticality attribute on 7131 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.315237 min: 0.000000 avg: 0.150415
info metal2 layer density max: 0.030615 min: 0.000000 avg: 0.012507
info metal3 layer density max: 0.062686 min: 0.000000 avg: 0.014750
info metal4 layer density max: 0.034800 min: 0.000000 avg: 0.018283
info metal5 layer density max: 0.090486 min: 0.000000 avg: 0.021365
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.325112
info metal7 layer density max: 0.025680 min: 0.000000 avg: 0.006349
info metal8 layer density max: 0.102800 min: 0.000000 avg: 0.011024
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 356M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '3' clock network cells from IPO sizing
RRT info: Passing 20 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 330M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 330M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0030 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Fri Dec 23 02:52:10 2022)
Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.315237 min: 0.000000 avg: 0.150415
info metal2 layer density max: 0.030615 min: 0.000000 avg: 0.012507
info metal3 layer density max: 0.062686 min: 0.000000 avg: 0.014750
info metal4 layer density max: 0.034800 min: 0.000000 avg: 0.018283
info metal5 layer density max: 0.090486 min: 0.000000 avg: 0.021365
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.325112
info metal7 layer density max: 0.025680 min: 0.000000 avg: 0.006349
info metal8 layer density max: 0.102800 min: 0.000000 avg: 0.011024
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
RRT info: IPO changed 0 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0030 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:52:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0030 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | finalRadix4    | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------------------------
|                        | tr_opt_init                                            | 
|------------------------+--------------------------------------------------------|
| elapsed_time  (min)    | 00h 04m                                                | 
|------------------------+--------------------------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d 0-3.947459643111668e-18h 00.0m  | 
|------------------------+--------------------------------------------------------|
| heap_memory  (Mb)      | 1245                                                   | 
|------------------------+--------------------------------------------------------|
| logic_utilization  (%) | 58.06                                                  | 
|------------------------+--------------------------------------------------------|
| WNS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| TNS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| WHS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| THS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| setup_viols            | 0                                                      | 
|------------------------+--------------------------------------------------------|
| hold_viols             | 0                                                      | 
|------------------------+--------------------------------------------------------|
| slew_viols             | 66                                                     | 
|------------------------+--------------------------------------------------------|
| worst_slew  (ps)       | -508.0                                                 | 
|------------------------+--------------------------------------------------------|
| total_slew  (ps)       | -33.5                                                  | 
|------------------------+--------------------------------------------------------|
| overflow_edges         | 18                                                     | 
|------------------------+--------------------------------------------------------|
| overflow_nodes         | 4                                                      | 
|------------------------+--------------------------------------------------------|
| wire_len_total  (mm)   | 19.4                                                   | 
|------------------------+--------------------------------------------------------|
| via_count_total        | 5599                                                   | 
-----------------------------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.315237 min: 0.000000 avg: 0.150415
info metal2 layer density max: 0.030615 min: 0.000000 avg: 0.012507
info metal3 layer density max: 0.062686 min: 0.000000 avg: 0.014750
info metal4 layer density max: 0.034800 min: 0.000000 avg: 0.018283
info metal5 layer density max: 0.090486 min: 0.000000 avg: 0.021365
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.325112
info metal7 layer density max: 0.025680 min: 0.000000 avg: 0.006349
info metal8 layer density max: 0.102800 min: 0.000000 avg: 0.011024
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 345M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 24       | 
|------------+----------|
| Count, %   | 1.22     | 
|------------+----------|
| Length, um | 880      | 
|------------+----------|
| Length, %  | 4.53     | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'

Setting all clock networks in partition(s) 'finalRadix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 199   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------


Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 199 pre-existing "fixed" Sequential leaf cells of clock networks
 199 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition finalRadix4.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition finalRadix4 (started at Fri Dec 23 02:52:11 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1218 | 
|-----------------------+------|
|   - no any wires      | 741  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 182 core library pins:
 Ideal   :   182 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 18 rows x 13 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1959 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 369X x 510Y
M2:   vertical grid 369X x 510Y
M3: horizontal grid 606X x 510Y
M4:   vertical grid 250X x 510Y
M5: horizontal grid 250X x 255Y
M6:   vertical grid 250X x 331Y
M7: horizontal grid 325X x 89Y
M8:   vertical grid 88X x 89Y
M9: horizontal grid 88X x 44Y
M10:   vertical grid 44X x 44Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1259
Fixed net vias 31401
Core cells 1899
Core cells with unique orientation 127: pin objects 1743, obstructions 744
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1218 nets with global routing
Detected 741 nets without any routing
Detected 2656 wires, 5599 vias
Detected 5995 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed     3598 of    10010 tested segments in   121 channels. Unresolved     5230 violations and       89 notes
1.001 Changed     3006 of     9009 tested segments in   151 channels. Unresolved     4175 violations and      222 notes
1.002 Changed     2810 of     8403 tested segments in   165 channels. Unresolved     3776 violations and      164 notes
1.003 Changed     2590 of     7794 tested segments in   172 channels. Unresolved     3328 violations and      170 notes
1.004 Changed     2165 of     7252 tested segments in   174 channels. Unresolved     3004 violations and      156 notes
1.005 Changed     2053 of     6582 tested segments in   172 channels. Unresolved     2834 violations and      161 notes
1.006 Changed     1976 of     6218 tested segments in   171 channels. Unresolved     2684 violations and      162 notes
1.007 Changed     1885 of     5914 tested segments in   169 channels. Unresolved     2547 violations and      167 notes
1.008 Changed     1740 of     5729 tested segments in   173 channels. Unresolved     2406 violations and      179 notes
1.009 Changed     1621 of     5371 tested segments in   167 channels. Unresolved     2310 violations and      198 notes
1.010 Changed     1527 of     5168 tested segments in   170 channels. Unresolved     2187 violations and      199 notes
1.011 Changed     1492 of     5015 tested segments in   162 channels. Unresolved     2098 violations and      228 notes
1.012 Changed     1459 of     4788 tested segments in   166 channels. Unresolved     2069 violations and      236 notes
1.013 Changed     1365 of     4725 tested segments in   169 channels. Unresolved     1949 violations and      252 notes
1.014 Changed     1290 of     4590 tested segments in   166 channels. Unresolved     1930 violations and      296 notes
1.015 Changed     1213 of     4514 tested segments in   168 channels. Unresolved     1779 violations and      326 notes
1.016 Changed     1116 of     4320 tested segments in   167 channels. Unresolved     1658 violations and      370 notes
1.017 Changed      978 of     3987 tested segments in   163 channels. Unresolved     1519 violations and      436 notes
1.018 Changed      922 of     3650 tested segments in   160 channels. Unresolved     1411 violations and      484 notes
1.019 Changed      818 of     3525 tested segments in   159 channels. Unresolved     1285 violations and      525 notes
1.020 Changed      731 of     3249 tested segments in   158 channels. Unresolved     1242 violations and      562 notes
1.021 Changed      731 of     3140 tested segments in   154 channels. Unresolved     1262 violations and      570 notes
1.022 Changed      894 of     3184 tested segments in   152 channels. Unresolved     1227 violations and      605 notes
1.023 Changed      859 of     3326 tested segments in   152 channels. Unresolved     1206 violations and      618 notes
1.024 Changed      717 of     3161 tested segments in   152 channels. Unresolved     1092 violations and      659 notes
1.025 Changed      571 of     2758 tested segments in   149 channels. Unresolved     1032 violations and      685 notes
1.026 Changed      543 of     2526 tested segments in   144 channels. Unresolved      999 violations and      718 notes
1.027 Changed      499 of     2459 tested segments in   149 channels. Unresolved      999 violations and      710 notes
1.028 Changed      509 of     2391 tested segments in   149 channels. Unresolved      973 violations and      728 notes
1.029 Changed      426 of     2260 tested segments in   150 channels. Unresolved      963 violations and      742 notes
1.030 Changed      346 of     2013 tested segments in   145 channels. Unresolved      928 violations and      763 notes
1.031 Changed      293 of     1728 tested segments in   139 channels. Unresolved      930 violations and      769 notes
1.032 Changed      284 of     1473 tested segments in   129 channels. Unresolved      914 violations and      785 notes
1.033 Changed      214 of     1271 tested segments in   124 channels. Unresolved      904 violations and      803 notes
1.034 Changed      185 of      963 tested segments in   109 channels. Unresolved      881 violations and      807 notes
1.035 Changed      139 of      759 tested segments in   107 channels. Unresolved      854 violations and      819 notes
1.036 Changed      120 of      564 tested segments in   103 channels. Unresolved      823 violations and      822 notes
1.037 Changed       99 of      478 tested segments in    91 channels. Unresolved      800 violations and      828 notes
1.038 Changed       83 of      417 tested segments in    77 channels. Unresolved      777 violations and      835 notes
1.039 Changed       90 of      385 tested segments in    72 channels. Unresolved      778 violations and      845 notes
1.040 Changed      101 of      368 tested segments in    73 channels. Unresolved      784 violations and      848 notes
1.041 Changed       87 of      378 tested segments in    78 channels. Unresolved      779 violations and      853 notes
1.042 Changed       73 of      307 tested segments in    75 channels. Unresolved      766 violations and      853 notes
1.043 Changed       64 of      276 tested segments in    67 channels. Unresolved      749 violations and      859 notes
1.044 Changed       40 of      199 tested segments in    56 channels. Unresolved      734 violations and      861 notes
1.045 Changed       40 of      157 tested segments in    47 channels. Unresolved      730 violations and      864 notes
1.046 Changed       34 of      136 tested segments in    42 channels. Unresolved      727 violations and      864 notes
1.047 Changed       33 of      121 tested segments in    40 channels. Unresolved      729 violations and      867 notes
1.048 Changed       32 of      114 tested segments in    33 channels. Unresolved      733 violations and      865 notes
1.049 Changed       25 of      121 tested segments in    36 channels. Unresolved      728 violations and      870 notes
1.050 Changed       32 of      128 tested segments in    35 channels. Unresolved      732 violations and      871 notes
1.051 Changed       24 of      114 tested segments in    33 channels. Unresolved      727 violations and      872 notes
1.052 Changed       27 of       96 tested segments in    31 channels. Unresolved      736 violations and      873 notes
1.053 Changed       26 of       89 tested segments in    30 channels. Unresolved      733 violations and      875 notes
1.054 Changed       25 of       92 tested segments in    27 channels. Unresolved      737 violations and      882 notes
1.055 Changed       13 of       75 tested segments in    24 channels. Unresolved      724 violations and      889 notes
1.056 Changed       17 of       56 tested segments in    25 channels. Unresolved      719 violations and      894 notes
1.057 Changed        8 of       35 tested segments in    21 channels. Unresolved      716 violations and      892 notes
1.058 Changed        9 of       32 tested segments in    16 channels. Unresolved      717 violations and      895 notes
1.059 Changed        9 of       26 tested segments in    16 channels. Unresolved      714 violations and      895 notes
1.060 Changed        9 of       24 tested segments in    15 channels. Unresolved      714 violations and      895 notes
1.061 Changed        6 of       24 tested segments in    15 channels. Unresolved      714 violations and      896 notes
1.062 Changed        5 of       21 tested segments in    12 channels. Unresolved      714 violations and      896 notes
1.063 Changed        5 of       18 tested segments in    10 channels. Unresolved      714 violations and      896 notes
1.064 Changed        4 of       19 tested segments in     9 channels. Unresolved      714 violations and      894 notes
1.065 Changed        3 of       17 tested segments in    10 channels. Unresolved      714 violations and      894 notes
1.066 Changed        3 of       13 tested segments in     7 channels. Unresolved      714 violations and      894 notes
1.067 Changed        3 of       10 tested segments in     4 channels. Unresolved      712 violations and      894 notes
1.068 Changed        2 of        9 tested segments in     5 channels. Unresolved      711 violations and      894 notes
1.069 Changed        3 of       12 tested segments in     4 channels. Unresolved      713 violations and      893 notes
1.070 Changed        6 of       15 tested segments in     6 channels. Unresolved      714 violations and      893 notes
1.071 Changed        7 of       22 tested segments in     7 channels. Unresolved      712 violations and      896 notes
1.072 Changed       10 of       23 tested segments in     8 channels. Unresolved      716 violations and      896 notes
1.073 Changed        5 of       22 tested segments in     8 channels. Unresolved      710 violations and      898 notes
1.074 Changed        4 of        6 tested segments in     3 channels. Unresolved      711 violations and      896 notes
1.075 Changed        3 of       11 tested segments in     6 channels. Unresolved      711 violations and      897 notes
1.076 Changed        3 of        7 tested segments in     3 channels. Unresolved      710 violations and      897 notes
1.077 Changed        3 of        9 tested segments in     5 channels. Unresolved      711 violations and      897 notes
1.078 Changed        1 of        8 tested segments in     4 channels. Unresolved      710 violations and      896 notes
1.079 Changed        0 of        3 tested segments in     3 channels. Unresolved      708 violations and      896 notes
1.080 Changed        0 of        0 tested segments in     0 channels. Unresolved      708 violations and      896 notes
Result=end(begin): viols=708(5230), notes=896(89)
Cpu time: 00:03:14, Elapsed time: 00:02:03, Memory: 1.8G

Run(2) ...
2.000 Changed      629 of    13154 tested segments in   186 channels. Unresolved      764 violations and      852 notes
2.001 Changed      622 of     3144 tested segments in   168 channels. Unresolved      833 violations and      859 notes
2.002 Changed      976 of     3160 tested segments in   165 channels. Unresolved      884 violations and      919 notes
2.003 Changed     1093 of     3235 tested segments in   163 channels. Unresolved     1076 violations and      947 notes
2.004 Changed      999 of     3272 tested segments in   159 channels. Unresolved     1081 violations and     1011 notes
2.005 Changed      906 of     3084 tested segments in   160 channels. Unresolved     1015 violations and     1075 notes
2.006 Changed      878 of     2890 tested segments in   155 channels. Unresolved     1020 violations and     1089 notes
2.007 Changed      765 of     2755 tested segments in   149 channels. Unresolved      964 violations and     1119 notes
2.008 Changed      680 of     2481 tested segments in   152 channels. Unresolved      921 violations and     1142 notes
2.009 Changed      593 of     2326 tested segments in   145 channels. Unresolved      853 violations and     1185 notes
2.010 Changed      504 of     2182 tested segments in   139 channels. Unresolved      771 violations and     1224 notes
2.011 Changed      418 of     1962 tested segments in   138 channels. Unresolved      689 violations and     1256 notes
2.012 Changed      358 of     1763 tested segments in   143 channels. Unresolved      637 violations and     1288 notes
2.013 Changed      300 of     1563 tested segments in   143 channels. Unresolved      614 violations and     1305 notes
2.014 Changed      323 of     1457 tested segments in   137 channels. Unresolved      584 violations and     1310 notes
2.015 Changed      271 of     1420 tested segments in   137 channels. Unresolved      526 violations and     1348 notes
2.016 Changed      241 of     1300 tested segments in   132 channels. Unresolved      524 violations and     1363 notes
2.017 Changed      262 of     1301 tested segments in   129 channels. Unresolved      557 violations and     1374 notes
2.018 Changed      372 of     1355 tested segments in   133 channels. Unresolved      517 violations and     1381 notes
2.019 Changed      377 of     1571 tested segments in   140 channels. Unresolved      540 violations and     1401 notes
2.020 Changed      365 of     1484 tested segments in   140 channels. Unresolved      538 violations and     1392 notes
2.021 Changed      385 of     1512 tested segments in   129 channels. Unresolved      564 violations and     1396 notes
2.022 Changed      346 of     1461 tested segments in   130 channels. Unresolved      557 violations and     1415 notes
2.023 Changed      344 of     1443 tested segments in   127 channels. Unresolved      551 violations and     1423 notes
2.024 Changed      313 of     1396 tested segments in   128 channels. Unresolved      519 violations and     1443 notes
2.025 Changed      261 of     1245 tested segments in   127 channels. Unresolved      469 violations and     1462 notes
2.026 Changed      207 of     1161 tested segments in   121 channels. Unresolved      440 violations and     1479 notes
2.027 Changed      157 of     1012 tested segments in   119 channels. Unresolved      404 violations and     1493 notes
2.028 Changed      140 of      899 tested segments in   109 channels. Unresolved      404 violations and     1488 notes
2.029 Changed      120 of      835 tested segments in   112 channels. Unresolved      403 violations and     1486 notes
2.030 Changed      135 of      828 tested segments in   102 channels. Unresolved      407 violations and     1490 notes
2.031 Changed      169 of      844 tested segments in   105 channels. Unresolved      366 violations and     1508 notes
2.032 Changed      163 of      861 tested segments in   116 channels. Unresolved      373 violations and     1506 notes
2.033 Changed      186 of      807 tested segments in   101 channels. Unresolved      396 violations and     1508 notes
2.034 Changed      149 of      807 tested segments in    98 channels. Unresolved      399 violations and     1524 notes
2.035 Changed      144 of      635 tested segments in    95 channels. Unresolved      390 violations and     1526 notes
2.036 Changed      121 of      564 tested segments in    86 channels. Unresolved      398 violations and     1527 notes
2.037 Changed      118 of      504 tested segments in    82 channels. Unresolved      380 violations and     1528 notes
2.038 Changed      100 of      498 tested segments in    76 channels. Unresolved      368 violations and     1533 notes
2.039 Changed      100 of      465 tested segments in    78 channels. Unresolved      340 violations and     1543 notes
2.040 Changed       75 of      391 tested segments in    80 channels. Unresolved      329 violations and     1548 notes
2.041 Changed       69 of      343 tested segments in    75 channels. Unresolved      321 violations and     1551 notes
2.042 Changed       43 of      283 tested segments in    69 channels. Unresolved      296 violations and     1563 notes
2.043 Changed       44 of      235 tested segments in    68 channels. Unresolved      291 violations and     1562 notes
2.044 Changed       40 of      219 tested segments in    65 channels. Unresolved      279 violations and     1573 notes
2.045 Changed       24 of      195 tested segments in    58 channels. Unresolved      270 violations and     1576 notes
2.046 Changed       31 of      166 tested segments in    61 channels. Unresolved      268 violations and     1577 notes
2.047 Changed       32 of      165 tested segments in    63 channels. Unresolved      258 violations and     1576 notes
2.048 Changed       29 of      157 tested segments in    53 channels. Unresolved      262 violations and     1580 notes
2.049 Changed       41 of      157 tested segments in    47 channels. Unresolved      255 violations and     1580 notes
2.050 Changed       45 of      157 tested segments in    52 channels. Unresolved      248 violations and     1585 notes
2.051 Changed       30 of      150 tested segments in    46 channels. Unresolved      244 violations and     1590 notes
2.052 Changed       25 of      124 tested segments in    46 channels. Unresolved      243 violations and     1587 notes
2.053 Changed       16 of      113 tested segments in    46 channels. Unresolved      241 violations and     1588 notes
2.054 Changed       14 of       89 tested segments in    42 channels. Unresolved      243 violations and     1587 notes
2.055 Changed       20 of       90 tested segments in    41 channels. Unresolved      253 violations and     1589 notes
2.056 Changed       14 of       92 tested segments in    39 channels. Unresolved      254 violations and     1590 notes
2.057 Changed       16 of       82 tested segments in    37 channels. Unresolved      245 violations and     1590 notes
2.058 Changed       11 of       74 tested segments in    34 channels. Unresolved      245 violations and     1588 notes
2.059 Changed       10 of       72 tested segments in    26 channels. Unresolved      249 violations and     1590 notes
2.060 Changed       12 of       67 tested segments in    30 channels. Unresolved      247 violations and     1588 notes
2.061 Changed       14 of       71 tested segments in    31 channels. Unresolved      244 violations and     1596 notes
2.062 Changed       14 of       70 tested segments in    29 channels. Unresolved      242 violations and     1596 notes
2.063 Changed       13 of       63 tested segments in    26 channels. Unresolved      244 violations and     1596 notes
2.064 Changed       13 of       68 tested segments in    26 channels. Unresolved      248 violations and     1597 notes
2.065 Changed       10 of       72 tested segments in    27 channels. Unresolved      245 violations and     1597 notes
2.066 Changed        4 of       68 tested segments in    27 channels. Unresolved      250 violations and     1596 notes
2.067 Changed       10 of       61 tested segments in    26 channels. Unresolved      255 violations and     1595 notes
2.068 Changed        7 of       65 tested segments in    27 channels. Unresolved      251 violations and     1595 notes
2.069 Changed        2 of       48 tested segments in    23 channels. Unresolved      248 violations and     1595 notes
2.070 Changed        4 of       40 tested segments in    20 channels. Unresolved      248 violations and     1595 notes
2.071 Changed        4 of       38 tested segments in    19 channels. Unresolved      249 violations and     1594 notes
2.072 Changed        4 of       37 tested segments in    19 channels. Unresolved      252 violations and     1591 notes
2.073 Changed        6 of       32 tested segments in    15 channels. Unresolved      249 violations and     1593 notes
2.074 Changed        4 of       33 tested segments in    15 channels. Unresolved      243 violations and     1597 notes
2.075 Changed        3 of       17 tested segments in    11 channels. Unresolved      243 violations and     1596 notes
2.076 Changed        3 of       17 tested segments in    11 channels. Unresolved      243 violations and     1596 notes
2.077 Changed        2 of       12 tested segments in     8 channels. Unresolved      243 violations and     1596 notes
2.078 Changed        2 of       10 tested segments in     8 channels. Unresolved      243 violations and     1596 notes
2.079 Changed        2 of        8 tested segments in     6 channels. Unresolved      243 violations and     1596 notes
2.080 Changed        3 of       13 tested segments in    10 channels. Unresolved      243 violations and     1596 notes
2.081 Changed        2 of       11 tested segments in     8 channels. Unresolved      243 violations and     1596 notes
2.082 Changed        2 of       10 tested segments in     6 channels. Unresolved      243 violations and     1597 notes
2.083 Changed        3 of        5 tested segments in     4 channels. Unresolved      243 violations and     1597 notes
2.084 Changed        1 of        8 tested segments in     4 channels. Unresolved      243 violations and     1597 notes
2.085 Changed        0 of        3 tested segments in     2 channels. Unresolved      243 violations and     1597 notes
2.086 Changed        0 of        0 tested segments in     0 channels. Unresolved      243 violations and     1597 notes
Result=end(begin): viols=243(764), notes=1597(852)
Cpu time: 00:02:54, Elapsed time: 00:02:09, Memory: 1.8G

Write routing ...
M1: 6391 vias and 1138 wires with length 0.858 (0.056 in non-prefer direction)
M2: 9438 vias and 8475 wires with length 7.162 (0.249 in non-prefer direction)
M3: 1594 vias and 6255 wires with length 9.505 (0.145 in non-prefer direction)
M4: 878 vias and 1116 wires with length 0.979 (0.141 in non-prefer direction)
M5: 124 vias and 604 wires with length 3.678 (0.067 in non-prefer direction)
M6: 96 vias and 86 wires with length 0.203 (0.002 in non-prefer direction)
M7: 166 vias and 146 wires with length 0.865 (0.022 in non-prefer direction)
M8: 0 vias and 108 wires with length 1.267 (0.021 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 18687 vias and 17928 wires with length 24.518 (0.703 in non-prefer direction)

Total 243 violated segments:
Viol: Stat short - 64
Viol: Stat spacing - 79
Viol: Port short - 3
Viol: Twist short - 13
Viol: Diffnet short - 70
Viol: Diffnet spacing - 3
Viol: Samenet spacing - 4
Viol: Cut spacing - 5
Viol: Vias overlap - 2

Total 1597 notes:
Note: Offgrid - 947
Note: Fork - 8
Note: Split - 170
Note: Fat merge - 1
Note: Parallel length - 11
Note: Segment orientation - 460

Info: Via overhang - 35
Info: Detour - 4
info UI33: performed track routing for 4 min 12 sec (CPU time: 6 min 9 sec; MEM: RSS - 383M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 354M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'finalRadix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 5 sec; MEM: RSS - 404M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 404M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'finalRadix4' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | 0.0260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1959 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323171 min: 0.000000 avg: 0.159511
info metal2 layer density max: 0.221096 min: 0.000000 avg: 0.088347
info metal3 layer density max: 0.352835 min: 0.000000 avg: 0.116171
info metal4 layer density max: 0.144586 min: 0.000000 avg: 0.037966
info metal5 layer density max: 0.297257 min: 0.000000 avg: 0.093848
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.329162
info metal7 layer density max: 0.169435 min: 0.000000 avg: 0.045855
info metal8 layer density max: 0.207800 min: 0.000000 avg: 0.067447
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'finalRadix4' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | 0.0260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 375M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                        | 
|------------------------+-------------------------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 04m                                               | 00h 04m                            | 
|------------------------+-------------------------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d 0-3.947459643111668e-18h00.0m  | 0.004534722222222222d 00.0h 00.0m  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 1245                               | 
|------------------------+-------------------------------------------------------+------------------------------------|
| logic_utilization  (%) | 58.06                                                 | 58.06                              | 
|------------------------+-------------------------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                                | 
|------------------------+-------------------------------------------------------+------------------------------------|
| setup_viols            | 0                                                     | 0                                  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| hold_viols             | 0                                                     | 0                                  | 
|------------------------+-------------------------------------------------------+------------------------------------|
| slew_viols             | 66                                                    | 66                                 | 
|------------------------+-------------------------------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                                                | -508.0                             | 
|------------------------+-------------------------------------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                                                 | -33.5                              | 
|------------------------+-------------------------------------------------------+------------------------------------|
| overflow_edges         | 18                                                    |                                    | 
|------------------------+-------------------------------------------------------+------------------------------------|
| overflow_nodes         | 4                                                     |                                    | 
|------------------------+-------------------------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 19.4                                                  | 26.1                               | 
|------------------------+-------------------------------------------------------+------------------------------------|
| via_count_total        | 5599                                                  | 19713                              | 
-----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 15
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 64 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   |======================================================================== 16
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  |==== 1
100 |
    V      get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 02:56:28 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:28 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2709.21                | 58.06           | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 02:56:28 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:744k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:744k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1757M, PVMEM - 2637M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21
info OPT226: Running optimization with 2 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:636k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1757M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2709.21                | 58.06           | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                       | tr_opt_drc_0                      | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 04m                                               | 00h 04m                           | 00h 00m                           | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h 00.0m  | 0.004534722222222222d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 1245                              | 1245                              | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 58.06                                                 | 58.06                             | 58.06                             | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                               | 0.0                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                               | 0.0                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                               | 0.0                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                               | 0.0                               | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                                     | 0                                 | 0                                 | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                                     | 0                                 | 0                                 | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| slew_viols             | 66                                                    | 66                                | 66                                | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                                                | -508.0                            | -508.0                            | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | -33.5                                                 | -33.5                             | -33.5                             | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 18                                                    |                                   |                                   | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 4                                                     |                                   |                                   | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 19.4                                                  | 26.1                              | 26.1                              | 
|------------------------+-------------------------------------------------------+-----------------------------------+-----------------------------------|
| via_count_total        | 5599                                                  | 19713                             | 19713                             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 02:56:29 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2709.21                | 58.06           | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 02:56:29 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2709.21                | 58.06           | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 04m                           | 00h 00m                           | 00h 00m      | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.004534722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                              | 1245                              | 1245         | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 58.06                                                | 58.06                             | 58.06                             | 58.06        | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                                    | 0                                 | 0                                 | 0            | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                                    | 0                                 | 0                                 | 0            | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| slew_viols             | 66                                                   | 66                                | 66                                | 66           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | -508.0                                               | -508.0                            | -508.0                            | -508.0       | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | -33.5                                                | -33.5                             | -33.5                             | -33.5        | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| overflow_edges         | 18                                                   |                                   |                                   |              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 4                                                    |                                   |                                   |              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 19.4                                                 | 26.1                              | 26.1                              | 26.1         | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------|
| via_count_total        | 5599                                                 | 19713                             | 19713                             | 19713        | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 2302556
info LP: The total power for corner_0_0 corner: 2302556
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 02:56:30 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1454261 |    790754 |  | 2245016 |   57540 |  | 2302556 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1454261 |    562801 |  | 2017063 |   57540 |  | 2074603 |   90.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    70923 |     11814 |  |   82737 |     499 |  |   83236 |    3.61 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1383338 |    550987 |  | 1934326 |   57041 |  | 1991366 |   86.49 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   413821 |    446644 |  |  860465 |   41485 |  |  901949 |   39.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   969388 |    104343 |  | 1073731 |   15556 |  | 1089287 |   47.31 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    227953 |  |  227953 |         |  |  227953 |    9.90 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     77961 |  |   77961 |         |  |   77961 |    3.39 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     64657 |  |   64657 |         |  |   64657 |    2.81 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    149992 |  |  149992 |         |  |  149992 |    6.51 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 02:56:30 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:30 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2709.21                | 58.06           | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 02:56:30 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:30 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 267       | 26                  | 9.7                   | -0.1730 | -2.1390 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 267       | 26                  | 9.7                   | -0.1730 | -2.1390 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 134       | 26                  | 19                    | -0.1730 | -2.1390 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:-173 TNS:-2139 TNDD:-2120.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-33528 CAP:-0.5 LEAKAGE:0.057540 DYNAMIC:2.245016 AREA:2709.21

info OPT10: optimized 11 targets
SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT9: total 11 nets optimized
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:660k]
SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT10: optimized 33 targets
SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT9: total 33 nets optimized
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:656k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1757M, PVMEM - 2637M)
WNS:-173 TNS:-2139 TNDD:-2132.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:31 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:31 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 267       | 26                  | 9.7                   | -0.1730 | -2.1390 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 267       | 26                  | 9.7                   | -0.1730 | -2.1390 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 134       | 26                  | 19                    | -0.1730 | -2.1390 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 1 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 02:56:31 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1453170 |    789261 |  | 2242431 |   57480 |  | 2299911 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1453170 |    561308 |  | 2014478 |   57480 |  | 2071958 |   90.09 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    70923 |     11814 |  |   82737 |     499 |  |   83236 |    3.62 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1382247 |    549494 |  | 1931741 |   56980 |  | 1988721 |   86.47 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   412729 |    445151 |  |  857880 |   41424 |  |  899304 |   39.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   969388 |    104343 |  | 1073731 |   15556 |  | 1089287 |   47.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    227953 |  |  227953 |         |  |  227953 |    9.91 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     77961 |  |   77961 |         |  |   77961 |    3.39 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     64657 |  |   64657 |         |  |   64657 |    2.81 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    149992 |  |  149992 |         |  |  149992 |    6.52 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 04m                           | 00h 00m                           | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.004534722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                              | 1245                              | 1245         | 1245                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 58.06                                                | 58.06                             | 58.06                             | 58.06        | 58.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 66                                                   | 66                                | 66                                | 66           | 66                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -508.0                                               | -508.0                            | -508.0                            | -508.0       | -508.0                             | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -33.5                                                | -33.5                             | -33.5                             | -33.5        | -33.5                              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 18                                                   |                                   |                                   |              |                                    | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 4                                                    |                                   |                                   |              |                                    | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 19.4                                                 | 26.1                              | 26.1                              | 26.1         | 26.1                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 5599                                                 | 19713                             | 19713                             | 19713        | 19713                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 02:56:31 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:31 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 02:56:31 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-2132.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2132.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:32 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0                      | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 04m                           | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m                           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.004534722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                              | 1245                              | 1245         | 1245                               | 1245                              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 58.06                                                | 58.06                             | 58.06                             | 58.06        | 58.0                               | 58.0                              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 0                                 | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| slew_viols             | 66                                                   | 66                                | 66                                | 66           | 66                                 | 66                                | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                                               | -508.0                            | -508.0                            | -508.0       | -508.0                             | -508.0                            | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | -33.5                                                | -33.5                             | -33.5                             | -33.5        | -33.5                              | -33.5                             | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| overflow_edges         | 18                                                   |                                   |                                   |              |                                    |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 4                                                    |                                   |                                   |              |                                    |                                   | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 19.4                                                 | 26.1                              | 26.1                              | 26.1         | 26.1                               | 26.1                              | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------|
| via_count_total        | 5599                                                 | 19713                             | 19713                             | 19713        | 19713                              | 19713                             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 02:56:32 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:32 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 02:56:32 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-2132.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-2132.0 WHS:0 THS:0 THDD:-1198.0 SLEW:-33528 CAP:-0.5 LEAKAGE:0.057480 DYNAMIC:2.242431 AREA:2706.55

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 02:56:32 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0                      | tr_opt_hold_0 | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 04m                           | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m                           | 00h 00m       | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.004534722222222222d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                              | 1245                              | 1245         | 1245                               | 1245                              | 1245          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| logic_utilization  (%) | 58.06                                                | 58.06                             | 58.06                             | 58.06        | 58.0                               | 58.0                              | 58.0          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| WNS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| TNS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| WHS  (ps)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| THS  (ns)              | 0.0                                                  | 0.0                               | 0.0                               | 0.0          | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| setup_viols            | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| hold_viols             | 0                                                    | 0                                 | 0                                 | 0            | 0                                  | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| slew_viols             | 66                                                   | 66                                | 66                                | 66           | 66                                 | 66                                | 66            | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| worst_slew  (ps)       | -508.0                                               | -508.0                            | -508.0                            | -508.0       | -508.0                             | -508.0                            | -508.0        | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| total_slew  (ps)       | -33.5                                                | -33.5                             | -33.5                             | -33.5        | -33.5                              | -33.5                             | -33.5         | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| overflow_edges         | 18                                                   |                                   |                                   |              |                                    |                                   |               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| overflow_nodes         | 4                                                    |                                   |                                   |              |                                    |                                   |               | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| wire_len_total  (mm)   | 19.4                                                 | 26.1                              | 26.1                              | 26.1         | 26.1                               | 26.1                              | 26.1          | 
|------------------------+------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------------------------------+-----------------------------------+---------------|
| via_count_total        | 5599                                                 | 19713                             | 19713                             | 19713        | 19713                              | 19713                             | 19713         | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:33 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'finalRadix4' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | 0.0260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition finalRadix4 (started at Fri Dec 23 02:56:33 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1691 movable and 208 fixed cells in partition finalRadix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 162 cut rows, with average utilization 47.6218%, utilization with cell bloats 47.6218%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1691, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1691                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition finalRadix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 405M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '6' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 02:56:33 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1960       | 9         | 12   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 10         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------
|                          LVS open distance distribution (nanometers)                           |
|--------+----------------+-------+--------+--------+--------+--------+--------+--------+--------|
|        | Total: 2625.00 | 0.00  | 146.00 | 219.00 | 292.00 | 365.00 | 438.00 | 657.00 | 730.00 | 
|--------+----------------+-------+--------+--------+--------+--------+--------+--------+--------|
| % open | 100            | 41.67 | 8.33   | 8.33   | 8.33   | 8.33   | 8.33   | 8.33   | 8.33   | 
|--------+----------------+-------+--------+--------+--------+--------+--------+--------+--------|
| # open | 12             | 5     | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 
--------------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 405M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323171 min: 0.000000 avg: 0.159438
info metal2 layer density max: 0.221096 min: 0.000000 avg: 0.088347
info metal3 layer density max: 0.352835 min: 0.000000 avg: 0.116171
info metal4 layer density max: 0.144586 min: 0.000000 avg: 0.037966
info metal5 layer density max: 0.297257 min: 0.000000 avg: 0.093848
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.329162
info metal7 layer density max: 0.169435 min: 0.000000 avg: 0.045855
info metal8 layer density max: 0.207800 min: 0.000000 avg: 0.067446
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:56:34 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
---------------------------------------------------------------------------------
|            MCMM variability report for design 'finalRadix4' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | 0.0260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 360 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 7131 pins
Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323171 min: 0.000000 avg: 0.159438
info metal2 layer density max: 0.221096 min: 0.000000 avg: 0.088347
info metal3 layer density max: 0.352835 min: 0.000000 avg: 0.116171
info metal4 layer density max: 0.144586 min: 0.000000 avg: 0.037966
info metal5 layer density max: 0.297257 min: 0.000000 avg: 0.093848
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.329162
info metal7 layer density max: 0.169435 min: 0.000000 avg: 0.045855
info metal8 layer density max: 0.207800 min: 0.000000 avg: 0.067447
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 378M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 31       | 
|------------+----------|
| Count, %   | 1.58     | 
|------------+----------|
| Length, um | 1720     | 
|------------+----------|
| Length, %  | 7.01     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 5         | 
|------------+-----------|
| Count, %   | 0.25      | 
|------------+-----------|
| Length, um | 110       | 
|------------+-----------|
| Length, %  | 0.44      | 
--------------------------


---------------------
| ALL critical nets |
|------------+------|
| Count      | 36   | 
|------------+------|
| Count, %   | 1.83 | 
|------------+------|
| Length, um | 1830 | 
|------------+------|
| Length, %  | 7.46 | 
---------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'finalRadix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 199   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------


Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 199 pre-existing "fixed" Sequential leaf cells of clock networks
 199 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition finalRadix4.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition finalRadix4 (started at Fri Dec 23 02:56:34 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1959 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1959 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 182 core library pins:
 Ideal   :   182 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 18 rows x 13 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1959 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 369X x 510Y
M2:   vertical grid 369X x 510Y
M3: horizontal grid 606X x 510Y
M4:   vertical grid 250X x 510Y
M5: horizontal grid 250X x 255Y
M6:   vertical grid 250X x 331Y
M7: horizontal grid 325X x 89Y
M8:   vertical grid 88X x 89Y
M9: horizontal grid 88X x 44Y
M10:   vertical grid 44X x 44Y
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1259
Fixed net vias 31401
Core cells 1899
Core cells with unique orientation 127: pin objects 1743, obstructions 744
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 741 nets with detail routing
Detected 1218 nets with mixed global and detail routing
Detected 20584 wires, 24286 vias
Detected 5995 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed       12 of    18831 tested segments in   203 channels. Unresolved      294 violations and     1597 notes
1.001 Changed       11 of     2102 tested segments in   155 channels. Unresolved      261 violations and     1597 notes
1.002 Changed        3 of      476 tested segments in   100 channels. Unresolved      243 violations and     1603 notes
1.003 Changed       91 of      469 tested segments in    94 channels. Unresolved      248 violations and     1596 notes
1.004 Changed       82 of      467 tested segments in    96 channels. Unresolved      248 violations and     1590 notes
1.005 Changed       87 of      473 tested segments in    94 channels. Unresolved      259 violations and     1584 notes
1.006 Changed       95 of      488 tested segments in    94 channels. Unresolved      258 violations and     1581 notes
1.007 Changed      122 of      514 tested segments in    90 channels. Unresolved      280 violations and     1572 notes
1.008 Changed      102 of      620 tested segments in    93 channels. Unresolved      326 violations and     1561 notes
1.009 Changed      102 of      638 tested segments in    96 channels. Unresolved      324 violations and     1563 notes
1.010 Changed      111 of      654 tested segments in    97 channels. Unresolved      321 violations and     1556 notes
1.011 Changed      100 of      663 tested segments in   102 channels. Unresolved      324 violations and     1557 notes
1.012 Changed      105 of      661 tested segments in   102 channels. Unresolved      339 violations and     1553 notes
1.013 Changed      129 of      702 tested segments in    99 channels. Unresolved      361 violations and     1544 notes
1.014 Changed      128 of      743 tested segments in    96 channels. Unresolved      367 violations and     1550 notes
1.015 Changed      163 of      771 tested segments in   105 channels. Unresolved      379 violations and     1544 notes
1.016 Changed      135 of      735 tested segments in   101 channels. Unresolved      334 violations and     1563 notes
1.017 Changed      133 of      666 tested segments in    96 channels. Unresolved      297 violations and     1572 notes
1.018 Changed      122 of      671 tested segments in    99 channels. Unresolved      296 violations and     1566 notes
1.019 Changed      130 of      665 tested segments in    90 channels. Unresolved      305 violations and     1570 notes
1.020 Changed      157 of      721 tested segments in    95 channels. Unresolved      313 violations and     1575 notes
1.021 Changed      145 of      743 tested segments in    96 channels. Unresolved      330 violations and     1568 notes
1.022 Changed      169 of      817 tested segments in   104 channels. Unresolved      348 violations and     1577 notes
1.023 Changed      150 of      787 tested segments in   105 channels. Unresolved      327 violations and     1578 notes
1.024 Changed      152 of      786 tested segments in   103 channels. Unresolved      341 violations and     1587 notes
1.025 Changed      157 of      777 tested segments in   103 channels. Unresolved      328 violations and     1592 notes
1.026 Changed      123 of      762 tested segments in   103 channels. Unresolved      317 violations and     1593 notes
1.027 Changed      120 of      688 tested segments in   103 channels. Unresolved      304 violations and     1602 notes
1.028 Changed      111 of      691 tested segments in   100 channels. Unresolved      335 violations and     1601 notes
1.029 Changed      143 of      719 tested segments in    98 channels. Unresolved      361 violations and     1592 notes
1.030 Changed      129 of      774 tested segments in   104 channels. Unresolved      364 violations and     1598 notes
1.031 Changed      134 of      769 tested segments in   102 channels. Unresolved      386 violations and     1610 notes
1.032 Changed      101 of      764 tested segments in   101 channels. Unresolved      390 violations and     1620 notes
1.033 Changed       80 of      689 tested segments in    95 channels. Unresolved      400 violations and     1621 notes
1.034 Changed       53 of      643 tested segments in    90 channels. Unresolved      401 violations and     1620 notes
1.035 Changed       45 of      534 tested segments in    74 channels. Unresolved      398 violations and     1627 notes
1.036 Changed       51 of      502 tested segments in    67 channels. Unresolved      387 violations and     1627 notes
1.037 Changed       52 of      485 tested segments in    67 channels. Unresolved      374 violations and     1633 notes
1.038 Changed       48 of      455 tested segments in    69 channels. Unresolved      381 violations and     1624 notes
1.039 Changed       54 of      460 tested segments in    68 channels. Unresolved      371 violations and     1626 notes
1.040 Changed       56 of      439 tested segments in    63 channels. Unresolved      371 violations and     1624 notes
1.041 Changed       56 of      430 tested segments in    63 channels. Unresolved      373 violations and     1627 notes
1.042 Changed       46 of      436 tested segments in    68 channels. Unresolved      361 violations and     1618 notes
1.043 Changed       47 of      424 tested segments in    64 channels. Unresolved      379 violations and     1619 notes
1.044 Changed       56 of      419 tested segments in    69 channels. Unresolved      383 violations and     1625 notes
1.045 Changed       51 of      432 tested segments in    66 channels. Unresolved      376 violations and     1626 notes
1.046 Changed       52 of      386 tested segments in    61 channels. Unresolved      366 violations and     1622 notes
1.047 Changed       57 of      374 tested segments in    60 channels. Unresolved      363 violations and     1628 notes
1.048 Changed       43 of      376 tested segments in    58 channels. Unresolved      357 violations and     1635 notes
1.049 Changed       33 of      341 tested segments in    56 channels. Unresolved      346 violations and     1638 notes
1.050 Changed       38 of      322 tested segments in    54 channels. Unresolved      350 violations and     1641 notes
1.051 Changed       49 of      314 tested segments in    52 channels. Unresolved      349 violations and     1642 notes
1.052 Changed       38 of      312 tested segments in    56 channels. Unresolved      344 violations and     1640 notes
1.053 Changed       26 of      266 tested segments in    51 channels. Unresolved      339 violations and     1637 notes
1.054 Changed       16 of      237 tested segments in    48 channels. Unresolved      334 violations and     1640 notes
1.055 Changed       21 of      219 tested segments in    48 channels. Unresolved      342 violations and     1638 notes
1.056 Changed       24 of      220 tested segments in    50 channels. Unresolved      339 violations and     1641 notes
1.057 Changed       22 of      222 tested segments in    57 channels. Unresolved      336 violations and     1645 notes
1.058 Changed       26 of      204 tested segments in    52 channels. Unresolved      335 violations and     1646 notes
1.059 Changed       21 of      195 tested segments in    50 channels. Unresolved      338 violations and     1647 notes
1.060 Changed       20 of      176 tested segments in    48 channels. Unresolved      328 violations and     1647 notes
1.061 Changed       20 of      177 tested segments in    48 channels. Unresolved      337 violations and     1643 notes
1.062 Changed       17 of      160 tested segments in    46 channels. Unresolved      331 violations and     1649 notes
1.063 Changed       13 of      140 tested segments in    44 channels. Unresolved      335 violations and     1649 notes
1.064 Changed       12 of      119 tested segments in    36 channels. Unresolved      341 violations and     1651 notes
1.065 Changed        5 of       78 tested segments in    25 channels. Unresolved      340 violations and     1648 notes
1.066 Changed       13 of       71 tested segments in    28 channels. Unresolved      344 violations and     1649 notes
1.067 Changed        5 of       69 tested segments in    22 channels. Unresolved      342 violations and     1649 notes
1.068 Changed        7 of       42 tested segments in    18 channels. Unresolved      343 violations and     1650 notes
1.069 Changed        5 of       39 tested segments in    15 channels. Unresolved      343 violations and     1650 notes
1.070 Changed        3 of       23 tested segments in    15 channels. Unresolved      341 violations and     1649 notes
1.071 Changed        4 of       23 tested segments in    16 channels. Unresolved      343 violations and     1649 notes
1.072 Changed        2 of       22 tested segments in    14 channels. Unresolved      342 violations and     1649 notes
1.073 Changed        0 of       14 tested segments in    10 channels. Unresolved      340 violations and     1649 notes
1.074 Changed        0 of        9 tested segments in     7 channels. Unresolved      340 violations and     1649 notes
1.075 Changed        0 of        6 tested segments in     4 channels. Unresolved      340 violations and     1649 notes
1.076 Changed        0 of        6 tested segments in     4 channels. Unresolved      340 violations and     1649 notes
1.077 Changed        1 of        8 tested segments in     5 channels. Unresolved      340 violations and     1649 notes
1.078 Changed        0 of        8 tested segments in     5 channels. Unresolved      341 violations and     1648 notes
1.079 Changed        0 of        8 tested segments in     5 channels. Unresolved      341 violations and     1648 notes
1.080 Changed        1 of        8 tested segments in     5 channels. Unresolved      340 violations and     1648 notes
1.081 Changed        1 of       10 tested segments in     4 channels. Unresolved      337 violations and     1649 notes
1.082 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.083 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.084 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.085 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.086 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.087 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.088 Changed        0 of        3 tested segments in     2 channels. Unresolved      337 violations and     1649 notes
1.089 Changed        0 of        0 tested segments in     0 channels. Unresolved      337 violations and     1649 notes
Result=end(begin): viols=337(294), notes=1649(1597)
Cpu time: 00:00:55, Elapsed time: 00:00:44, Memory: 1.8G

Run(2) ...
2.000 Changed      172 of     5192 tested segments in   170 channels. Unresolved      335 violations and     1636 notes
2.001 Changed      130 of     2226 tested segments in   160 channels. Unresolved      296 violations and     1633 notes
2.002 Changed      111 of     2145 tested segments in   159 channels. Unresolved      286 violations and     1636 notes
2.003 Changed      102 of      571 tested segments in    99 channels. Unresolved      300 violations and     1636 notes
2.004 Changed      144 of      598 tested segments in   103 channels. Unresolved      310 violations and     1634 notes
2.005 Changed      169 of      682 tested segments in   112 channels. Unresolved      301 violations and     1640 notes
2.006 Changed      144 of      654 tested segments in   102 channels. Unresolved      291 violations and     1651 notes
2.007 Changed      134 of      637 tested segments in   102 channels. Unresolved      291 violations and     1638 notes
2.008 Changed      115 of      586 tested segments in    95 channels. Unresolved      286 violations and     1643 notes
2.009 Changed       85 of      536 tested segments in    97 channels. Unresolved      266 violations and     1649 notes
2.010 Changed      109 of      515 tested segments in    96 channels. Unresolved      269 violations and     1647 notes
2.011 Changed      138 of      556 tested segments in    92 channels. Unresolved      254 violations and     1659 notes
2.012 Changed      133 of      598 tested segments in   104 channels. Unresolved      262 violations and     1655 notes
2.013 Changed      137 of      573 tested segments in   100 channels. Unresolved      235 violations and     1671 notes
2.014 Changed       96 of      546 tested segments in    99 channels. Unresolved      217 violations and     1675 notes
2.015 Changed      108 of      523 tested segments in    95 channels. Unresolved      228 violations and     1672 notes
2.016 Changed      115 of      549 tested segments in    95 channels. Unresolved      224 violations and     1682 notes
2.017 Changed      101 of      546 tested segments in    95 channels. Unresolved      230 violations and     1686 notes
2.018 Changed       84 of      512 tested segments in    95 channels. Unresolved      224 violations and     1687 notes
2.019 Changed       81 of      461 tested segments in    94 channels. Unresolved      216 violations and     1682 notes
2.020 Changed       74 of      454 tested segments in    95 channels. Unresolved      195 violations and     1689 notes
2.021 Changed       68 of      429 tested segments in    88 channels. Unresolved      204 violations and     1682 notes
2.022 Changed       73 of      433 tested segments in    90 channels. Unresolved      196 violations and     1686 notes
2.023 Changed       82 of      448 tested segments in    90 channels. Unresolved      208 violations and     1688 notes
2.024 Changed       69 of      481 tested segments in    97 channels. Unresolved      209 violations and     1696 notes
2.025 Changed       63 of      440 tested segments in    93 channels. Unresolved      196 violations and     1697 notes
2.026 Changed       62 of      407 tested segments in    90 channels. Unresolved      196 violations and     1691 notes
2.027 Changed       73 of      410 tested segments in    91 channels. Unresolved      197 violations and     1691 notes
2.028 Changed       64 of      434 tested segments in    91 channels. Unresolved      203 violations and     1690 notes
2.029 Changed       51 of      386 tested segments in    86 channels. Unresolved      193 violations and     1699 notes
2.030 Changed       48 of      373 tested segments in    84 channels. Unresolved      188 violations and     1701 notes
2.031 Changed       38 of      361 tested segments in    80 channels. Unresolved      184 violations and     1700 notes
2.032 Changed       37 of      340 tested segments in    78 channels. Unresolved      195 violations and     1701 notes
2.033 Changed       31 of      332 tested segments in    76 channels. Unresolved      201 violations and     1703 notes
2.034 Changed       16 of      273 tested segments in    62 channels. Unresolved      204 violations and     1705 notes
2.035 Changed       15 of      171 tested segments in    48 channels. Unresolved      196 violations and     1708 notes
2.036 Changed       18 of      181 tested segments in    47 channels. Unresolved      197 violations and     1712 notes
2.037 Changed       19 of      174 tested segments in    48 channels. Unresolved      192 violations and     1715 notes
2.038 Changed       15 of      154 tested segments in    43 channels. Unresolved      192 violations and     1714 notes
2.039 Changed       21 of      157 tested segments in    46 channels. Unresolved      197 violations and     1717 notes
2.040 Changed       18 of      158 tested segments in    43 channels. Unresolved      186 violations and     1720 notes
2.041 Changed       10 of      153 tested segments in    43 channels. Unresolved      184 violations and     1722 notes
2.042 Changed       17 of      120 tested segments in    40 channels. Unresolved      180 violations and     1723 notes
2.043 Changed       11 of      128 tested segments in    42 channels. Unresolved      180 violations and     1726 notes
2.044 Changed        7 of      115 tested segments in    37 channels. Unresolved      181 violations and     1726 notes
2.045 Changed        7 of       95 tested segments in    34 channels. Unresolved      174 violations and     1729 notes
2.046 Changed       10 of      103 tested segments in    41 channels. Unresolved      183 violations and     1727 notes
2.047 Changed       12 of       96 tested segments in    34 channels. Unresolved      179 violations and     1726 notes
2.048 Changed       18 of      101 tested segments in    37 channels. Unresolved      183 violations and     1730 notes
2.049 Changed       15 of      118 tested segments in    39 channels. Unresolved      177 violations and     1729 notes
2.050 Changed       17 of       90 tested segments in    33 channels. Unresolved      175 violations and     1732 notes
2.051 Changed       20 of      105 tested segments in    35 channels. Unresolved      181 violations and     1732 notes
2.052 Changed       12 of      100 tested segments in    33 channels. Unresolved      181 violations and     1731 notes
2.053 Changed        7 of       95 tested segments in    33 channels. Unresolved      180 violations and     1731 notes
2.054 Changed        5 of       70 tested segments in    29 channels. Unresolved      179 violations and     1731 notes
2.055 Changed        3 of       62 tested segments in    29 channels. Unresolved      179 violations and     1731 notes
2.056 Changed        2 of       60 tested segments in    29 channels. Unresolved      179 violations and     1731 notes
2.057 Changed        2 of       59 tested segments in    29 channels. Unresolved      179 violations and     1731 notes
2.058 Changed        3 of       55 tested segments in    28 channels. Unresolved      179 violations and     1731 notes
2.059 Changed        4 of       51 tested segments in    26 channels. Unresolved      178 violations and     1731 notes
2.060 Changed        7 of       55 tested segments in    26 channels. Unresolved      171 violations and     1737 notes
2.061 Changed        7 of       54 tested segments in    26 channels. Unresolved      173 violations and     1738 notes
2.062 Changed        9 of       48 tested segments in    22 channels. Unresolved      170 violations and     1740 notes
2.063 Changed        5 of       39 tested segments in    17 channels. Unresolved      174 violations and     1741 notes
2.064 Changed        3 of       31 tested segments in    17 channels. Unresolved      173 violations and     1740 notes
2.065 Changed        3 of       21 tested segments in    11 channels. Unresolved      172 violations and     1742 notes
2.066 Changed        5 of       21 tested segments in    10 channels. Unresolved      173 violations and     1739 notes
2.067 Changed        1 of       19 tested segments in     8 channels. Unresolved      172 violations and     1740 notes
2.068 Changed        0 of       10 tested segments in     8 channels. Unresolved      172 violations and     1740 notes
2.069 Changed        4 of       17 tested segments in    11 channels. Unresolved      171 violations and     1741 notes
2.070 Changed        3 of       18 tested segments in     8 channels. Unresolved      172 violations and     1740 notes
2.071 Changed        0 of       14 tested segments in     8 channels. Unresolved      172 violations and     1740 notes
2.072 Changed        0 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.073 Changed        0 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.074 Changed        1 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.075 Changed        0 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.076 Changed        0 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.077 Changed        0 of        9 tested segments in     7 channels. Unresolved      172 violations and     1740 notes
2.078 Changed        0 of        3 tested segments in     2 channels. Unresolved      172 violations and     1740 notes
2.079 Changed        0 of        0 tested segments in     0 channels. Unresolved      172 violations and     1740 notes
Result=end(begin): viols=172(335), notes=1740(1636)
Cpu time: 00:01:04, Elapsed time: 00:00:50, Memory: 1.8G

Run(3) ...
3.000 Changed      111 of     4905 tested segments in   171 channels. Unresolved      173 violations and     1729 notes
3.001 Changed      115 of     2075 tested segments in   156 channels. Unresolved      184 violations and     1699 notes
3.002 Changed      172 of     2092 tested segments in   163 channels. Unresolved      213 violations and     1695 notes
3.003 Changed      188 of     2137 tested segments in   163 channels. Unresolved      225 violations and     1679 notes
3.004 Changed      144 of      516 tested segments in   108 channels. Unresolved      228 violations and     1674 notes
3.005 Changed      145 of      508 tested segments in   109 channels. Unresolved      219 violations and     1674 notes
3.006 Changed      142 of      504 tested segments in   108 channels. Unresolved      218 violations and     1688 notes
3.007 Changed      123 of      483 tested segments in   103 channels. Unresolved      191 violations and     1702 notes
3.008 Changed      107 of      451 tested segments in   106 channels. Unresolved      190 violations and     1715 notes
3.009 Changed       84 of      430 tested segments in   103 channels. Unresolved      204 violations and     1717 notes
3.010 Changed       94 of      403 tested segments in   104 channels. Unresolved      184 violations and     1719 notes
3.011 Changed       98 of      409 tested segments in   108 channels. Unresolved      181 violations and     1717 notes
3.012 Changed       90 of      394 tested segments in   102 channels. Unresolved      172 violations and     1717 notes
3.013 Changed       66 of      392 tested segments in   105 channels. Unresolved      181 violations and     1710 notes
3.014 Changed       83 of      376 tested segments in    98 channels. Unresolved      178 violations and     1710 notes
3.015 Changed       87 of      374 tested segments in   108 channels. Unresolved      169 violations and     1717 notes
3.016 Changed       91 of      404 tested segments in   108 channels. Unresolved      185 violations and     1714 notes
3.017 Changed       93 of      422 tested segments in   108 channels. Unresolved      200 violations and     1710 notes
3.018 Changed      109 of      474 tested segments in   112 channels. Unresolved      200 violations and     1719 notes
3.019 Changed       97 of      458 tested segments in   109 channels. Unresolved      188 violations and     1725 notes
3.020 Changed       78 of      407 tested segments in   109 channels. Unresolved      179 violations and     1737 notes
3.021 Changed       80 of      371 tested segments in   102 channels. Unresolved      174 violations and     1746 notes
3.022 Changed       59 of      380 tested segments in    94 channels. Unresolved      169 violations and     1755 notes
3.023 Changed       54 of      356 tested segments in    90 channels. Unresolved      161 violations and     1759 notes
3.024 Changed       36 of      326 tested segments in    89 channels. Unresolved      152 violations and     1764 notes
3.025 Changed       27 of      283 tested segments in    81 channels. Unresolved      147 violations and     1770 notes
3.026 Changed       20 of      253 tested segments in    77 channels. Unresolved      145 violations and     1772 notes
3.027 Changed       27 of      248 tested segments in    76 channels. Unresolved      140 violations and     1777 notes
3.028 Changed       19 of      242 tested segments in    77 channels. Unresolved      137 violations and     1778 notes
3.029 Changed       18 of      225 tested segments in    75 channels. Unresolved      138 violations and     1777 notes
3.030 Changed       34 of      212 tested segments in    66 channels. Unresolved      136 violations and     1777 notes
3.031 Changed       48 of      243 tested segments in    69 channels. Unresolved      160 violations and     1771 notes
3.032 Changed       42 of      272 tested segments in    73 channels. Unresolved      163 violations and     1767 notes
3.033 Changed       45 of      250 tested segments in    74 channels. Unresolved      170 violations and     1758 notes
3.034 Changed       35 of      236 tested segments in    68 channels. Unresolved      172 violations and     1761 notes
3.035 Changed       26 of      170 tested segments in    50 channels. Unresolved      169 violations and     1763 notes
3.036 Changed       28 of      139 tested segments in    46 channels. Unresolved      166 violations and     1761 notes
3.037 Changed       22 of      132 tested segments in    43 channels. Unresolved      168 violations and     1758 notes
3.038 Changed       21 of      133 tested segments in    44 channels. Unresolved      165 violations and     1762 notes
3.039 Changed       17 of      112 tested segments in    39 channels. Unresolved      158 violations and     1762 notes
3.040 Changed       12 of      101 tested segments in    35 channels. Unresolved      149 violations and     1766 notes
3.041 Changed       16 of       81 tested segments in    29 channels. Unresolved      147 violations and     1766 notes
3.042 Changed       20 of       84 tested segments in    26 channels. Unresolved      148 violations and     1763 notes
3.043 Changed       11 of       83 tested segments in    28 channels. Unresolved      144 violations and     1770 notes
3.044 Changed        7 of       68 tested segments in    25 channels. Unresolved      149 violations and     1775 notes
3.045 Changed        7 of       55 tested segments in    20 channels. Unresolved      145 violations and     1777 notes
3.046 Changed        8 of       40 tested segments in    19 channels. Unresolved      140 violations and     1780 notes
3.047 Changed        3 of       33 tested segments in    15 channels. Unresolved      133 violations and     1785 notes
3.048 Changed        3 of       15 tested segments in    10 channels. Unresolved      132 violations and     1785 notes
3.049 Changed        3 of       14 tested segments in     8 channels. Unresolved      134 violations and     1785 notes
3.050 Changed        1 of        9 tested segments in     6 channels. Unresolved      134 violations and     1785 notes
3.051 Changed        1 of        7 tested segments in     5 channels. Unresolved      134 violations and     1785 notes
3.052 Changed        1 of        7 tested segments in     5 channels. Unresolved      134 violations and     1785 notes
3.053 Changed        0 of        7 tested segments in     5 channels. Unresolved      134 violations and     1785 notes
3.054 Changed        1 of        6 tested segments in     4 channels. Unresolved      134 violations and     1785 notes
3.055 Changed        0 of        6 tested segments in     4 channels. Unresolved      134 violations and     1785 notes
3.056 Changed        1 of        5 tested segments in     4 channels. Unresolved      134 violations and     1785 notes
3.057 Changed        0 of        4 tested segments in     3 channels. Unresolved      134 violations and     1785 notes
3.058 Changed        0 of        2 tested segments in     2 channels. Unresolved      134 violations and     1785 notes
3.059 Changed        0 of        2 tested segments in     2 channels. Unresolved      134 violations and     1785 notes
3.060 Changed        0 of        0 tested segments in     0 channels. Unresolved      134 violations and     1785 notes
Result=end(begin): viols=134(173), notes=1785(1729)
Drc convergence rate is 22%
Not enough improvement on this run. Stop.
Cpu time: 00:00:54, Elapsed time: 00:00:40, Memory: 1.8G

Write routing ...
M1: 6408 vias and 1161 wires with length 0.860 (0.058 in non-prefer direction)
M2: 9489 vias and 8589 wires with length 7.160 (0.260 in non-prefer direction)
M3: 1627 vias and 6317 wires with length 9.543 (0.147 in non-prefer direction)
M4: 851 vias and 1166 wires with length 1.021 (0.147 in non-prefer direction)
M5: 122 vias and 580 wires with length 3.653 (0.070 in non-prefer direction)
M6: 92 vias and 95 wires with length 0.241 (0.002 in non-prefer direction)
M7: 152 vias and 131 wires with length 0.811 (0.018 in non-prefer direction)
M8: 0 vias and 92 wires with length 1.197 (0.015 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 18741 vias and 18131 wires with length 24.486 (0.717 in non-prefer direction)

Total 134 violated segments:
Viol: Stat short - 53
Viol: Stat spacing - 38
Viol: Twist short - 3
Viol: Diffnet short - 35
Viol: Diffnet spacing - 2
Viol: Samenet spacing - 3

Total 1785 notes:
Note: Wire in port - 1
Note: Offgrid - 1115
Note: Fork - 9
Note: Split - 164
Note: Parallel length - 6
Note: Segment orientation - 490

Info: Via overhang - 47
Info: Detour - 3
info UI33: performed track routing for 2 min 13 sec (CPU time: 2 min 53 sec; MEM: RSS - 411M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'finalRadix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 5 sec; MEM: RSS - 409M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:58:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:58:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0020 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1959 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323171 min: 0.000000 avg: 0.159469
info metal2 layer density max: 0.218062 min: 0.000000 avg: 0.088303
info metal3 layer density max: 0.357790 min: 0.000000 avg: 0.116539
info metal4 layer density max: 0.153529 min: 0.000000 avg: 0.038667
info metal5 layer density max: 0.300957 min: 0.000000 avg: 0.093442
info metal6 layer density max: 0.507137 min: 0.000000 avg: 0.329232
info metal7 layer density max: 0.178170 min: 0.000000 avg: 0.043809
info metal8 layer density max: 0.203600 min: 0.000000 avg: 0.064489
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 5
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=14
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (5/5): viols (14->2)
Result=end(begin): opens=0(0), viols=2(14)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 9
Number of changed nets: 9

10 nets (2 clocks) have got their timing invalidated
18 changed nets have not been invalidated because of the slack threshold
Collecting clock nets...
Collected 10 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Result=end(begin): opens=0(0), viols=2(2)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 5 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 9

info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 415M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:58:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:58:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 386M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                      | tr_opt_drc_0                     | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0                     | tr_opt_hold_0 | tr_opt_tr_1                                         | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 04m                          | 00h 00m                          | 00h 00m      | 00h 00m                           | 00h 00m                          | 00h 00m       | 00h 02m                                             | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| cpu_time  (min)        | 0.0009930555555555556d0-3.947459643111668e-18h00.0m  | 0.004534722222222222d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m    | 0.002180555555555556d0-7.894919286223335e-18h00.0m  | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                             | 1245                             | 1245         | 1245                              | 1245                             | 1245          | 1245                                                | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| logic_utilization  (%) | 58.06                                                | 58.06                            | 58.06                            | 58.06        | 58.0                              | 58.0                             | 58.0          | 58.0                                                | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                              | 0.0           | 0.0                                                 | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                              | 0.0           | 0.0                                                 | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                              | 0.0           | 0.0                                                 | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                              | 0.0                              | 0.0          | 0.0                               | 0.0                              | 0.0           | 0.0                                                 | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| setup_viols            | 0                                                    | 0                                | 0                                | 0            | 0                                 | 0                                | 0             | 0                                                   | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| hold_viols             | 0                                                    | 0                                | 0                                | 0            | 0                                 | 0                                | 0             | 0                                                   | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| slew_viols             | 66                                                   | 66                               | 66                               | 66           | 66                                | 66                               | 66            | 66                                                  | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| worst_slew  (ps)       | -508.0                                               | -508.0                           | -508.0                           | -508.0       | -508.0                            | -508.0                           | -508.0        | -508.0                                              | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| total_slew  (ps)       | -33.5                                                | -33.5                            | -33.5                            | -33.5        | -33.5                             | -33.5                            | -33.5         | -33.5                                               | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| overflow_edges         | 18                                                   |                                  |                                  |              |                                   |                                  |               |                                                     | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| overflow_nodes         | 4                                                    |                                  |                                  |              |                                   |                                  |               |                                                     | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| wire_len_total  (mm)   | 19.4                                                 | 26.1                             | 26.1                             | 26.1         | 26.1                              | 26.1                             | 26.1          | 26.1                                                | 
|------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+-----------------------------------+----------------------------------+---------------+-----------------------------------------------------|
| via_count_total        | 5599                                                 | 19713                            | 19713                            | 19713        | 19713                             | 19713                            | 19713         | 19773                                               | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 02:58:53 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1972 | 6217 | 
|-------------------+------+------|
| To be routed :    | 1970 | 6217 | 
|-------------------+------+------|
|   - signal        | 1969 | 6213 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1969 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=4 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 2     | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=4 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=114
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (4->0), viols (114->116)
Result=end(begin): opens=0(4), viols=116(114)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (31/31): viols (116->30)
Result=end(begin): opens=0(0), viols=30(116)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (8/8): viols (30->21)
Result=end(begin): opens=0(0), viols=21(30)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (6/6): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (5/5): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (6/6): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (6/6): viols (21->15)
Result=end(begin): opens=0(0), viols=15(21)
Cpu time: 00:00:04, Elapsed time: 00:00:03, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:04, Elapsed time: 00:00:04, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:10, Elapsed time: 00:00:09, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (3/4): viols (15->15)
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:12, Elapsed time: 00:00:09, Memory: 1.8G

Routing windows accepted: 46 rejected: 56
Finish Final Routing ...

Changed nets: 85 (4%)
Saving routing in 'eco' mode ...

Number of touched nets: 85
Number of changed nets: 78

21 nets (2 clocks) have got their timing invalidated
38 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 31 sec (CPU time: 43 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 390M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 390M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:25 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 267       | 1                   | 0.37                  | -0.0010 | -0.0010 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 267       | 1                   | 0.37                  | -0.0010 | -0.0010 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      |        | 0.2000    | 134       | 1                   | 0.75                  | -0.0010 | -0.0010 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 390M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 390M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 390M)
-------------------------------------------------------------------------------
|           MCMM variability report for design 'finalRadix4' (nano)           |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0010 | -0.0010 | 1       | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0010 | -0.001 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Spreading '61' critical signal nets
RRT info: Spreading total '61' critical nets
RRT debug: Executing 'route_final -mode full_drc -spread_space 4 -plength_threshold 0'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'
info Only specified nets will be spread. Other nets can be touched.
info Running routing optimization in full DRC mode.
info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 02:59:26 2022)
Start Final Routing in wire spreading mode on 2 cpus
Non default settings:
  Spread spacing: 4
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1959 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=331
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: spread wires' OS_I_1(2,2)_M4_SN_C10  ...
complete (44/44): viols (331->166)
Result=end(begin): opens=0(0), viols=166(331)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 44 rejected: 0
Finish Final Routing ...

Changed nets: 219 (11%)
Saving routing in 'eco' mode ...

Number of touched nets: 219
Number of changed nets: 207

76 nets (0 clocks) have got their timing invalidated
15 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 393M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'spread' completed successfully
RRT info: User event handler 'after spread' completed successfully
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 424M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0220 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1972 | 6217 | 
|-----------------------+------+------|
| To be routed :        | 1959 | 5995 | 
|-----------------------+------+------|
|   - signal            | 1959 | 5995 | 
|-----------------------+------+------|
| To be skipped :       | 13   | 222  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 218  | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 4    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1959 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.324971 min: 0.000000 avg: 0.159580
info metal2 layer density max: 0.219499 min: 0.000000 avg: 0.088586
info metal3 layer density max: 0.347145 min: 0.000000 avg: 0.116395
info metal4 layer density max: 0.161329 min: 0.000000 avg: 0.039042
info metal5 layer density max: 0.300086 min: 0.000000 avg: 0.092384
info metal6 layer density max: 0.500543 min: 0.000000 avg: 0.329238
info metal7 layer density max: 0.178170 min: 0.000000 avg: 0.044808
info metal8 layer density max: 0.203600 min: 0.000000 avg: 0.065604
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 02:59:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
-----------------------------------------------------------------------------
|          MCMM variability report for design 'finalRadix4' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0220 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 02:59:29 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1972 | 6217 | 
|-------------------+------+------|
| To be routed :    | 1970 | 6217 | 
|-------------------+------+------|
|   - signal        | 1969 | 6213 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1969 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=17
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (6/6): viols (17->15)
Result=end(begin): opens=0(0), viols=15(17)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:03, Elapsed time: 00:00:03, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (3/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:11, Elapsed time: 00:00:09, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (4/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:10, Elapsed time: 00:00:08, Memory: 1.8G

Routing windows accepted: 16 rejected: 60
Finish Final Routing ...

Changed nets: 8 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 8
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
3 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 32 sec (CPU time: 43 sec; MEM: RSS - 430M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 401M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:00:03 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 4     | 0      | 0      | 0      | 0      | 0      | 4      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 5     | 0      | 0      | 0      | 0      | 0      | 5      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 431M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 401M)

RRT info: Number of remaining shorts: 9
RRT info: Number of remaining DRCs  : 11

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:00:08 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 19483 | 6634  | 9786  | 1694  | 902   | 151   | 131   | 185   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 16307 | 5564  | 8005  | 1568  | 835   | 116   | 86    | 133   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 83.70 | 83.87 | 81.80 | 92.56 | 92.57 | 76.82 | 65.65 | 71.89 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 19.53  | 6.63  | 9.81  | 1.69  | 0.91  | 0.16  | 0.13  | 0.19  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.97 | 50.23 | 8.67  | 4.66  | 0.80  | 0.67  | 0.99  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.50  | 16.13 | 18.40 | 7.44  | 8.24  | 26.11 | 34.35 | 31.44 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.50  | 83.87 | 81.60 | 92.56 | 91.76 | 73.89 | 65.65 | 68.56 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 5 sec (CPU time: 6 sec; MEM: RSS - 434M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 405M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 03:00:08 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 405M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 5 sec; MEM: RSS - 419M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'finalRadix4' (pico)       |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 18.0 | 0.0 | 0       | 26.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'finalRadix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 199   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------


Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 199 pre-existing "fixed" Sequential leaf cells of clock networks
 199 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 15 clock nets
Clearing dont_route property from 15 clock nets

All Clock networks set for partition finalRadix4.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:00:12 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 03:00:12 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:00:12 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:697m:744k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

info OPT6: cpu [0h:0m:1s] memory [1g:697m:744k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 1 sec; MEM: RSS - 426M, CVMEM - 1757M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 03:00:13 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 418M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:00:13 2022)
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 03:00:13 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:00:13 2022
  
-----------------------------------------------------------
|                    GR Configuration                     |
|-------------+----------+--------+-----------+-----------|
|             | Mode     | Tracks | Min Layer | Max Layer | 
|-------------+----------+--------+-----------+-----------|
| finalRadix4 | unfolded | 30     | 1         | 8         | 
-----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design finalRadix4.
info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).

WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1583.0 WHS:0 THS:0 THDD:-679.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.057480 DYNAMIC:2.270268 AREA:2706.55

info OPT24: optimize_max_util is set to 100% in partition finalRadix4 (0 density boxes are currently over utilized: max=100%).


info DUM207: optimize: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition finalRadix4 old max-util 100 new max-util 100.
Report 'finalRadix4': Design Report
Generated on Fri Dec 23 03:00:13 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1899  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 264   | 13.9       | 
| Inverters      | 235   | 12.37      | 
| Registers      | 203   | 10.68      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 517   | 27.22      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1899  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2706.55                | 58              | 
| Buffers, Inverters | 345.8                  | 7.41            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4666.17                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1962  | 100        | 
| Orphaned        | 3     | 0.15       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1123  | 57.23      | 
| 2 Fanouts       | 577   | 29.4       | 
| 3-30 Fanouts    | 245   | 12.48      | 
| 30-127 Fanouts  | 14    | 0.71       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 48 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |==== 1
45  |================== 4
50  |======================================================================== 16
55  |====================================================== 12
60  |============= 3
65  |============= 3
70  |==== 1
75  |====================== 5
80  |==== 1
85  | 0
90  |==== 1
95  | 0
100 |==== 1
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition finalRadix4 (started at Fri Dec 23 03:00:13 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1890 movable and 9 fixed cells in partition finalRadix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 57 cut rows, with average utilization 57.7774%, utilization with cell bloats 57.7774%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 199 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1890, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1890                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition finalRadix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition finalRadix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'finalRadix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 199   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------


Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 199 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition finalRadix4.

info CHK10: Checking placement...
info Found 1691 movable and 208 fixed cells in partition finalRadix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: finalRadix4; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition finalRadix4:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:00:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1970       | 0         | 0    | 0     | 3    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:00:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1976       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:00:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1970       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'finalRadix4' (pico)       |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 18.0 | 0.0 | 0       | 26.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   46 with    184 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1972 | 6217 | 
|-------------------+------+------|
| To be routed :    | 1969 | 6213 | 
|-------------------+------+------|
|   - signal        | 1969 | 6213 | 
|-------------------+------+------|
| To be skipped :   | 3    | 4    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1969 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 701100 714000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.340018 min: 0.000000 avg: 0.166592
info metal2 layer density max: 0.250678 min: 0.000000 avg: 0.105917
info metal3 layer density max: 0.357380 min: 0.000000 avg: 0.125640
info metal4 layer density max: 0.186271 min: 0.000000 avg: 0.046866
info metal5 layer density max: 0.302871 min: 0.000000 avg: 0.094113
info metal6 layer density max: 0.500543 min: 0.000000 avg: 0.329855
info metal7 layer density max: 0.190590 min: 0.000000 avg: 0.049943
info metal8 layer density max: 0.212840 min: 0.000000 avg: 0.067060
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 03:00:14 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1972 | 6217 | 
|-------------------+------+------|
| To be routed :    | 1970 | 6217 | 
|-------------------+------+------|
|   - signal        | 1969 | 6213 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1969 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 1     | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (5/5): viols (15->17)
Result=end(begin): opens=0(0), viols=17(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (4/4): viols (17->15)
Result=end(begin): opens=0(0), viols=15(17)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:11, Elapsed time: 00:00:08, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (4/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:11, Elapsed time: 00:00:09, Memory: 1.8G

Routing windows accepted: 15 rejected: 56
Finish Final Routing ...

Changed nets: 8 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 8
Number of changed nets: 8

0 nets (0 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 29 sec (CPU time: 41 sec; MEM: RSS - 426M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:00:45 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 4     | 0      | 0      | 0      | 0      | 0      | 4      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 5     | 0      | 0      | 0      | 0      | 0      | 5      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 427M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)

RRT info: Number of remaining shorts: 9
RRT info: Number of remaining DRCs  : 11

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:45 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:00:45 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'finalRadix4' (pico)       |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 18.0 | 0.0 | 0       | 26.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 30% 50% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 10% 30% 50% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 40 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:00:47 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 19485 | 6634 | 9788 | 1694 | 902  | 151  | 131  | 185  | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 60    | 17   | 25   | 7    | 5    | 0    | 1    | 5    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.31  | 0.26 | 0.26 | 0.41 | 0.55 | 0.00 | 0.76 | 2.70 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 19.53  | 6.63  | 9.81  | 1.69  | 0.91  | 0.16  | 0.13  | 0.19  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 33.96 | 50.24 | 8.67  | 4.66  | 0.80  | 0.67  | 0.99  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 16.34  | 15.93 | 18.20 | 7.38  | 8.35  | 26.11 | 34.35 | 31.44 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 83.66  | 84.07 | 81.80 | 92.62 | 91.65 | 73.89 | 65.65 | 68.56 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 429M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition finalRadix4 (started at Fri Dec 23 03:00:47 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   46 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1972 | 6217 | 
|-------------------+------+------|
| To be routed :    | 1970 | 6217 | 
|-------------------+------+------|
|   - signal        | 1969 | 6213 | 
|-------------------+------+------|
|   - tieoff        | 1    | 4    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1969 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (4/4): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 1.8G


Check violations (1 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (4/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:10, Elapsed time: 00:00:09, Memory: 1.8G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (4/5): viols (15->15)
complete (5/5): viols (15->15)
Result=end(begin): opens=0(0), viols=15(15)
Cpu time: 00:00:11, Elapsed time: 00:00:09, Memory: 1.8G

Routing windows accepted: 14 rejected: 57
Finish Final Routing ...

Changed nets: 5 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 5
Number of changed nets: 5

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 29 sec (CPU time: 39 sec; MEM: RSS - 434M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:01:17 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 4     | 0      | 0      | 0      | 0      | 0      | 4      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 5     | 0      | 0      | 0      | 0      | 0      | 5      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 2     | 0      | 0      | 0      | 0      | 0      | 2      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 435M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 405M)

RRT info: Number of remaining shorts: 9
RRT info: Number of remaining DRCs  : 11

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 434M, CVMEM - 1788M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 03:01:17 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 03:01:17 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1788                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 434                                                          | 
| CPU time (minutes)       | 13.98                                                        | 
| Elapsed time (minutes)   | 12.62                                                        | 
| Load Averages            | 1.59 1.37 1.05                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 9128                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_9128                                                      | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 03:01:17 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 03:01:17 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 03:01:17 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 03:01:17 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 03:01:17 EET 2022
NRF info: Writing Power Reports Fri Dec 23 03:01:18 EET 2022
NRF info: Reports completed Fri Dec 23 03:01:18 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 9 min 11 sec (CPU time: 12 min 40 sec; MEM: RSS - 435M, CVMEM - 1788M, PVMEM - 2637M)
