// Seed: 2369298831
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4
    , id_18,
    input supply0 id_5,
    output wand id_6,
    input wor id_7,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input tri0 id_16
    , id_19
);
  wire id_20 = id_4;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_19
  );
  wire id_21;
  wire id_22;
  tri0 id_23 = id_8;
  assign id_20 = 1;
  assign id_6  = 1;
endmodule
