<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rs600d.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/rs600d.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/rs600d.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='rs600d.h.html'>rs600d.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rs600d.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="27">27</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="28">28</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__RS600D_H__">__RS600D_H__</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/__RS600D_H__" data-ref="_M/__RS600D_H__">__RS600D_H__</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* Registers */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R_000040_GEN_INT_CNTL" data-ref="_M/R_000040_GEN_INT_CNTL">R_000040_GEN_INT_CNTL</dfn>                        0x000040</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/S_000040_SCRATCH_INT_MASK" data-ref="_M/S_000040_SCRATCH_INT_MASK">S_000040_SCRATCH_INT_MASK</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/G_000040_SCRATCH_INT_MASK" data-ref="_M/G_000040_SCRATCH_INT_MASK">G_000040_SCRATCH_INT_MASK</dfn>(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="37">37</th><td><u>#define   <dfn class="macro" id="_M/C_000040_SCRATCH_INT_MASK" data-ref="_M/C_000040_SCRATCH_INT_MASK">C_000040_SCRATCH_INT_MASK</dfn>                    0xFFFBFFFF</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GUI_IDLE_MASK" data-ref="_M/S_000040_GUI_IDLE_MASK">S_000040_GUI_IDLE_MASK</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GUI_IDLE_MASK" data-ref="_M/G_000040_GUI_IDLE_MASK">G_000040_GUI_IDLE_MASK</dfn>(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GUI_IDLE_MASK" data-ref="_M/C_000040_GUI_IDLE_MASK">C_000040_GUI_IDLE_MASK</dfn>                       0xFFF7FFFF</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH1_INT_EN" data-ref="_M/S_000040_DMA_VIPH1_INT_EN">S_000040_DMA_VIPH1_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH1_INT_EN" data-ref="_M/G_000040_DMA_VIPH1_INT_EN">G_000040_DMA_VIPH1_INT_EN</dfn>(x)                 (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH1_INT_EN" data-ref="_M/C_000040_DMA_VIPH1_INT_EN">C_000040_DMA_VIPH1_INT_EN</dfn>                    0xFFFFDFFF</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH2_INT_EN" data-ref="_M/S_000040_DMA_VIPH2_INT_EN">S_000040_DMA_VIPH2_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="45">45</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH2_INT_EN" data-ref="_M/G_000040_DMA_VIPH2_INT_EN">G_000040_DMA_VIPH2_INT_EN</dfn>(x)                 (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH2_INT_EN" data-ref="_M/C_000040_DMA_VIPH2_INT_EN">C_000040_DMA_VIPH2_INT_EN</dfn>                    0xFFFFBFFF</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DMA_VIPH3_INT_EN" data-ref="_M/S_000040_DMA_VIPH3_INT_EN">S_000040_DMA_VIPH3_INT_EN</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="48">48</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DMA_VIPH3_INT_EN" data-ref="_M/G_000040_DMA_VIPH3_INT_EN">G_000040_DMA_VIPH3_INT_EN</dfn>(x)                 (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="49">49</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DMA_VIPH3_INT_EN" data-ref="_M/C_000040_DMA_VIPH3_INT_EN">C_000040_DMA_VIPH3_INT_EN</dfn>                    0xFFFF7FFF</u></td></tr>
<tr><th id="50">50</th><td><u>#define   <dfn class="macro" id="_M/S_000040_I2C_INT_EN" data-ref="_M/S_000040_I2C_INT_EN">S_000040_I2C_INT_EN</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="51">51</th><td><u>#define   <dfn class="macro" id="_M/G_000040_I2C_INT_EN" data-ref="_M/G_000040_I2C_INT_EN">G_000040_I2C_INT_EN</dfn>(x)                       (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="52">52</th><td><u>#define   <dfn class="macro" id="_M/C_000040_I2C_INT_EN" data-ref="_M/C_000040_I2C_INT_EN">C_000040_I2C_INT_EN</dfn>                          0xFFFDFFFF</u></td></tr>
<tr><th id="53">53</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GUI_IDLE" data-ref="_M/S_000040_GUI_IDLE">S_000040_GUI_IDLE</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="54">54</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GUI_IDLE" data-ref="_M/G_000040_GUI_IDLE">G_000040_GUI_IDLE</dfn>(x)                         (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GUI_IDLE" data-ref="_M/C_000040_GUI_IDLE">C_000040_GUI_IDLE</dfn>                            0xFFF7FFFF</u></td></tr>
<tr><th id="56">56</th><td><u>#define   <dfn class="macro" id="_M/S_000040_VIPH_INT_EN" data-ref="_M/S_000040_VIPH_INT_EN">S_000040_VIPH_INT_EN</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="57">57</th><td><u>#define   <dfn class="macro" id="_M/G_000040_VIPH_INT_EN" data-ref="_M/G_000040_VIPH_INT_EN">G_000040_VIPH_INT_EN</dfn>(x)                      (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="58">58</th><td><u>#define   <dfn class="macro" id="_M/C_000040_VIPH_INT_EN" data-ref="_M/C_000040_VIPH_INT_EN">C_000040_VIPH_INT_EN</dfn>                         0xFEFFFFFF</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/S_000040_SW_INT_EN" data-ref="_M/S_000040_SW_INT_EN">S_000040_SW_INT_EN</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/G_000040_SW_INT_EN" data-ref="_M/G_000040_SW_INT_EN">G_000040_SW_INT_EN</dfn>(x)                        (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/C_000040_SW_INT_EN" data-ref="_M/C_000040_SW_INT_EN">C_000040_SW_INT_EN</dfn>                           0xFDFFFFFF</u></td></tr>
<tr><th id="62">62</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GEYSERVILLE" data-ref="_M/S_000040_GEYSERVILLE">S_000040_GEYSERVILLE</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GEYSERVILLE" data-ref="_M/G_000040_GEYSERVILLE">G_000040_GEYSERVILLE</dfn>(x)                      (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GEYSERVILLE" data-ref="_M/C_000040_GEYSERVILLE">C_000040_GEYSERVILLE</dfn>                         0xF7FFFFFF</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/S_000040_HDCP_AUTHORIZED_INT" data-ref="_M/S_000040_HDCP_AUTHORIZED_INT">S_000040_HDCP_AUTHORIZED_INT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/G_000040_HDCP_AUTHORIZED_INT" data-ref="_M/G_000040_HDCP_AUTHORIZED_INT">G_000040_HDCP_AUTHORIZED_INT</dfn>(x)              (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="67">67</th><td><u>#define   <dfn class="macro" id="_M/C_000040_HDCP_AUTHORIZED_INT" data-ref="_M/C_000040_HDCP_AUTHORIZED_INT">C_000040_HDCP_AUTHORIZED_INT</dfn>                 0xEFFFFFFF</u></td></tr>
<tr><th id="68">68</th><td><u>#define   <dfn class="macro" id="_M/S_000040_DVI_I2C_INT" data-ref="_M/S_000040_DVI_I2C_INT">S_000040_DVI_I2C_INT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="69">69</th><td><u>#define   <dfn class="macro" id="_M/G_000040_DVI_I2C_INT" data-ref="_M/G_000040_DVI_I2C_INT">G_000040_DVI_I2C_INT</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/C_000040_DVI_I2C_INT" data-ref="_M/C_000040_DVI_I2C_INT">C_000040_DVI_I2C_INT</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/S_000040_GUIDMA" data-ref="_M/S_000040_GUIDMA">S_000040_GUIDMA</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/G_000040_GUIDMA" data-ref="_M/G_000040_GUIDMA">G_000040_GUIDMA</dfn>(x)                           (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="73">73</th><td><u>#define   <dfn class="macro" id="_M/C_000040_GUIDMA" data-ref="_M/C_000040_GUIDMA">C_000040_GUIDMA</dfn>                              0xBFFFFFFF</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/S_000040_VIDDMA" data-ref="_M/S_000040_VIDDMA">S_000040_VIDDMA</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/G_000040_VIDDMA" data-ref="_M/G_000040_VIDDMA">G_000040_VIDDMA</dfn>(x)                           (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="76">76</th><td><u>#define   <dfn class="macro" id="_M/C_000040_VIDDMA" data-ref="_M/C_000040_VIDDMA">C_000040_VIDDMA</dfn>                              0x7FFFFFFF</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/R_000044_GEN_INT_STATUS" data-ref="_M/R_000044_GEN_INT_STATUS">R_000044_GEN_INT_STATUS</dfn>                      0x000044</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DISPLAY_INT_STAT" data-ref="_M/S_000044_DISPLAY_INT_STAT">S_000044_DISPLAY_INT_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DISPLAY_INT_STAT" data-ref="_M/G_000044_DISPLAY_INT_STAT">G_000044_DISPLAY_INT_STAT</dfn>(x)                 (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DISPLAY_INT_STAT" data-ref="_M/C_000044_DISPLAY_INT_STAT">C_000044_DISPLAY_INT_STAT</dfn>                    0xFFFFFFFE</u></td></tr>
<tr><th id="81">81</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VGA_INT_STAT" data-ref="_M/S_000044_VGA_INT_STAT">S_000044_VGA_INT_STAT</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="82">82</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VGA_INT_STAT" data-ref="_M/G_000044_VGA_INT_STAT">G_000044_VGA_INT_STAT</dfn>(x)                     (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VGA_INT_STAT" data-ref="_M/C_000044_VGA_INT_STAT">C_000044_VGA_INT_STAT</dfn>                        0xFFFFFFFD</u></td></tr>
<tr><th id="84">84</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CAP0_INT_ACTIVE" data-ref="_M/S_000044_CAP0_INT_ACTIVE">S_000044_CAP0_INT_ACTIVE</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CAP0_INT_ACTIVE" data-ref="_M/G_000044_CAP0_INT_ACTIVE">G_000044_CAP0_INT_ACTIVE</dfn>(x)                  (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CAP0_INT_ACTIVE" data-ref="_M/C_000044_CAP0_INT_ACTIVE">C_000044_CAP0_INT_ACTIVE</dfn>                     0xFFFFFEFF</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH0_INT" data-ref="_M/S_000044_DMA_VIPH0_INT">S_000044_DMA_VIPH0_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH0_INT" data-ref="_M/G_000044_DMA_VIPH0_INT">G_000044_DMA_VIPH0_INT</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH0_INT" data-ref="_M/C_000044_DMA_VIPH0_INT">C_000044_DMA_VIPH0_INT</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH1_INT" data-ref="_M/S_000044_DMA_VIPH1_INT">S_000044_DMA_VIPH1_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH1_INT" data-ref="_M/G_000044_DMA_VIPH1_INT">G_000044_DMA_VIPH1_INT</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH1_INT" data-ref="_M/C_000044_DMA_VIPH1_INT">C_000044_DMA_VIPH1_INT</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH2_INT" data-ref="_M/S_000044_DMA_VIPH2_INT">S_000044_DMA_VIPH2_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="94">94</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH2_INT" data-ref="_M/G_000044_DMA_VIPH2_INT">G_000044_DMA_VIPH2_INT</dfn>(x)                    (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH2_INT" data-ref="_M/C_000044_DMA_VIPH2_INT">C_000044_DMA_VIPH2_INT</dfn>                       0xFFFFBFFF</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/S_000044_DMA_VIPH3_INT" data-ref="_M/S_000044_DMA_VIPH3_INT">S_000044_DMA_VIPH3_INT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/G_000044_DMA_VIPH3_INT" data-ref="_M/G_000044_DMA_VIPH3_INT">G_000044_DMA_VIPH3_INT</dfn>(x)                    (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/C_000044_DMA_VIPH3_INT" data-ref="_M/C_000044_DMA_VIPH3_INT">C_000044_DMA_VIPH3_INT</dfn>                       0xFFFF7FFF</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/S_000044_MC_PROBE_FAULT_STAT" data-ref="_M/S_000044_MC_PROBE_FAULT_STAT">S_000044_MC_PROBE_FAULT_STAT</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/G_000044_MC_PROBE_FAULT_STAT" data-ref="_M/G_000044_MC_PROBE_FAULT_STAT">G_000044_MC_PROBE_FAULT_STAT</dfn>(x)              (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/C_000044_MC_PROBE_FAULT_STAT" data-ref="_M/C_000044_MC_PROBE_FAULT_STAT">C_000044_MC_PROBE_FAULT_STAT</dfn>                 0xFFFEFFFF</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/S_000044_I2C_INT" data-ref="_M/S_000044_I2C_INT">S_000044_I2C_INT</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/G_000044_I2C_INT" data-ref="_M/G_000044_I2C_INT">G_000044_I2C_INT</dfn>(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/C_000044_I2C_INT" data-ref="_M/C_000044_I2C_INT">C_000044_I2C_INT</dfn>                             0xFFFDFFFF</u></td></tr>
<tr><th id="105">105</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SCRATCH_INT_STAT" data-ref="_M/S_000044_SCRATCH_INT_STAT">S_000044_SCRATCH_INT_STAT</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SCRATCH_INT_STAT" data-ref="_M/G_000044_SCRATCH_INT_STAT">G_000044_SCRATCH_INT_STAT</dfn>(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="107">107</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SCRATCH_INT_STAT" data-ref="_M/C_000044_SCRATCH_INT_STAT">C_000044_SCRATCH_INT_STAT</dfn>                    0xFFFBFFFF</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUI_IDLE_STAT" data-ref="_M/S_000044_GUI_IDLE_STAT">S_000044_GUI_IDLE_STAT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="109">109</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUI_IDLE_STAT" data-ref="_M/G_000044_GUI_IDLE_STAT">G_000044_GUI_IDLE_STAT</dfn>(x)                    (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="110">110</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUI_IDLE_STAT" data-ref="_M/C_000044_GUI_IDLE_STAT">C_000044_GUI_IDLE_STAT</dfn>                       0xFFF7FFFF</u></td></tr>
<tr><th id="111">111</th><td><u>#define   <dfn class="macro" id="_M/S_000044_ATI_OVERDRIVE_INT_STAT" data-ref="_M/S_000044_ATI_OVERDRIVE_INT_STAT">S_000044_ATI_OVERDRIVE_INT_STAT</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="112">112</th><td><u>#define   <dfn class="macro" id="_M/G_000044_ATI_OVERDRIVE_INT_STAT" data-ref="_M/G_000044_ATI_OVERDRIVE_INT_STAT">G_000044_ATI_OVERDRIVE_INT_STAT</dfn>(x)           (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/C_000044_ATI_OVERDRIVE_INT_STAT" data-ref="_M/C_000044_ATI_OVERDRIVE_INT_STAT">C_000044_ATI_OVERDRIVE_INT_STAT</dfn>              0xFFEFFFFF</u></td></tr>
<tr><th id="114">114</th><td><u>#define   <dfn class="macro" id="_M/S_000044_MC_PROTECTION_FAULT_STAT" data-ref="_M/S_000044_MC_PROTECTION_FAULT_STAT">S_000044_MC_PROTECTION_FAULT_STAT</dfn>(x)         (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="115">115</th><td><u>#define   <dfn class="macro" id="_M/G_000044_MC_PROTECTION_FAULT_STAT" data-ref="_M/G_000044_MC_PROTECTION_FAULT_STAT">G_000044_MC_PROTECTION_FAULT_STAT</dfn>(x)         (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="116">116</th><td><u>#define   <dfn class="macro" id="_M/C_000044_MC_PROTECTION_FAULT_STAT" data-ref="_M/C_000044_MC_PROTECTION_FAULT_STAT">C_000044_MC_PROTECTION_FAULT_STAT</dfn>            0xFFDFFFFF</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/S_000044_RBBM_READ_INT_STAT" data-ref="_M/S_000044_RBBM_READ_INT_STAT">S_000044_RBBM_READ_INT_STAT</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="118">118</th><td><u>#define   <dfn class="macro" id="_M/G_000044_RBBM_READ_INT_STAT" data-ref="_M/G_000044_RBBM_READ_INT_STAT">G_000044_RBBM_READ_INT_STAT</dfn>(x)               (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="119">119</th><td><u>#define   <dfn class="macro" id="_M/C_000044_RBBM_READ_INT_STAT" data-ref="_M/C_000044_RBBM_READ_INT_STAT">C_000044_RBBM_READ_INT_STAT</dfn>                  0xFFBFFFFF</u></td></tr>
<tr><th id="120">120</th><td><u>#define   <dfn class="macro" id="_M/S_000044_CB_CONTEXT_SWITCH_STAT" data-ref="_M/S_000044_CB_CONTEXT_SWITCH_STAT">S_000044_CB_CONTEXT_SWITCH_STAT</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="121">121</th><td><u>#define   <dfn class="macro" id="_M/G_000044_CB_CONTEXT_SWITCH_STAT" data-ref="_M/G_000044_CB_CONTEXT_SWITCH_STAT">G_000044_CB_CONTEXT_SWITCH_STAT</dfn>(x)           (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="122">122</th><td><u>#define   <dfn class="macro" id="_M/C_000044_CB_CONTEXT_SWITCH_STAT" data-ref="_M/C_000044_CB_CONTEXT_SWITCH_STAT">C_000044_CB_CONTEXT_SWITCH_STAT</dfn>              0xFF7FFFFF</u></td></tr>
<tr><th id="123">123</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VIPH_INT" data-ref="_M/S_000044_VIPH_INT">S_000044_VIPH_INT</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="124">124</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VIPH_INT" data-ref="_M/G_000044_VIPH_INT">G_000044_VIPH_INT</dfn>(x)                         (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="125">125</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VIPH_INT" data-ref="_M/C_000044_VIPH_INT">C_000044_VIPH_INT</dfn>                            0xFEFFFFFF</u></td></tr>
<tr><th id="126">126</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SW_INT" data-ref="_M/S_000044_SW_INT">S_000044_SW_INT</dfn>(x)                           (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="127">127</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SW_INT" data-ref="_M/G_000044_SW_INT">G_000044_SW_INT</dfn>(x)                           (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="128">128</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SW_INT" data-ref="_M/C_000044_SW_INT">C_000044_SW_INT</dfn>                              0xFDFFFFFF</u></td></tr>
<tr><th id="129">129</th><td><u>#define   <dfn class="macro" id="_M/S_000044_SW_INT_SET" data-ref="_M/S_000044_SW_INT_SET">S_000044_SW_INT_SET</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="130">130</th><td><u>#define   <dfn class="macro" id="_M/G_000044_SW_INT_SET" data-ref="_M/G_000044_SW_INT_SET">G_000044_SW_INT_SET</dfn>(x)                       (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="131">131</th><td><u>#define   <dfn class="macro" id="_M/C_000044_SW_INT_SET" data-ref="_M/C_000044_SW_INT_SET">C_000044_SW_INT_SET</dfn>                          0xFBFFFFFF</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/S_000044_IDCT_INT_STAT" data-ref="_M/S_000044_IDCT_INT_STAT">S_000044_IDCT_INT_STAT</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="133">133</th><td><u>#define   <dfn class="macro" id="_M/G_000044_IDCT_INT_STAT" data-ref="_M/G_000044_IDCT_INT_STAT">G_000044_IDCT_INT_STAT</dfn>(x)                    (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="134">134</th><td><u>#define   <dfn class="macro" id="_M/C_000044_IDCT_INT_STAT" data-ref="_M/C_000044_IDCT_INT_STAT">C_000044_IDCT_INT_STAT</dfn>                       0xF7FFFFFF</u></td></tr>
<tr><th id="135">135</th><td><u>#define   <dfn class="macro" id="_M/S_000044_GUIDMA_STAT" data-ref="_M/S_000044_GUIDMA_STAT">S_000044_GUIDMA_STAT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="136">136</th><td><u>#define   <dfn class="macro" id="_M/G_000044_GUIDMA_STAT" data-ref="_M/G_000044_GUIDMA_STAT">G_000044_GUIDMA_STAT</dfn>(x)                      (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="137">137</th><td><u>#define   <dfn class="macro" id="_M/C_000044_GUIDMA_STAT" data-ref="_M/C_000044_GUIDMA_STAT">C_000044_GUIDMA_STAT</dfn>                         0xBFFFFFFF</u></td></tr>
<tr><th id="138">138</th><td><u>#define   <dfn class="macro" id="_M/S_000044_VIDDMA_STAT" data-ref="_M/S_000044_VIDDMA_STAT">S_000044_VIDDMA_STAT</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="139">139</th><td><u>#define   <dfn class="macro" id="_M/G_000044_VIDDMA_STAT" data-ref="_M/G_000044_VIDDMA_STAT">G_000044_VIDDMA_STAT</dfn>(x)                      (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="140">140</th><td><u>#define   <dfn class="macro" id="_M/C_000044_VIDDMA_STAT" data-ref="_M/C_000044_VIDDMA_STAT">C_000044_VIDDMA_STAT</dfn>                         0x7FFFFFFF</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/R_00004C_BUS_CNTL" data-ref="_M/R_00004C_BUS_CNTL">R_00004C_BUS_CNTL</dfn>                            0x00004C</u></td></tr>
<tr><th id="142">142</th><td><u>#define   <dfn class="macro" id="_M/S_00004C_BUS_MASTER_DIS" data-ref="_M/S_00004C_BUS_MASTER_DIS">S_00004C_BUS_MASTER_DIS</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="143">143</th><td><u>#define   <dfn class="macro" id="_M/G_00004C_BUS_MASTER_DIS" data-ref="_M/G_00004C_BUS_MASTER_DIS">G_00004C_BUS_MASTER_DIS</dfn>(x)                   (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="144">144</th><td><u>#define   <dfn class="macro" id="_M/C_00004C_BUS_MASTER_DIS" data-ref="_M/C_00004C_BUS_MASTER_DIS">C_00004C_BUS_MASTER_DIS</dfn>                      0xFFFFBFFF</u></td></tr>
<tr><th id="145">145</th><td><u>#define   <dfn class="macro" id="_M/S_00004C_BUS_MSI_REARM" data-ref="_M/S_00004C_BUS_MSI_REARM">S_00004C_BUS_MSI_REARM</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="146">146</th><td><u>#define   <dfn class="macro" id="_M/G_00004C_BUS_MSI_REARM" data-ref="_M/G_00004C_BUS_MSI_REARM">G_00004C_BUS_MSI_REARM</dfn>(x)                    (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/C_00004C_BUS_MSI_REARM" data-ref="_M/C_00004C_BUS_MSI_REARM">C_00004C_BUS_MSI_REARM</dfn>                       0xFFEFFFFF</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/R_000070_MC_IND_INDEX" data-ref="_M/R_000070_MC_IND_INDEX">R_000070_MC_IND_INDEX</dfn>                        0x000070</u></td></tr>
<tr><th id="149">149</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_ADDR" data-ref="_M/S_000070_MC_IND_ADDR">S_000070_MC_IND_ADDR</dfn>(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_ADDR" data-ref="_M/G_000070_MC_IND_ADDR">G_000070_MC_IND_ADDR</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="151">151</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_ADDR" data-ref="_M/C_000070_MC_IND_ADDR">C_000070_MC_IND_ADDR</dfn>                         0xFFFF0000</u></td></tr>
<tr><th id="152">152</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_SEQ_RBS_0" data-ref="_M/S_000070_MC_IND_SEQ_RBS_0">S_000070_MC_IND_SEQ_RBS_0</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="153">153</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_SEQ_RBS_0" data-ref="_M/G_000070_MC_IND_SEQ_RBS_0">G_000070_MC_IND_SEQ_RBS_0</dfn>(x)                 (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="154">154</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_SEQ_RBS_0" data-ref="_M/C_000070_MC_IND_SEQ_RBS_0">C_000070_MC_IND_SEQ_RBS_0</dfn>                    0xFFFEFFFF</u></td></tr>
<tr><th id="155">155</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_SEQ_RBS_1" data-ref="_M/S_000070_MC_IND_SEQ_RBS_1">S_000070_MC_IND_SEQ_RBS_1</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="156">156</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_SEQ_RBS_1" data-ref="_M/G_000070_MC_IND_SEQ_RBS_1">G_000070_MC_IND_SEQ_RBS_1</dfn>(x)                 (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="157">157</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_SEQ_RBS_1" data-ref="_M/C_000070_MC_IND_SEQ_RBS_1">C_000070_MC_IND_SEQ_RBS_1</dfn>                    0xFFFDFFFF</u></td></tr>
<tr><th id="158">158</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_SEQ_RBS_2" data-ref="_M/S_000070_MC_IND_SEQ_RBS_2">S_000070_MC_IND_SEQ_RBS_2</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="159">159</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_SEQ_RBS_2" data-ref="_M/G_000070_MC_IND_SEQ_RBS_2">G_000070_MC_IND_SEQ_RBS_2</dfn>(x)                 (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="160">160</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_SEQ_RBS_2" data-ref="_M/C_000070_MC_IND_SEQ_RBS_2">C_000070_MC_IND_SEQ_RBS_2</dfn>                    0xFFFBFFFF</u></td></tr>
<tr><th id="161">161</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_SEQ_RBS_3" data-ref="_M/S_000070_MC_IND_SEQ_RBS_3">S_000070_MC_IND_SEQ_RBS_3</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="162">162</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_SEQ_RBS_3" data-ref="_M/G_000070_MC_IND_SEQ_RBS_3">G_000070_MC_IND_SEQ_RBS_3</dfn>(x)                 (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="163">163</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_SEQ_RBS_3" data-ref="_M/C_000070_MC_IND_SEQ_RBS_3">C_000070_MC_IND_SEQ_RBS_3</dfn>                    0xFFF7FFFF</u></td></tr>
<tr><th id="164">164</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_AIC_RBS" data-ref="_M/S_000070_MC_IND_AIC_RBS">S_000070_MC_IND_AIC_RBS</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="165">165</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_AIC_RBS" data-ref="_M/G_000070_MC_IND_AIC_RBS">G_000070_MC_IND_AIC_RBS</dfn>(x)                   (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="166">166</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_AIC_RBS" data-ref="_M/C_000070_MC_IND_AIC_RBS">C_000070_MC_IND_AIC_RBS</dfn>                      0xFFEFFFFF</u></td></tr>
<tr><th id="167">167</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_CITF_ARB0" data-ref="_M/S_000070_MC_IND_CITF_ARB0">S_000070_MC_IND_CITF_ARB0</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_CITF_ARB0" data-ref="_M/G_000070_MC_IND_CITF_ARB0">G_000070_MC_IND_CITF_ARB0</dfn>(x)                 (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_CITF_ARB0" data-ref="_M/C_000070_MC_IND_CITF_ARB0">C_000070_MC_IND_CITF_ARB0</dfn>                    0xFFDFFFFF</u></td></tr>
<tr><th id="170">170</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_CITF_ARB1" data-ref="_M/S_000070_MC_IND_CITF_ARB1">S_000070_MC_IND_CITF_ARB1</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="171">171</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_CITF_ARB1" data-ref="_M/G_000070_MC_IND_CITF_ARB1">G_000070_MC_IND_CITF_ARB1</dfn>(x)                 (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="172">172</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_CITF_ARB1" data-ref="_M/C_000070_MC_IND_CITF_ARB1">C_000070_MC_IND_CITF_ARB1</dfn>                    0xFFBFFFFF</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_WR_EN" data-ref="_M/S_000070_MC_IND_WR_EN">S_000070_MC_IND_WR_EN</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="174">174</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_WR_EN" data-ref="_M/G_000070_MC_IND_WR_EN">G_000070_MC_IND_WR_EN</dfn>(x)                     (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_WR_EN" data-ref="_M/C_000070_MC_IND_WR_EN">C_000070_MC_IND_WR_EN</dfn>                        0xFF7FFFFF</u></td></tr>
<tr><th id="176">176</th><td><u>#define   <dfn class="macro" id="_M/S_000070_MC_IND_RD_INV" data-ref="_M/S_000070_MC_IND_RD_INV">S_000070_MC_IND_RD_INV</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="177">177</th><td><u>#define   <dfn class="macro" id="_M/G_000070_MC_IND_RD_INV" data-ref="_M/G_000070_MC_IND_RD_INV">G_000070_MC_IND_RD_INV</dfn>(x)                    (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="178">178</th><td><u>#define   <dfn class="macro" id="_M/C_000070_MC_IND_RD_INV" data-ref="_M/C_000070_MC_IND_RD_INV">C_000070_MC_IND_RD_INV</dfn>                       0xFEFFFFFF</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/R_000074_MC_IND_DATA" data-ref="_M/R_000074_MC_IND_DATA">R_000074_MC_IND_DATA</dfn>                         0x000074</u></td></tr>
<tr><th id="180">180</th><td><u>#define   <dfn class="macro" id="_M/S_000074_MC_IND_DATA" data-ref="_M/S_000074_MC_IND_DATA">S_000074_MC_IND_DATA</dfn>(x)                      (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="181">181</th><td><u>#define   <dfn class="macro" id="_M/G_000074_MC_IND_DATA" data-ref="_M/G_000074_MC_IND_DATA">G_000074_MC_IND_DATA</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="182">182</th><td><u>#define   <dfn class="macro" id="_M/C_000074_MC_IND_DATA" data-ref="_M/C_000074_MC_IND_DATA">C_000074_MC_IND_DATA</dfn>                         0x00000000</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/R_0000F0_RBBM_SOFT_RESET" data-ref="_M/R_0000F0_RBBM_SOFT_RESET">R_0000F0_RBBM_SOFT_RESET</dfn>                     0x0000F0</u></td></tr>
<tr><th id="184">184</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CP" data-ref="_M/S_0000F0_SOFT_RESET_CP">S_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="185">185</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CP" data-ref="_M/G_0000F0_SOFT_RESET_CP">G_0000F0_SOFT_RESET_CP</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="186">186</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CP" data-ref="_M/C_0000F0_SOFT_RESET_CP">C_0000F0_SOFT_RESET_CP</dfn>                       0xFFFFFFFE</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HI" data-ref="_M/S_0000F0_SOFT_RESET_HI">S_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="188">188</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HI" data-ref="_M/G_0000F0_SOFT_RESET_HI">G_0000F0_SOFT_RESET_HI</dfn>(x)                    (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="189">189</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HI" data-ref="_M/C_0000F0_SOFT_RESET_HI">C_0000F0_SOFT_RESET_HI</dfn>                       0xFFFFFFFD</u></td></tr>
<tr><th id="190">190</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_VAP" data-ref="_M/S_0000F0_SOFT_RESET_VAP">S_0000F0_SOFT_RESET_VAP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="191">191</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_VAP" data-ref="_M/G_0000F0_SOFT_RESET_VAP">G_0000F0_SOFT_RESET_VAP</dfn>(x)                   (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_VAP" data-ref="_M/C_0000F0_SOFT_RESET_VAP">C_0000F0_SOFT_RESET_VAP</dfn>                      0xFFFFFFFB</u></td></tr>
<tr><th id="193">193</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RE" data-ref="_M/S_0000F0_SOFT_RESET_RE">S_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="194">194</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RE" data-ref="_M/G_0000F0_SOFT_RESET_RE">G_0000F0_SOFT_RESET_RE</dfn>(x)                    (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="195">195</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RE" data-ref="_M/C_0000F0_SOFT_RESET_RE">C_0000F0_SOFT_RESET_RE</dfn>                       0xFFFFFFF7</u></td></tr>
<tr><th id="196">196</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_PP" data-ref="_M/S_0000F0_SOFT_RESET_PP">S_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="197">197</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_PP" data-ref="_M/G_0000F0_SOFT_RESET_PP">G_0000F0_SOFT_RESET_PP</dfn>(x)                    (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="198">198</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_PP" data-ref="_M/C_0000F0_SOFT_RESET_PP">C_0000F0_SOFT_RESET_PP</dfn>                       0xFFFFFFEF</u></td></tr>
<tr><th id="199">199</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_E2" data-ref="_M/S_0000F0_SOFT_RESET_E2">S_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="200">200</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_E2" data-ref="_M/G_0000F0_SOFT_RESET_E2">G_0000F0_SOFT_RESET_E2</dfn>(x)                    (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="201">201</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_E2" data-ref="_M/C_0000F0_SOFT_RESET_E2">C_0000F0_SOFT_RESET_E2</dfn>                       0xFFFFFFDF</u></td></tr>
<tr><th id="202">202</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_RB" data-ref="_M/S_0000F0_SOFT_RESET_RB">S_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 6)</u></td></tr>
<tr><th id="203">203</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_RB" data-ref="_M/G_0000F0_SOFT_RESET_RB">G_0000F0_SOFT_RESET_RB</dfn>(x)                    (((x) &gt;&gt; 6) &amp; 0x1)</u></td></tr>
<tr><th id="204">204</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_RB" data-ref="_M/C_0000F0_SOFT_RESET_RB">C_0000F0_SOFT_RESET_RB</dfn>                       0xFFFFFFBF</u></td></tr>
<tr><th id="205">205</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_HDP" data-ref="_M/S_0000F0_SOFT_RESET_HDP">S_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 7)</u></td></tr>
<tr><th id="206">206</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_HDP" data-ref="_M/G_0000F0_SOFT_RESET_HDP">G_0000F0_SOFT_RESET_HDP</dfn>(x)                   (((x) &gt;&gt; 7) &amp; 0x1)</u></td></tr>
<tr><th id="207">207</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_HDP" data-ref="_M/C_0000F0_SOFT_RESET_HDP">C_0000F0_SOFT_RESET_HDP</dfn>                      0xFFFFFF7F</u></td></tr>
<tr><th id="208">208</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_MC" data-ref="_M/S_0000F0_SOFT_RESET_MC">S_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="209">209</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_MC" data-ref="_M/G_0000F0_SOFT_RESET_MC">G_0000F0_SOFT_RESET_MC</dfn>(x)                    (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="210">210</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_MC" data-ref="_M/C_0000F0_SOFT_RESET_MC">C_0000F0_SOFT_RESET_MC</dfn>                       0xFFFFFEFF</u></td></tr>
<tr><th id="211">211</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_AIC" data-ref="_M/S_0000F0_SOFT_RESET_AIC">S_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="212">212</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_AIC" data-ref="_M/G_0000F0_SOFT_RESET_AIC">G_0000F0_SOFT_RESET_AIC</dfn>(x)                   (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="213">213</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_AIC" data-ref="_M/C_0000F0_SOFT_RESET_AIC">C_0000F0_SOFT_RESET_AIC</dfn>                      0xFFFFFDFF</u></td></tr>
<tr><th id="214">214</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_VIP" data-ref="_M/S_0000F0_SOFT_RESET_VIP">S_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="215">215</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_VIP" data-ref="_M/G_0000F0_SOFT_RESET_VIP">G_0000F0_SOFT_RESET_VIP</dfn>(x)                   (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="216">216</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_VIP" data-ref="_M/C_0000F0_SOFT_RESET_VIP">C_0000F0_SOFT_RESET_VIP</dfn>                      0xFFFFFBFF</u></td></tr>
<tr><th id="217">217</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_DISP" data-ref="_M/S_0000F0_SOFT_RESET_DISP">S_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_DISP" data-ref="_M/G_0000F0_SOFT_RESET_DISP">G_0000F0_SOFT_RESET_DISP</dfn>(x)                  (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="219">219</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_DISP" data-ref="_M/C_0000F0_SOFT_RESET_DISP">C_0000F0_SOFT_RESET_DISP</dfn>                     0xFFFFF7FF</u></td></tr>
<tr><th id="220">220</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_CG" data-ref="_M/S_0000F0_SOFT_RESET_CG">S_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="221">221</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_CG" data-ref="_M/G_0000F0_SOFT_RESET_CG">G_0000F0_SOFT_RESET_CG</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="222">222</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_CG" data-ref="_M/C_0000F0_SOFT_RESET_CG">C_0000F0_SOFT_RESET_CG</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="223">223</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_GA" data-ref="_M/S_0000F0_SOFT_RESET_GA">S_0000F0_SOFT_RESET_GA</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="224">224</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_GA" data-ref="_M/G_0000F0_SOFT_RESET_GA">G_0000F0_SOFT_RESET_GA</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_GA" data-ref="_M/C_0000F0_SOFT_RESET_GA">C_0000F0_SOFT_RESET_GA</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="226">226</th><td><u>#define   <dfn class="macro" id="_M/S_0000F0_SOFT_RESET_IDCT" data-ref="_M/S_0000F0_SOFT_RESET_IDCT">S_0000F0_SOFT_RESET_IDCT</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="227">227</th><td><u>#define   <dfn class="macro" id="_M/G_0000F0_SOFT_RESET_IDCT" data-ref="_M/G_0000F0_SOFT_RESET_IDCT">G_0000F0_SOFT_RESET_IDCT</dfn>(x)                  (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="228">228</th><td><u>#define   <dfn class="macro" id="_M/C_0000F0_SOFT_RESET_IDCT" data-ref="_M/C_0000F0_SOFT_RESET_IDCT">C_0000F0_SOFT_RESET_IDCT</dfn>                     0xFFFFBFFF</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/R_000134_HDP_FB_LOCATION" data-ref="_M/R_000134_HDP_FB_LOCATION">R_000134_HDP_FB_LOCATION</dfn>                     0x000134</u></td></tr>
<tr><th id="230">230</th><td><u>#define   <dfn class="macro" id="_M/S_000134_HDP_FB_START" data-ref="_M/S_000134_HDP_FB_START">S_000134_HDP_FB_START</dfn>(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="231">231</th><td><u>#define   <dfn class="macro" id="_M/G_000134_HDP_FB_START" data-ref="_M/G_000134_HDP_FB_START">G_000134_HDP_FB_START</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="232">232</th><td><u>#define   <dfn class="macro" id="_M/C_000134_HDP_FB_START" data-ref="_M/C_000134_HDP_FB_START">C_000134_HDP_FB_START</dfn>                        0xFFFF0000</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/R_0007C0_CP_STAT" data-ref="_M/R_0007C0_CP_STAT">R_0007C0_CP_STAT</dfn>                             0x0007C0</u></td></tr>
<tr><th id="234">234</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MRU_BUSY" data-ref="_M/S_0007C0_MRU_BUSY">S_0007C0_MRU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="235">235</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MRU_BUSY" data-ref="_M/G_0007C0_MRU_BUSY">G_0007C0_MRU_BUSY</dfn>(x)                         (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="236">236</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MRU_BUSY" data-ref="_M/C_0007C0_MRU_BUSY">C_0007C0_MRU_BUSY</dfn>                            0xFFFFFFFE</u></td></tr>
<tr><th id="237">237</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_MWU_BUSY" data-ref="_M/S_0007C0_MWU_BUSY">S_0007C0_MWU_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="238">238</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_MWU_BUSY" data-ref="_M/G_0007C0_MWU_BUSY">G_0007C0_MWU_BUSY</dfn>(x)                         (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="239">239</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_MWU_BUSY" data-ref="_M/C_0007C0_MWU_BUSY">C_0007C0_MWU_BUSY</dfn>                            0xFFFFFFFD</u></td></tr>
<tr><th id="240">240</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RSIU_BUSY" data-ref="_M/S_0007C0_RSIU_BUSY">S_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 2)</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RSIU_BUSY" data-ref="_M/G_0007C0_RSIU_BUSY">G_0007C0_RSIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 2) &amp; 0x1)</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RSIU_BUSY" data-ref="_M/C_0007C0_RSIU_BUSY">C_0007C0_RSIU_BUSY</dfn>                           0xFFFFFFFB</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_RCIU_BUSY" data-ref="_M/S_0007C0_RCIU_BUSY">S_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 3)</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_RCIU_BUSY" data-ref="_M/G_0007C0_RCIU_BUSY">G_0007C0_RCIU_BUSY</dfn>(x)                        (((x) &gt;&gt; 3) &amp; 0x1)</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_RCIU_BUSY" data-ref="_M/C_0007C0_RCIU_BUSY">C_0007C0_RCIU_BUSY</dfn>                           0xFFFFFFF7</u></td></tr>
<tr><th id="246">246</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSF_PRIMARY_BUSY">S_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="247">247</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSF_PRIMARY_BUSY">G_0007C0_CSF_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="248">248</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSF_PRIMARY_BUSY">C_0007C0_CSF_PRIMARY_BUSY</dfn>                    0xFFFFFDFF</u></td></tr>
<tr><th id="249">249</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSF_INDIRECT_BUSY">S_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="250">250</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSF_INDIRECT_BUSY">G_0007C0_CSF_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="251">251</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSF_INDIRECT_BUSY">C_0007C0_CSF_INDIRECT_BUSY</dfn>                   0xFFFFFBFF</u></td></tr>
<tr><th id="252">252</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/S_0007C0_CSQ_PRIMARY_BUSY">S_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="253">253</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/G_0007C0_CSQ_PRIMARY_BUSY">G_0007C0_CSQ_PRIMARY_BUSY</dfn>(x)                 (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="254">254</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_PRIMARY_BUSY" data-ref="_M/C_0007C0_CSQ_PRIMARY_BUSY">C_0007C0_CSQ_PRIMARY_BUSY</dfn>                    0xFFFFF7FF</u></td></tr>
<tr><th id="255">255</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/S_0007C0_CSQ_INDIRECT_BUSY">S_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="256">256</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/G_0007C0_CSQ_INDIRECT_BUSY">G_0007C0_CSQ_INDIRECT_BUSY</dfn>(x)                (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="257">257</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_INDIRECT_BUSY" data-ref="_M/C_0007C0_CSQ_INDIRECT_BUSY">C_0007C0_CSQ_INDIRECT_BUSY</dfn>                   0xFFFFEFFF</u></td></tr>
<tr><th id="258">258</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSI_BUSY" data-ref="_M/S_0007C0_CSI_BUSY">S_0007C0_CSI_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="259">259</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSI_BUSY" data-ref="_M/G_0007C0_CSI_BUSY">G_0007C0_CSI_BUSY</dfn>(x)                         (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="260">260</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSI_BUSY" data-ref="_M/C_0007C0_CSI_BUSY">C_0007C0_CSI_BUSY</dfn>                            0xFFFFDFFF</u></td></tr>
<tr><th id="261">261</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/S_0007C0_CSF_INDIRECT2_BUSY">S_0007C0_CSF_INDIRECT2_BUSY</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="262">262</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/G_0007C0_CSF_INDIRECT2_BUSY">G_0007C0_CSF_INDIRECT2_BUSY</dfn>(x)               (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="263">263</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSF_INDIRECT2_BUSY" data-ref="_M/C_0007C0_CSF_INDIRECT2_BUSY">C_0007C0_CSF_INDIRECT2_BUSY</dfn>                  0xFFFFBFFF</u></td></tr>
<tr><th id="264">264</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/S_0007C0_CSQ_INDIRECT2_BUSY">S_0007C0_CSQ_INDIRECT2_BUSY</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="265">265</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/G_0007C0_CSQ_INDIRECT2_BUSY">G_0007C0_CSQ_INDIRECT2_BUSY</dfn>(x)               (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="266">266</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CSQ_INDIRECT2_BUSY" data-ref="_M/C_0007C0_CSQ_INDIRECT2_BUSY">C_0007C0_CSQ_INDIRECT2_BUSY</dfn>                  0xFFFF7FFF</u></td></tr>
<tr><th id="267">267</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_GUIDMA_BUSY" data-ref="_M/S_0007C0_GUIDMA_BUSY">S_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="268">268</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_GUIDMA_BUSY" data-ref="_M/G_0007C0_GUIDMA_BUSY">G_0007C0_GUIDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="269">269</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_GUIDMA_BUSY" data-ref="_M/C_0007C0_GUIDMA_BUSY">C_0007C0_GUIDMA_BUSY</dfn>                         0xEFFFFFFF</u></td></tr>
<tr><th id="270">270</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_VIDDMA_BUSY" data-ref="_M/S_0007C0_VIDDMA_BUSY">S_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="271">271</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_VIDDMA_BUSY" data-ref="_M/G_0007C0_VIDDMA_BUSY">G_0007C0_VIDDMA_BUSY</dfn>(x)                      (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_VIDDMA_BUSY" data-ref="_M/C_0007C0_VIDDMA_BUSY">C_0007C0_VIDDMA_BUSY</dfn>                         0xDFFFFFFF</u></td></tr>
<tr><th id="273">273</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CMDSTRM_BUSY" data-ref="_M/S_0007C0_CMDSTRM_BUSY">S_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="274">274</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CMDSTRM_BUSY" data-ref="_M/G_0007C0_CMDSTRM_BUSY">G_0007C0_CMDSTRM_BUSY</dfn>(x)                     (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="275">275</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CMDSTRM_BUSY" data-ref="_M/C_0007C0_CMDSTRM_BUSY">C_0007C0_CMDSTRM_BUSY</dfn>                        0xBFFFFFFF</u></td></tr>
<tr><th id="276">276</th><td><u>#define   <dfn class="macro" id="_M/S_0007C0_CP_BUSY" data-ref="_M/S_0007C0_CP_BUSY">S_0007C0_CP_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="277">277</th><td><u>#define   <dfn class="macro" id="_M/G_0007C0_CP_BUSY" data-ref="_M/G_0007C0_CP_BUSY">G_0007C0_CP_BUSY</dfn>(x)                          (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="278">278</th><td><u>#define   <dfn class="macro" id="_M/C_0007C0_CP_BUSY" data-ref="_M/C_0007C0_CP_BUSY">C_0007C0_CP_BUSY</dfn>                             0x7FFFFFFF</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/R_000E40_RBBM_STATUS" data-ref="_M/R_000E40_RBBM_STATUS">R_000E40_RBBM_STATUS</dfn>                         0x000E40</u></td></tr>
<tr><th id="280">280</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CMDFIFO_AVAIL" data-ref="_M/S_000E40_CMDFIFO_AVAIL">S_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &amp; 0x7F) &lt;&lt; 0)</u></td></tr>
<tr><th id="281">281</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CMDFIFO_AVAIL" data-ref="_M/G_000E40_CMDFIFO_AVAIL">G_000E40_CMDFIFO_AVAIL</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0x7F)</u></td></tr>
<tr><th id="282">282</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CMDFIFO_AVAIL" data-ref="_M/C_000E40_CMDFIFO_AVAIL">C_000E40_CMDFIFO_AVAIL</dfn>                       0xFFFFFF80</u></td></tr>
<tr><th id="283">283</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_ON_RBB" data-ref="_M/S_000E40_HIRQ_ON_RBB">S_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="284">284</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_ON_RBB" data-ref="_M/G_000E40_HIRQ_ON_RBB">G_000E40_HIRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="285">285</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_ON_RBB" data-ref="_M/C_000E40_HIRQ_ON_RBB">C_000E40_HIRQ_ON_RBB</dfn>                         0xFFFFFEFF</u></td></tr>
<tr><th id="286">286</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_ON_RBB" data-ref="_M/S_000E40_CPRQ_ON_RBB">S_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 9)</u></td></tr>
<tr><th id="287">287</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_ON_RBB" data-ref="_M/G_000E40_CPRQ_ON_RBB">G_000E40_CPRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 9) &amp; 0x1)</u></td></tr>
<tr><th id="288">288</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_ON_RBB" data-ref="_M/C_000E40_CPRQ_ON_RBB">C_000E40_CPRQ_ON_RBB</dfn>                         0xFFFFFDFF</u></td></tr>
<tr><th id="289">289</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_ON_RBB" data-ref="_M/S_000E40_CFRQ_ON_RBB">S_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="290">290</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_ON_RBB" data-ref="_M/G_000E40_CFRQ_ON_RBB">G_000E40_CFRQ_ON_RBB</dfn>(x)                      (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="291">291</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_ON_RBB" data-ref="_M/C_000E40_CFRQ_ON_RBB">C_000E40_CFRQ_ON_RBB</dfn>                         0xFFFFFBFF</u></td></tr>
<tr><th id="292">292</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_HIRQ_IN_RTBUF" data-ref="_M/S_000E40_HIRQ_IN_RTBUF">S_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 11)</u></td></tr>
<tr><th id="293">293</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_HIRQ_IN_RTBUF" data-ref="_M/G_000E40_HIRQ_IN_RTBUF">G_000E40_HIRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 11) &amp; 0x1)</u></td></tr>
<tr><th id="294">294</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_HIRQ_IN_RTBUF" data-ref="_M/C_000E40_HIRQ_IN_RTBUF">C_000E40_HIRQ_IN_RTBUF</dfn>                       0xFFFFF7FF</u></td></tr>
<tr><th id="295">295</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CPRQ_IN_RTBUF" data-ref="_M/S_000E40_CPRQ_IN_RTBUF">S_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="296">296</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CPRQ_IN_RTBUF" data-ref="_M/G_000E40_CPRQ_IN_RTBUF">G_000E40_CPRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="297">297</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CPRQ_IN_RTBUF" data-ref="_M/C_000E40_CPRQ_IN_RTBUF">C_000E40_CPRQ_IN_RTBUF</dfn>                       0xFFFFEFFF</u></td></tr>
<tr><th id="298">298</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CFRQ_IN_RTBUF" data-ref="_M/S_000E40_CFRQ_IN_RTBUF">S_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &amp; 0x1) &lt;&lt; 13)</u></td></tr>
<tr><th id="299">299</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CFRQ_IN_RTBUF" data-ref="_M/G_000E40_CFRQ_IN_RTBUF">G_000E40_CFRQ_IN_RTBUF</dfn>(x)                    (((x) &gt;&gt; 13) &amp; 0x1)</u></td></tr>
<tr><th id="300">300</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CFRQ_IN_RTBUF" data-ref="_M/C_000E40_CFRQ_IN_RTBUF">C_000E40_CFRQ_IN_RTBUF</dfn>                       0xFFFFDFFF</u></td></tr>
<tr><th id="301">301</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CF_PIPE_BUSY" data-ref="_M/S_000E40_CF_PIPE_BUSY">S_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="302">302</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CF_PIPE_BUSY" data-ref="_M/G_000E40_CF_PIPE_BUSY">G_000E40_CF_PIPE_BUSY</dfn>(x)                     (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="303">303</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CF_PIPE_BUSY" data-ref="_M/C_000E40_CF_PIPE_BUSY">C_000E40_CF_PIPE_BUSY</dfn>                        0xFFFFBFFF</u></td></tr>
<tr><th id="304">304</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_ENG_EV_BUSY" data-ref="_M/S_000E40_ENG_EV_BUSY">S_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &amp; 0x1) &lt;&lt; 15)</u></td></tr>
<tr><th id="305">305</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_ENG_EV_BUSY" data-ref="_M/G_000E40_ENG_EV_BUSY">G_000E40_ENG_EV_BUSY</dfn>(x)                      (((x) &gt;&gt; 15) &amp; 0x1)</u></td></tr>
<tr><th id="306">306</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_ENG_EV_BUSY" data-ref="_M/C_000E40_ENG_EV_BUSY">C_000E40_ENG_EV_BUSY</dfn>                         0xFFFF7FFF</u></td></tr>
<tr><th id="307">307</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CP_CMDSTRM_BUSY" data-ref="_M/S_000E40_CP_CMDSTRM_BUSY">S_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="308">308</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CP_CMDSTRM_BUSY" data-ref="_M/G_000E40_CP_CMDSTRM_BUSY">G_000E40_CP_CMDSTRM_BUSY</dfn>(x)                  (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="309">309</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CP_CMDSTRM_BUSY" data-ref="_M/C_000E40_CP_CMDSTRM_BUSY">C_000E40_CP_CMDSTRM_BUSY</dfn>                     0xFFFEFFFF</u></td></tr>
<tr><th id="310">310</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_E2_BUSY" data-ref="_M/S_000E40_E2_BUSY">S_000E40_E2_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="311">311</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_E2_BUSY" data-ref="_M/G_000E40_E2_BUSY">G_000E40_E2_BUSY</dfn>(x)                          (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="312">312</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_E2_BUSY" data-ref="_M/C_000E40_E2_BUSY">C_000E40_E2_BUSY</dfn>                             0xFFFDFFFF</u></td></tr>
<tr><th id="313">313</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB2D_BUSY" data-ref="_M/S_000E40_RB2D_BUSY">S_000E40_RB2D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="314">314</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB2D_BUSY" data-ref="_M/G_000E40_RB2D_BUSY">G_000E40_RB2D_BUSY</dfn>(x)                        (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="315">315</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB2D_BUSY" data-ref="_M/C_000E40_RB2D_BUSY">C_000E40_RB2D_BUSY</dfn>                           0xFFFBFFFF</u></td></tr>
<tr><th id="316">316</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RB3D_BUSY" data-ref="_M/S_000E40_RB3D_BUSY">S_000E40_RB3D_BUSY</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="317">317</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RB3D_BUSY" data-ref="_M/G_000E40_RB3D_BUSY">G_000E40_RB3D_BUSY</dfn>(x)                        (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="318">318</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RB3D_BUSY" data-ref="_M/C_000E40_RB3D_BUSY">C_000E40_RB3D_BUSY</dfn>                           0xFFF7FFFF</u></td></tr>
<tr><th id="319">319</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_VAP_BUSY" data-ref="_M/S_000E40_VAP_BUSY">S_000E40_VAP_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="320">320</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_VAP_BUSY" data-ref="_M/G_000E40_VAP_BUSY">G_000E40_VAP_BUSY</dfn>(x)                         (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="321">321</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_VAP_BUSY" data-ref="_M/C_000E40_VAP_BUSY">C_000E40_VAP_BUSY</dfn>                            0xFFEFFFFF</u></td></tr>
<tr><th id="322">322</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_RE_BUSY" data-ref="_M/S_000E40_RE_BUSY">S_000E40_RE_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 21)</u></td></tr>
<tr><th id="323">323</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_RE_BUSY" data-ref="_M/G_000E40_RE_BUSY">G_000E40_RE_BUSY</dfn>(x)                          (((x) &gt;&gt; 21) &amp; 0x1)</u></td></tr>
<tr><th id="324">324</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_RE_BUSY" data-ref="_M/C_000E40_RE_BUSY">C_000E40_RE_BUSY</dfn>                             0xFFDFFFFF</u></td></tr>
<tr><th id="325">325</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TAM_BUSY" data-ref="_M/S_000E40_TAM_BUSY">S_000E40_TAM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 22)</u></td></tr>
<tr><th id="326">326</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TAM_BUSY" data-ref="_M/G_000E40_TAM_BUSY">G_000E40_TAM_BUSY</dfn>(x)                         (((x) &gt;&gt; 22) &amp; 0x1)</u></td></tr>
<tr><th id="327">327</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TAM_BUSY" data-ref="_M/C_000E40_TAM_BUSY">C_000E40_TAM_BUSY</dfn>                            0xFFBFFFFF</u></td></tr>
<tr><th id="328">328</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TDM_BUSY" data-ref="_M/S_000E40_TDM_BUSY">S_000E40_TDM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 23)</u></td></tr>
<tr><th id="329">329</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TDM_BUSY" data-ref="_M/G_000E40_TDM_BUSY">G_000E40_TDM_BUSY</dfn>(x)                         (((x) &gt;&gt; 23) &amp; 0x1)</u></td></tr>
<tr><th id="330">330</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TDM_BUSY" data-ref="_M/C_000E40_TDM_BUSY">C_000E40_TDM_BUSY</dfn>                            0xFF7FFFFF</u></td></tr>
<tr><th id="331">331</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_PB_BUSY" data-ref="_M/S_000E40_PB_BUSY">S_000E40_PB_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="332">332</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_PB_BUSY" data-ref="_M/G_000E40_PB_BUSY">G_000E40_PB_BUSY</dfn>(x)                          (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="333">333</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_PB_BUSY" data-ref="_M/C_000E40_PB_BUSY">C_000E40_PB_BUSY</dfn>                             0xFEFFFFFF</u></td></tr>
<tr><th id="334">334</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_TIM_BUSY" data-ref="_M/S_000E40_TIM_BUSY">S_000E40_TIM_BUSY</dfn>(x)                         (((x) &amp; 0x1) &lt;&lt; 25)</u></td></tr>
<tr><th id="335">335</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_TIM_BUSY" data-ref="_M/G_000E40_TIM_BUSY">G_000E40_TIM_BUSY</dfn>(x)                         (((x) &gt;&gt; 25) &amp; 0x1)</u></td></tr>
<tr><th id="336">336</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_TIM_BUSY" data-ref="_M/C_000E40_TIM_BUSY">C_000E40_TIM_BUSY</dfn>                            0xFDFFFFFF</u></td></tr>
<tr><th id="337">337</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_GA_BUSY" data-ref="_M/S_000E40_GA_BUSY">S_000E40_GA_BUSY</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="338">338</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_GA_BUSY" data-ref="_M/G_000E40_GA_BUSY">G_000E40_GA_BUSY</dfn>(x)                          (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="339">339</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_GA_BUSY" data-ref="_M/C_000E40_GA_BUSY">C_000E40_GA_BUSY</dfn>                             0xFBFFFFFF</u></td></tr>
<tr><th id="340">340</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_CBA2D_BUSY" data-ref="_M/S_000E40_CBA2D_BUSY">S_000E40_CBA2D_BUSY</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 27)</u></td></tr>
<tr><th id="341">341</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_CBA2D_BUSY" data-ref="_M/G_000E40_CBA2D_BUSY">G_000E40_CBA2D_BUSY</dfn>(x)                       (((x) &gt;&gt; 27) &amp; 0x1)</u></td></tr>
<tr><th id="342">342</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_CBA2D_BUSY" data-ref="_M/C_000E40_CBA2D_BUSY">C_000E40_CBA2D_BUSY</dfn>                          0xF7FFFFFF</u></td></tr>
<tr><th id="343">343</th><td><u>#define   <dfn class="macro" id="_M/S_000E40_GUI_ACTIVE" data-ref="_M/S_000E40_GUI_ACTIVE">S_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="344">344</th><td><u>#define   <dfn class="macro" id="_M/G_000E40_GUI_ACTIVE" data-ref="_M/G_000E40_GUI_ACTIVE">G_000E40_GUI_ACTIVE</dfn>(x)                       (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="345">345</th><td><u>#define   <dfn class="macro" id="_M/C_000E40_GUI_ACTIVE" data-ref="_M/C_000E40_GUI_ACTIVE">C_000E40_GUI_ACTIVE</dfn>                          0x7FFFFFFF</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/R_0060A4_D1CRTC_STATUS_FRAME_COUNT" data-ref="_M/R_0060A4_D1CRTC_STATUS_FRAME_COUNT">R_0060A4_D1CRTC_STATUS_FRAME_COUNT</dfn>           0x0060A4</u></td></tr>
<tr><th id="347">347</th><td><u>#define   <dfn class="macro" id="_M/S_0060A4_D1CRTC_FRAME_COUNT" data-ref="_M/S_0060A4_D1CRTC_FRAME_COUNT">S_0060A4_D1CRTC_FRAME_COUNT</dfn>(x)               (((x) &amp; 0xFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="348">348</th><td><u>#define   <dfn class="macro" id="_M/G_0060A4_D1CRTC_FRAME_COUNT" data-ref="_M/G_0060A4_D1CRTC_FRAME_COUNT">G_0060A4_D1CRTC_FRAME_COUNT</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0xFFFFFF)</u></td></tr>
<tr><th id="349">349</th><td><u>#define   <dfn class="macro" id="_M/C_0060A4_D1CRTC_FRAME_COUNT" data-ref="_M/C_0060A4_D1CRTC_FRAME_COUNT">C_0060A4_D1CRTC_FRAME_COUNT</dfn>                  0xFF000000</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/R_006534_D1MODE_VBLANK_STATUS" data-ref="_M/R_006534_D1MODE_VBLANK_STATUS">R_006534_D1MODE_VBLANK_STATUS</dfn>                0x006534</u></td></tr>
<tr><th id="351">351</th><td><u>#define   <dfn class="macro" id="_M/S_006534_D1MODE_VBLANK_OCCURRED" data-ref="_M/S_006534_D1MODE_VBLANK_OCCURRED">S_006534_D1MODE_VBLANK_OCCURRED</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="352">352</th><td><u>#define   <dfn class="macro" id="_M/G_006534_D1MODE_VBLANK_OCCURRED" data-ref="_M/G_006534_D1MODE_VBLANK_OCCURRED">G_006534_D1MODE_VBLANK_OCCURRED</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="353">353</th><td><u>#define   <dfn class="macro" id="_M/C_006534_D1MODE_VBLANK_OCCURRED" data-ref="_M/C_006534_D1MODE_VBLANK_OCCURRED">C_006534_D1MODE_VBLANK_OCCURRED</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="354">354</th><td><u>#define   <dfn class="macro" id="_M/S_006534_D1MODE_VBLANK_ACK" data-ref="_M/S_006534_D1MODE_VBLANK_ACK">S_006534_D1MODE_VBLANK_ACK</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="355">355</th><td><u>#define   <dfn class="macro" id="_M/G_006534_D1MODE_VBLANK_ACK" data-ref="_M/G_006534_D1MODE_VBLANK_ACK">G_006534_D1MODE_VBLANK_ACK</dfn>(x)                (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="356">356</th><td><u>#define   <dfn class="macro" id="_M/C_006534_D1MODE_VBLANK_ACK" data-ref="_M/C_006534_D1MODE_VBLANK_ACK">C_006534_D1MODE_VBLANK_ACK</dfn>                   0xFFFFFFEF</u></td></tr>
<tr><th id="357">357</th><td><u>#define   <dfn class="macro" id="_M/S_006534_D1MODE_VBLANK_STAT" data-ref="_M/S_006534_D1MODE_VBLANK_STAT">S_006534_D1MODE_VBLANK_STAT</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="358">358</th><td><u>#define   <dfn class="macro" id="_M/G_006534_D1MODE_VBLANK_STAT" data-ref="_M/G_006534_D1MODE_VBLANK_STAT">G_006534_D1MODE_VBLANK_STAT</dfn>(x)               (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="359">359</th><td><u>#define   <dfn class="macro" id="_M/C_006534_D1MODE_VBLANK_STAT" data-ref="_M/C_006534_D1MODE_VBLANK_STAT">C_006534_D1MODE_VBLANK_STAT</dfn>                  0xFFFFEFFF</u></td></tr>
<tr><th id="360">360</th><td><u>#define   <dfn class="macro" id="_M/S_006534_D1MODE_VBLANK_INTERRUPT" data-ref="_M/S_006534_D1MODE_VBLANK_INTERRUPT">S_006534_D1MODE_VBLANK_INTERRUPT</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="361">361</th><td><u>#define   <dfn class="macro" id="_M/G_006534_D1MODE_VBLANK_INTERRUPT" data-ref="_M/G_006534_D1MODE_VBLANK_INTERRUPT">G_006534_D1MODE_VBLANK_INTERRUPT</dfn>(x)          (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="362">362</th><td><u>#define   <dfn class="macro" id="_M/C_006534_D1MODE_VBLANK_INTERRUPT" data-ref="_M/C_006534_D1MODE_VBLANK_INTERRUPT">C_006534_D1MODE_VBLANK_INTERRUPT</dfn>             0xFFFEFFFF</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/R_006540_DxMODE_INT_MASK" data-ref="_M/R_006540_DxMODE_INT_MASK">R_006540_DxMODE_INT_MASK</dfn>                     0x006540</u></td></tr>
<tr><th id="364">364</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D1MODE_VBLANK_INT_MASK" data-ref="_M/S_006540_D1MODE_VBLANK_INT_MASK">S_006540_D1MODE_VBLANK_INT_MASK</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="365">365</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D1MODE_VBLANK_INT_MASK" data-ref="_M/G_006540_D1MODE_VBLANK_INT_MASK">G_006540_D1MODE_VBLANK_INT_MASK</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="366">366</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D1MODE_VBLANK_INT_MASK" data-ref="_M/C_006540_D1MODE_VBLANK_INT_MASK">C_006540_D1MODE_VBLANK_INT_MASK</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="367">367</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D1MODE_VLINE_INT_MASK" data-ref="_M/S_006540_D1MODE_VLINE_INT_MASK">S_006540_D1MODE_VLINE_INT_MASK</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="368">368</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D1MODE_VLINE_INT_MASK" data-ref="_M/G_006540_D1MODE_VLINE_INT_MASK">G_006540_D1MODE_VLINE_INT_MASK</dfn>(x)            (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="369">369</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D1MODE_VLINE_INT_MASK" data-ref="_M/C_006540_D1MODE_VLINE_INT_MASK">C_006540_D1MODE_VLINE_INT_MASK</dfn>               0xFFFFFFEF</u></td></tr>
<tr><th id="370">370</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D2MODE_VBLANK_INT_MASK" data-ref="_M/S_006540_D2MODE_VBLANK_INT_MASK">S_006540_D2MODE_VBLANK_INT_MASK</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="371">371</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D2MODE_VBLANK_INT_MASK" data-ref="_M/G_006540_D2MODE_VBLANK_INT_MASK">G_006540_D2MODE_VBLANK_INT_MASK</dfn>(x)           (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="372">372</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D2MODE_VBLANK_INT_MASK" data-ref="_M/C_006540_D2MODE_VBLANK_INT_MASK">C_006540_D2MODE_VBLANK_INT_MASK</dfn>              0xFFFFFEFF</u></td></tr>
<tr><th id="373">373</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D2MODE_VLINE_INT_MASK" data-ref="_M/S_006540_D2MODE_VLINE_INT_MASK">S_006540_D2MODE_VLINE_INT_MASK</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="374">374</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D2MODE_VLINE_INT_MASK" data-ref="_M/G_006540_D2MODE_VLINE_INT_MASK">G_006540_D2MODE_VLINE_INT_MASK</dfn>(x)            (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="375">375</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D2MODE_VLINE_INT_MASK" data-ref="_M/C_006540_D2MODE_VLINE_INT_MASK">C_006540_D2MODE_VLINE_INT_MASK</dfn>               0xFFFFEFFF</u></td></tr>
<tr><th id="376">376</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D1MODE_VBLANK_CP_SEL" data-ref="_M/S_006540_D1MODE_VBLANK_CP_SEL">S_006540_D1MODE_VBLANK_CP_SEL</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 30)</u></td></tr>
<tr><th id="377">377</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D1MODE_VBLANK_CP_SEL" data-ref="_M/G_006540_D1MODE_VBLANK_CP_SEL">G_006540_D1MODE_VBLANK_CP_SEL</dfn>(x)             (((x) &gt;&gt; 30) &amp; 0x1)</u></td></tr>
<tr><th id="378">378</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D1MODE_VBLANK_CP_SEL" data-ref="_M/C_006540_D1MODE_VBLANK_CP_SEL">C_006540_D1MODE_VBLANK_CP_SEL</dfn>                0xBFFFFFFF</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/S_006540_D2MODE_VBLANK_CP_SEL" data-ref="_M/S_006540_D2MODE_VBLANK_CP_SEL">S_006540_D2MODE_VBLANK_CP_SEL</dfn>(x)             (((x) &amp; 0x1) &lt;&lt; 31)</u></td></tr>
<tr><th id="380">380</th><td><u>#define   <dfn class="macro" id="_M/G_006540_D2MODE_VBLANK_CP_SEL" data-ref="_M/G_006540_D2MODE_VBLANK_CP_SEL">G_006540_D2MODE_VBLANK_CP_SEL</dfn>(x)             (((x) &gt;&gt; 31) &amp; 0x1)</u></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/C_006540_D2MODE_VBLANK_CP_SEL" data-ref="_M/C_006540_D2MODE_VBLANK_CP_SEL">C_006540_D2MODE_VBLANK_CP_SEL</dfn>                0x7FFFFFFF</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/R_0068A4_D2CRTC_STATUS_FRAME_COUNT" data-ref="_M/R_0068A4_D2CRTC_STATUS_FRAME_COUNT">R_0068A4_D2CRTC_STATUS_FRAME_COUNT</dfn>           0x0068A4</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/S_0068A4_D2CRTC_FRAME_COUNT" data-ref="_M/S_0068A4_D2CRTC_FRAME_COUNT">S_0068A4_D2CRTC_FRAME_COUNT</dfn>(x)               (((x) &amp; 0xFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="384">384</th><td><u>#define   <dfn class="macro" id="_M/G_0068A4_D2CRTC_FRAME_COUNT" data-ref="_M/G_0068A4_D2CRTC_FRAME_COUNT">G_0068A4_D2CRTC_FRAME_COUNT</dfn>(x)               (((x) &gt;&gt; 0) &amp; 0xFFFFFF)</u></td></tr>
<tr><th id="385">385</th><td><u>#define   <dfn class="macro" id="_M/C_0068A4_D2CRTC_FRAME_COUNT" data-ref="_M/C_0068A4_D2CRTC_FRAME_COUNT">C_0068A4_D2CRTC_FRAME_COUNT</dfn>                  0xFF000000</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/R_006D34_D2MODE_VBLANK_STATUS" data-ref="_M/R_006D34_D2MODE_VBLANK_STATUS">R_006D34_D2MODE_VBLANK_STATUS</dfn>                0x006D34</u></td></tr>
<tr><th id="387">387</th><td><u>#define   <dfn class="macro" id="_M/S_006D34_D2MODE_VBLANK_OCCURRED" data-ref="_M/S_006D34_D2MODE_VBLANK_OCCURRED">S_006D34_D2MODE_VBLANK_OCCURRED</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="388">388</th><td><u>#define   <dfn class="macro" id="_M/G_006D34_D2MODE_VBLANK_OCCURRED" data-ref="_M/G_006D34_D2MODE_VBLANK_OCCURRED">G_006D34_D2MODE_VBLANK_OCCURRED</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="389">389</th><td><u>#define   <dfn class="macro" id="_M/C_006D34_D2MODE_VBLANK_OCCURRED" data-ref="_M/C_006D34_D2MODE_VBLANK_OCCURRED">C_006D34_D2MODE_VBLANK_OCCURRED</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="390">390</th><td><u>#define   <dfn class="macro" id="_M/S_006D34_D2MODE_VBLANK_ACK" data-ref="_M/S_006D34_D2MODE_VBLANK_ACK">S_006D34_D2MODE_VBLANK_ACK</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="391">391</th><td><u>#define   <dfn class="macro" id="_M/G_006D34_D2MODE_VBLANK_ACK" data-ref="_M/G_006D34_D2MODE_VBLANK_ACK">G_006D34_D2MODE_VBLANK_ACK</dfn>(x)                (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="392">392</th><td><u>#define   <dfn class="macro" id="_M/C_006D34_D2MODE_VBLANK_ACK" data-ref="_M/C_006D34_D2MODE_VBLANK_ACK">C_006D34_D2MODE_VBLANK_ACK</dfn>                   0xFFFFFFEF</u></td></tr>
<tr><th id="393">393</th><td><u>#define   <dfn class="macro" id="_M/S_006D34_D2MODE_VBLANK_STAT" data-ref="_M/S_006D34_D2MODE_VBLANK_STAT">S_006D34_D2MODE_VBLANK_STAT</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="394">394</th><td><u>#define   <dfn class="macro" id="_M/G_006D34_D2MODE_VBLANK_STAT" data-ref="_M/G_006D34_D2MODE_VBLANK_STAT">G_006D34_D2MODE_VBLANK_STAT</dfn>(x)               (((x) &gt;&gt; 12) &amp; 0x1)</u></td></tr>
<tr><th id="395">395</th><td><u>#define   <dfn class="macro" id="_M/C_006D34_D2MODE_VBLANK_STAT" data-ref="_M/C_006D34_D2MODE_VBLANK_STAT">C_006D34_D2MODE_VBLANK_STAT</dfn>                  0xFFFFEFFF</u></td></tr>
<tr><th id="396">396</th><td><u>#define   <dfn class="macro" id="_M/S_006D34_D2MODE_VBLANK_INTERRUPT" data-ref="_M/S_006D34_D2MODE_VBLANK_INTERRUPT">S_006D34_D2MODE_VBLANK_INTERRUPT</dfn>(x)          (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="397">397</th><td><u>#define   <dfn class="macro" id="_M/G_006D34_D2MODE_VBLANK_INTERRUPT" data-ref="_M/G_006D34_D2MODE_VBLANK_INTERRUPT">G_006D34_D2MODE_VBLANK_INTERRUPT</dfn>(x)          (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="398">398</th><td><u>#define   <dfn class="macro" id="_M/C_006D34_D2MODE_VBLANK_INTERRUPT" data-ref="_M/C_006D34_D2MODE_VBLANK_INTERRUPT">C_006D34_D2MODE_VBLANK_INTERRUPT</dfn>             0xFFFEFFFF</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/R_007EDC_DISP_INTERRUPT_STATUS" data-ref="_M/R_007EDC_DISP_INTERRUPT_STATUS">R_007EDC_DISP_INTERRUPT_STATUS</dfn>               0x007EDC</u></td></tr>
<tr><th id="400">400</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_LB_D1_VBLANK_INTERRUPT" data-ref="_M/S_007EDC_LB_D1_VBLANK_INTERRUPT">S_007EDC_LB_D1_VBLANK_INTERRUPT</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 4)</u></td></tr>
<tr><th id="401">401</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_LB_D1_VBLANK_INTERRUPT" data-ref="_M/G_007EDC_LB_D1_VBLANK_INTERRUPT">G_007EDC_LB_D1_VBLANK_INTERRUPT</dfn>(x)           (((x) &gt;&gt; 4) &amp; 0x1)</u></td></tr>
<tr><th id="402">402</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_LB_D1_VBLANK_INTERRUPT" data-ref="_M/C_007EDC_LB_D1_VBLANK_INTERRUPT">C_007EDC_LB_D1_VBLANK_INTERRUPT</dfn>              0xFFFFFFEF</u></td></tr>
<tr><th id="403">403</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_LB_D2_VBLANK_INTERRUPT" data-ref="_M/S_007EDC_LB_D2_VBLANK_INTERRUPT">S_007EDC_LB_D2_VBLANK_INTERRUPT</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 5)</u></td></tr>
<tr><th id="404">404</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_LB_D2_VBLANK_INTERRUPT" data-ref="_M/G_007EDC_LB_D2_VBLANK_INTERRUPT">G_007EDC_LB_D2_VBLANK_INTERRUPT</dfn>(x)           (((x) &gt;&gt; 5) &amp; 0x1)</u></td></tr>
<tr><th id="405">405</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_LB_D2_VBLANK_INTERRUPT" data-ref="_M/C_007EDC_LB_D2_VBLANK_INTERRUPT">C_007EDC_LB_D2_VBLANK_INTERRUPT</dfn>              0xFFFFFFDF</u></td></tr>
<tr><th id="406">406</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_DACA_AUTODETECT_INTERRUPT" data-ref="_M/S_007EDC_DACA_AUTODETECT_INTERRUPT">S_007EDC_DACA_AUTODETECT_INTERRUPT</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="407">407</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_DACA_AUTODETECT_INTERRUPT" data-ref="_M/G_007EDC_DACA_AUTODETECT_INTERRUPT">G_007EDC_DACA_AUTODETECT_INTERRUPT</dfn>(x)        (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="408">408</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_DACA_AUTODETECT_INTERRUPT" data-ref="_M/C_007EDC_DACA_AUTODETECT_INTERRUPT">C_007EDC_DACA_AUTODETECT_INTERRUPT</dfn>           0xFFFEFFFF</u></td></tr>
<tr><th id="409">409</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_DACB_AUTODETECT_INTERRUPT" data-ref="_M/S_007EDC_DACB_AUTODETECT_INTERRUPT">S_007EDC_DACB_AUTODETECT_INTERRUPT</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 17)</u></td></tr>
<tr><th id="410">410</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_DACB_AUTODETECT_INTERRUPT" data-ref="_M/G_007EDC_DACB_AUTODETECT_INTERRUPT">G_007EDC_DACB_AUTODETECT_INTERRUPT</dfn>(x)        (((x) &gt;&gt; 17) &amp; 0x1)</u></td></tr>
<tr><th id="411">411</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_DACB_AUTODETECT_INTERRUPT" data-ref="_M/C_007EDC_DACB_AUTODETECT_INTERRUPT">C_007EDC_DACB_AUTODETECT_INTERRUPT</dfn>           0xFFFDFFFF</u></td></tr>
<tr><th id="412">412</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT" data-ref="_M/S_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT">S_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT</dfn>(x)    (((x) &amp; 0x1) &lt;&lt; 18)</u></td></tr>
<tr><th id="413">413</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT" data-ref="_M/G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT">G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT</dfn>(x)    (((x) &gt;&gt; 18) &amp; 0x1)</u></td></tr>
<tr><th id="414">414</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT" data-ref="_M/C_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT">C_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT</dfn>       0xFFFBFFFF</u></td></tr>
<tr><th id="415">415</th><td><u>#define   <dfn class="macro" id="_M/S_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT" data-ref="_M/S_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT">S_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT</dfn>(x)    (((x) &amp; 0x1) &lt;&lt; 19)</u></td></tr>
<tr><th id="416">416</th><td><u>#define   <dfn class="macro" id="_M/G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT" data-ref="_M/G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT">G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT</dfn>(x)    (((x) &gt;&gt; 19) &amp; 0x1)</u></td></tr>
<tr><th id="417">417</th><td><u>#define   <dfn class="macro" id="_M/C_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT" data-ref="_M/C_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT">C_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT</dfn>       0xFFF7FFFF</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/R_007828_DACA_AUTODETECT_CONTROL" data-ref="_M/R_007828_DACA_AUTODETECT_CONTROL">R_007828_DACA_AUTODETECT_CONTROL</dfn>               0x007828</u></td></tr>
<tr><th id="419">419</th><td><u>#define   <dfn class="macro" id="_M/S_007828_DACA_AUTODETECT_MODE" data-ref="_M/S_007828_DACA_AUTODETECT_MODE">S_007828_DACA_AUTODETECT_MODE</dfn>(x)             (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="420">420</th><td><u>#define   <dfn class="macro" id="_M/G_007828_DACA_AUTODETECT_MODE" data-ref="_M/G_007828_DACA_AUTODETECT_MODE">G_007828_DACA_AUTODETECT_MODE</dfn>(x)             (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="421">421</th><td><u>#define   <dfn class="macro" id="_M/C_007828_DACA_AUTODETECT_MODE" data-ref="_M/C_007828_DACA_AUTODETECT_MODE">C_007828_DACA_AUTODETECT_MODE</dfn>                0xFFFFFFFC</u></td></tr>
<tr><th id="422">422</th><td><u>#define   <dfn class="macro" id="_M/S_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/S_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER">S_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER</dfn>(x) (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="423">423</th><td><u>#define   <dfn class="macro" id="_M/G_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/G_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER">G_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER</dfn>(x) (((x) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="424">424</th><td><u>#define   <dfn class="macro" id="_M/C_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/C_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER">C_007828_DACA_AUTODETECT_FRAME_TIME_COUNTER</dfn>  0xFFFF00FF</u></td></tr>
<tr><th id="425">425</th><td><u>#define   <dfn class="macro" id="_M/S_007828_DACA_AUTODETECT_CHECK_MASK" data-ref="_M/S_007828_DACA_AUTODETECT_CHECK_MASK">S_007828_DACA_AUTODETECT_CHECK_MASK</dfn>(x)       (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="426">426</th><td><u>#define   <dfn class="macro" id="_M/G_007828_DACA_AUTODETECT_CHECK_MASK" data-ref="_M/G_007828_DACA_AUTODETECT_CHECK_MASK">G_007828_DACA_AUTODETECT_CHECK_MASK</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="427">427</th><td><u>#define   <dfn class="macro" id="_M/C_007828_DACA_AUTODETECT_CHECK_MASK" data-ref="_M/C_007828_DACA_AUTODETECT_CHECK_MASK">C_007828_DACA_AUTODETECT_CHECK_MASK</dfn>          0xFFFCFFFF</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/R_007838_DACA_AUTODETECT_INT_CONTROL" data-ref="_M/R_007838_DACA_AUTODETECT_INT_CONTROL">R_007838_DACA_AUTODETECT_INT_CONTROL</dfn>           0x007838</u></td></tr>
<tr><th id="429">429</th><td><u>#define   <dfn class="macro" id="_M/S_007838_DACA_AUTODETECT_ACK" data-ref="_M/S_007838_DACA_AUTODETECT_ACK">S_007838_DACA_AUTODETECT_ACK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="430">430</th><td><u>#define   <dfn class="macro" id="_M/C_007838_DACA_DACA_AUTODETECT_ACK" data-ref="_M/C_007838_DACA_DACA_AUTODETECT_ACK">C_007838_DACA_DACA_AUTODETECT_ACK</dfn>            0xFFFFFFFE</u></td></tr>
<tr><th id="431">431</th><td><u>#define   <dfn class="macro" id="_M/S_007838_DACA_AUTODETECT_INT_ENABLE" data-ref="_M/S_007838_DACA_AUTODETECT_INT_ENABLE">S_007838_DACA_AUTODETECT_INT_ENABLE</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="432">432</th><td><u>#define   <dfn class="macro" id="_M/G_007838_DACA_AUTODETECT_INT_ENABLE" data-ref="_M/G_007838_DACA_AUTODETECT_INT_ENABLE">G_007838_DACA_AUTODETECT_INT_ENABLE</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="433">433</th><td><u>#define   <dfn class="macro" id="_M/C_007838_DACA_AUTODETECT_INT_ENABLE" data-ref="_M/C_007838_DACA_AUTODETECT_INT_ENABLE">C_007838_DACA_AUTODETECT_INT_ENABLE</dfn>          0xFFFCFFFF</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/R_007A28_DACB_AUTODETECT_CONTROL" data-ref="_M/R_007A28_DACB_AUTODETECT_CONTROL">R_007A28_DACB_AUTODETECT_CONTROL</dfn>               0x007A28</u></td></tr>
<tr><th id="435">435</th><td><u>#define   <dfn class="macro" id="_M/S_007A28_DACB_AUTODETECT_MODE" data-ref="_M/S_007A28_DACB_AUTODETECT_MODE">S_007A28_DACB_AUTODETECT_MODE</dfn>(x)             (((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="436">436</th><td><u>#define   <dfn class="macro" id="_M/G_007A28_DACB_AUTODETECT_MODE" data-ref="_M/G_007A28_DACB_AUTODETECT_MODE">G_007A28_DACB_AUTODETECT_MODE</dfn>(x)             (((x) &gt;&gt; 0) &amp; 0x3)</u></td></tr>
<tr><th id="437">437</th><td><u>#define   <dfn class="macro" id="_M/C_007A28_DACB_AUTODETECT_MODE" data-ref="_M/C_007A28_DACB_AUTODETECT_MODE">C_007A28_DACB_AUTODETECT_MODE</dfn>                0xFFFFFFFC</u></td></tr>
<tr><th id="438">438</th><td><u>#define   <dfn class="macro" id="_M/S_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/S_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER">S_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER</dfn>(x) (((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="439">439</th><td><u>#define   <dfn class="macro" id="_M/G_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/G_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER">G_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER</dfn>(x) (((x) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="440">440</th><td><u>#define   <dfn class="macro" id="_M/C_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER" data-ref="_M/C_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER">C_007A28_DACB_AUTODETECT_FRAME_TIME_COUNTER</dfn>  0xFFFF00FF</u></td></tr>
<tr><th id="441">441</th><td><u>#define   <dfn class="macro" id="_M/S_007A28_DACB_AUTODETECT_CHECK_MASK" data-ref="_M/S_007A28_DACB_AUTODETECT_CHECK_MASK">S_007A28_DACB_AUTODETECT_CHECK_MASK</dfn>(x)       (((x) &amp; 0x3) &lt;&lt; 16)</u></td></tr>
<tr><th id="442">442</th><td><u>#define   <dfn class="macro" id="_M/G_007A28_DACB_AUTODETECT_CHECK_MASK" data-ref="_M/G_007A28_DACB_AUTODETECT_CHECK_MASK">G_007A28_DACB_AUTODETECT_CHECK_MASK</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x3)</u></td></tr>
<tr><th id="443">443</th><td><u>#define   <dfn class="macro" id="_M/C_007A28_DACB_AUTODETECT_CHECK_MASK" data-ref="_M/C_007A28_DACB_AUTODETECT_CHECK_MASK">C_007A28_DACB_AUTODETECT_CHECK_MASK</dfn>          0xFFFCFFFF</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/R_007A38_DACB_AUTODETECT_INT_CONTROL" data-ref="_M/R_007A38_DACB_AUTODETECT_INT_CONTROL">R_007A38_DACB_AUTODETECT_INT_CONTROL</dfn>           0x007A38</u></td></tr>
<tr><th id="445">445</th><td><u>#define   <dfn class="macro" id="_M/S_007A38_DACB_AUTODETECT_ACK" data-ref="_M/S_007A38_DACB_AUTODETECT_ACK">S_007A38_DACB_AUTODETECT_ACK</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="446">446</th><td><u>#define   <dfn class="macro" id="_M/C_007A38_DACB_DACA_AUTODETECT_ACK" data-ref="_M/C_007A38_DACB_DACA_AUTODETECT_ACK">C_007A38_DACB_DACA_AUTODETECT_ACK</dfn>            0xFFFFFFFE</u></td></tr>
<tr><th id="447">447</th><td><u>#define   <dfn class="macro" id="_M/S_007A38_DACB_AUTODETECT_INT_ENABLE" data-ref="_M/S_007A38_DACB_AUTODETECT_INT_ENABLE">S_007A38_DACB_AUTODETECT_INT_ENABLE</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="448">448</th><td><u>#define   <dfn class="macro" id="_M/G_007A38_DACB_AUTODETECT_INT_ENABLE" data-ref="_M/G_007A38_DACB_AUTODETECT_INT_ENABLE">G_007A38_DACB_AUTODETECT_INT_ENABLE</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="449">449</th><td><u>#define   <dfn class="macro" id="_M/C_007A38_DACB_AUTODETECT_INT_ENABLE" data-ref="_M/C_007A38_DACB_AUTODETECT_INT_ENABLE">C_007A38_DACB_AUTODETECT_INT_ENABLE</dfn>          0xFFFCFFFF</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/R_007D00_DC_HOT_PLUG_DETECT1_CONTROL" data-ref="_M/R_007D00_DC_HOT_PLUG_DETECT1_CONTROL">R_007D00_DC_HOT_PLUG_DETECT1_CONTROL</dfn>           0x007D00</u></td></tr>
<tr><th id="451">451</th><td><u>#define   <dfn class="macro" id="_M/S_007D00_DC_HOT_PLUG_DETECT1_EN" data-ref="_M/S_007D00_DC_HOT_PLUG_DETECT1_EN">S_007D00_DC_HOT_PLUG_DETECT1_EN</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="452">452</th><td><u>#define   <dfn class="macro" id="_M/G_007D00_DC_HOT_PLUG_DETECT1_EN" data-ref="_M/G_007D00_DC_HOT_PLUG_DETECT1_EN">G_007D00_DC_HOT_PLUG_DETECT1_EN</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="453">453</th><td><u>#define   <dfn class="macro" id="_M/C_007D00_DC_HOT_PLUG_DETECT1_EN" data-ref="_M/C_007D00_DC_HOT_PLUG_DETECT1_EN">C_007D00_DC_HOT_PLUG_DETECT1_EN</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS" data-ref="_M/R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS">R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS</dfn>        0x007D04</u></td></tr>
<tr><th id="455">455</th><td><u>#define   <dfn class="macro" id="_M/S_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS" data-ref="_M/S_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS">S_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS</dfn>(x)   (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="456">456</th><td><u>#define   <dfn class="macro" id="_M/G_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS" data-ref="_M/G_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS">G_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS</dfn>(x)   (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="457">457</th><td><u>#define   <dfn class="macro" id="_M/C_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS" data-ref="_M/C_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS">C_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS</dfn>      0xFFFFFFFE</u></td></tr>
<tr><th id="458">458</th><td><u>#define   <dfn class="macro" id="_M/S_007D04_DC_HOT_PLUG_DETECT1_SENSE" data-ref="_M/S_007D04_DC_HOT_PLUG_DETECT1_SENSE">S_007D04_DC_HOT_PLUG_DETECT1_SENSE</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="459">459</th><td><u>#define   <dfn class="macro" id="_M/G_007D04_DC_HOT_PLUG_DETECT1_SENSE" data-ref="_M/G_007D04_DC_HOT_PLUG_DETECT1_SENSE">G_007D04_DC_HOT_PLUG_DETECT1_SENSE</dfn>(x)        (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="460">460</th><td><u>#define   <dfn class="macro" id="_M/C_007D04_DC_HOT_PLUG_DETECT1_SENSE" data-ref="_M/C_007D04_DC_HOT_PLUG_DETECT1_SENSE">C_007D04_DC_HOT_PLUG_DETECT1_SENSE</dfn>           0xFFFFFFFD</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL" data-ref="_M/R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL">R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL</dfn>       0x007D08</u></td></tr>
<tr><th id="462">462</th><td><u>#define   <dfn class="macro" id="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK" data-ref="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK">S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="463">463</th><td><u>#define   <dfn class="macro" id="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_ACK" data-ref="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_ACK">C_007D08_DC_HOT_PLUG_DETECT1_INT_ACK</dfn>         0xFFFFFFFE</u></td></tr>
<tr><th id="464">464</th><td><u>#define   <dfn class="macro" id="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY" data-ref="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY">S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="465">465</th><td><u>#define   <dfn class="macro" id="_M/G_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY" data-ref="_M/G_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY">G_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY</dfn>(x) (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="466">466</th><td><u>#define   <dfn class="macro" id="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY" data-ref="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY">C_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY</dfn>    0xFFFFFEFF</u></td></tr>
<tr><th id="467">467</th><td><u>#define   <dfn class="macro" id="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_EN" data-ref="_M/S_007D08_DC_HOT_PLUG_DETECT1_INT_EN">S_007D08_DC_HOT_PLUG_DETECT1_INT_EN</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="468">468</th><td><u>#define   <dfn class="macro" id="_M/G_007D08_DC_HOT_PLUG_DETECT1_INT_EN" data-ref="_M/G_007D08_DC_HOT_PLUG_DETECT1_INT_EN">G_007D08_DC_HOT_PLUG_DETECT1_INT_EN</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="469">469</th><td><u>#define   <dfn class="macro" id="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_EN" data-ref="_M/C_007D08_DC_HOT_PLUG_DETECT1_INT_EN">C_007D08_DC_HOT_PLUG_DETECT1_INT_EN</dfn>          0xFFFEFFFF</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/R_007D10_DC_HOT_PLUG_DETECT2_CONTROL" data-ref="_M/R_007D10_DC_HOT_PLUG_DETECT2_CONTROL">R_007D10_DC_HOT_PLUG_DETECT2_CONTROL</dfn>           0x007D10</u></td></tr>
<tr><th id="471">471</th><td><u>#define   <dfn class="macro" id="_M/S_007D10_DC_HOT_PLUG_DETECT2_EN" data-ref="_M/S_007D10_DC_HOT_PLUG_DETECT2_EN">S_007D10_DC_HOT_PLUG_DETECT2_EN</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="472">472</th><td><u>#define   <dfn class="macro" id="_M/G_007D10_DC_HOT_PLUG_DETECT2_EN" data-ref="_M/G_007D10_DC_HOT_PLUG_DETECT2_EN">G_007D10_DC_HOT_PLUG_DETECT2_EN</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="473">473</th><td><u>#define   <dfn class="macro" id="_M/C_007D10_DC_HOT_PLUG_DETECT2_EN" data-ref="_M/C_007D10_DC_HOT_PLUG_DETECT2_EN">C_007D10_DC_HOT_PLUG_DETECT2_EN</dfn>              0xFFFFFFFE</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS" data-ref="_M/R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS">R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS</dfn>        0x007D14</u></td></tr>
<tr><th id="475">475</th><td><u>#define   <dfn class="macro" id="_M/S_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS" data-ref="_M/S_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS">S_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS</dfn>(x)   (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="476">476</th><td><u>#define   <dfn class="macro" id="_M/G_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS" data-ref="_M/G_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS">G_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS</dfn>(x)   (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="477">477</th><td><u>#define   <dfn class="macro" id="_M/C_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS" data-ref="_M/C_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS">C_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS</dfn>      0xFFFFFFFE</u></td></tr>
<tr><th id="478">478</th><td><u>#define   <dfn class="macro" id="_M/S_007D14_DC_HOT_PLUG_DETECT2_SENSE" data-ref="_M/S_007D14_DC_HOT_PLUG_DETECT2_SENSE">S_007D14_DC_HOT_PLUG_DETECT2_SENSE</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="479">479</th><td><u>#define   <dfn class="macro" id="_M/G_007D14_DC_HOT_PLUG_DETECT2_SENSE" data-ref="_M/G_007D14_DC_HOT_PLUG_DETECT2_SENSE">G_007D14_DC_HOT_PLUG_DETECT2_SENSE</dfn>(x)        (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="480">480</th><td><u>#define   <dfn class="macro" id="_M/C_007D14_DC_HOT_PLUG_DETECT2_SENSE" data-ref="_M/C_007D14_DC_HOT_PLUG_DETECT2_SENSE">C_007D14_DC_HOT_PLUG_DETECT2_SENSE</dfn>           0xFFFFFFFD</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL" data-ref="_M/R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL">R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL</dfn>       0x007D18</u></td></tr>
<tr><th id="482">482</th><td><u>#define   <dfn class="macro" id="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK" data-ref="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK">S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="483">483</th><td><u>#define   <dfn class="macro" id="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_ACK" data-ref="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_ACK">C_007D18_DC_HOT_PLUG_DETECT2_INT_ACK</dfn>         0xFFFFFFFE</u></td></tr>
<tr><th id="484">484</th><td><u>#define   <dfn class="macro" id="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY" data-ref="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY">S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 8)</u></td></tr>
<tr><th id="485">485</th><td><u>#define   <dfn class="macro" id="_M/G_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY" data-ref="_M/G_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY">G_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY</dfn>(x) (((x) &gt;&gt; 8) &amp; 0x1)</u></td></tr>
<tr><th id="486">486</th><td><u>#define   <dfn class="macro" id="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY" data-ref="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY">C_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY</dfn>    0xFFFFFEFF</u></td></tr>
<tr><th id="487">487</th><td><u>#define   <dfn class="macro" id="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_EN" data-ref="_M/S_007D18_DC_HOT_PLUG_DETECT2_INT_EN">S_007D18_DC_HOT_PLUG_DETECT2_INT_EN</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="488">488</th><td><u>#define   <dfn class="macro" id="_M/G_007D18_DC_HOT_PLUG_DETECT2_INT_EN" data-ref="_M/G_007D18_DC_HOT_PLUG_DETECT2_INT_EN">G_007D18_DC_HOT_PLUG_DETECT2_INT_EN</dfn>(x)       (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="489">489</th><td><u>#define   <dfn class="macro" id="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_EN" data-ref="_M/C_007D18_DC_HOT_PLUG_DETECT2_INT_EN">C_007D18_DC_HOT_PLUG_DETECT2_INT_EN</dfn>          0xFFFEFFFF</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/R_007404_HDMI0_STATUS" data-ref="_M/R_007404_HDMI0_STATUS">R_007404_HDMI0_STATUS</dfn>                          0x007404</u></td></tr>
<tr><th id="491">491</th><td><u>#define   <dfn class="macro" id="_M/S_007404_HDMI0_AZ_FORMAT_WTRIG" data-ref="_M/S_007404_HDMI0_AZ_FORMAT_WTRIG">S_007404_HDMI0_AZ_FORMAT_WTRIG</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="492">492</th><td><u>#define   <dfn class="macro" id="_M/G_007404_HDMI0_AZ_FORMAT_WTRIG" data-ref="_M/G_007404_HDMI0_AZ_FORMAT_WTRIG">G_007404_HDMI0_AZ_FORMAT_WTRIG</dfn>(x)            (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="493">493</th><td><u>#define   <dfn class="macro" id="_M/C_007404_HDMI0_AZ_FORMAT_WTRIG" data-ref="_M/C_007404_HDMI0_AZ_FORMAT_WTRIG">C_007404_HDMI0_AZ_FORMAT_WTRIG</dfn>               0xEFFFFFFF</u></td></tr>
<tr><th id="494">494</th><td><u>#define   <dfn class="macro" id="_M/S_007404_HDMI0_AZ_FORMAT_WTRIG_INT" data-ref="_M/S_007404_HDMI0_AZ_FORMAT_WTRIG_INT">S_007404_HDMI0_AZ_FORMAT_WTRIG_INT</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="495">495</th><td><u>#define   <dfn class="macro" id="_M/G_007404_HDMI0_AZ_FORMAT_WTRIG_INT" data-ref="_M/G_007404_HDMI0_AZ_FORMAT_WTRIG_INT">G_007404_HDMI0_AZ_FORMAT_WTRIG_INT</dfn>(x)        (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="496">496</th><td><u>#define   <dfn class="macro" id="_M/C_007404_HDMI0_AZ_FORMAT_WTRIG_INT" data-ref="_M/C_007404_HDMI0_AZ_FORMAT_WTRIG_INT">C_007404_HDMI0_AZ_FORMAT_WTRIG_INT</dfn>           0xDFFFFFFF</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/R_007408_HDMI0_AUDIO_PACKET_CONTROL" data-ref="_M/R_007408_HDMI0_AUDIO_PACKET_CONTROL">R_007408_HDMI0_AUDIO_PACKET_CONTROL</dfn>            0x007408</u></td></tr>
<tr><th id="498">498</th><td><u>#define   <dfn class="macro" id="_M/S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK" data-ref="_M/S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK">S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="499">499</th><td><u>#define   <dfn class="macro" id="_M/G_007408_HDMI0_AZ_FORMAT_WTRIG_MASK" data-ref="_M/G_007408_HDMI0_AZ_FORMAT_WTRIG_MASK">G_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</dfn>(x)       (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="500">500</th><td><u>#define   <dfn class="macro" id="_M/C_007408_HDMI0_AZ_FORMAT_WTRIG_MASK" data-ref="_M/C_007408_HDMI0_AZ_FORMAT_WTRIG_MASK">C_007408_HDMI0_AZ_FORMAT_WTRIG_MASK</dfn>          0xEFFFFFFF</u></td></tr>
<tr><th id="501">501</th><td><u>#define   <dfn class="macro" id="_M/S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK" data-ref="_M/S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK">S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="502">502</th><td><u>#define   <dfn class="macro" id="_M/G_007408_HDMI0_AZ_FORMAT_WTRIG_ACK" data-ref="_M/G_007408_HDMI0_AZ_FORMAT_WTRIG_ACK">G_007408_HDMI0_AZ_FORMAT_WTRIG_ACK</dfn>(x)        (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="503">503</th><td><u>#define   <dfn class="macro" id="_M/C_007408_HDMI0_AZ_FORMAT_WTRIG_ACK" data-ref="_M/C_007408_HDMI0_AZ_FORMAT_WTRIG_ACK">C_007408_HDMI0_AZ_FORMAT_WTRIG_ACK</dfn>           0xDFFFFFFF</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/* MC registers */</i></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/R_000000_MC_STATUS" data-ref="_M/R_000000_MC_STATUS">R_000000_MC_STATUS</dfn>                           0x000000</u></td></tr>
<tr><th id="507">507</th><td><u>#define   <dfn class="macro" id="_M/S_000000_MC_IDLE" data-ref="_M/S_000000_MC_IDLE">S_000000_MC_IDLE</dfn>(x)                          (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="508">508</th><td><u>#define   <dfn class="macro" id="_M/G_000000_MC_IDLE" data-ref="_M/G_000000_MC_IDLE">G_000000_MC_IDLE</dfn>(x)                          (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="509">509</th><td><u>#define   <dfn class="macro" id="_M/C_000000_MC_IDLE" data-ref="_M/C_000000_MC_IDLE">C_000000_MC_IDLE</dfn>                             0xFFFFFFFE</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/R_000004_MC_FB_LOCATION" data-ref="_M/R_000004_MC_FB_LOCATION">R_000004_MC_FB_LOCATION</dfn>                      0x000004</u></td></tr>
<tr><th id="511">511</th><td><u>#define   <dfn class="macro" id="_M/S_000004_MC_FB_START" data-ref="_M/S_000004_MC_FB_START">S_000004_MC_FB_START</dfn>(x)                      (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="512">512</th><td><u>#define   <dfn class="macro" id="_M/G_000004_MC_FB_START" data-ref="_M/G_000004_MC_FB_START">G_000004_MC_FB_START</dfn>(x)                      (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="513">513</th><td><u>#define   <dfn class="macro" id="_M/C_000004_MC_FB_START" data-ref="_M/C_000004_MC_FB_START">C_000004_MC_FB_START</dfn>                         0xFFFF0000</u></td></tr>
<tr><th id="514">514</th><td><u>#define   <dfn class="macro" id="_M/S_000004_MC_FB_TOP" data-ref="_M/S_000004_MC_FB_TOP">S_000004_MC_FB_TOP</dfn>(x)                        (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="515">515</th><td><u>#define   <dfn class="macro" id="_M/G_000004_MC_FB_TOP" data-ref="_M/G_000004_MC_FB_TOP">G_000004_MC_FB_TOP</dfn>(x)                        (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="516">516</th><td><u>#define   <dfn class="macro" id="_M/C_000004_MC_FB_TOP" data-ref="_M/C_000004_MC_FB_TOP">C_000004_MC_FB_TOP</dfn>                           0x0000FFFF</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/R_000005_MC_AGP_LOCATION" data-ref="_M/R_000005_MC_AGP_LOCATION">R_000005_MC_AGP_LOCATION</dfn>                     0x000005</u></td></tr>
<tr><th id="518">518</th><td><u>#define   <dfn class="macro" id="_M/S_000005_MC_AGP_START" data-ref="_M/S_000005_MC_AGP_START">S_000005_MC_AGP_START</dfn>(x)                     (((x) &amp; 0xFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="519">519</th><td><u>#define   <dfn class="macro" id="_M/G_000005_MC_AGP_START" data-ref="_M/G_000005_MC_AGP_START">G_000005_MC_AGP_START</dfn>(x)                     (((x) &gt;&gt; 0) &amp; 0xFFFF)</u></td></tr>
<tr><th id="520">520</th><td><u>#define   <dfn class="macro" id="_M/C_000005_MC_AGP_START" data-ref="_M/C_000005_MC_AGP_START">C_000005_MC_AGP_START</dfn>                        0xFFFF0000</u></td></tr>
<tr><th id="521">521</th><td><u>#define   <dfn class="macro" id="_M/S_000005_MC_AGP_TOP" data-ref="_M/S_000005_MC_AGP_TOP">S_000005_MC_AGP_TOP</dfn>(x)                       (((x) &amp; 0xFFFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="522">522</th><td><u>#define   <dfn class="macro" id="_M/G_000005_MC_AGP_TOP" data-ref="_M/G_000005_MC_AGP_TOP">G_000005_MC_AGP_TOP</dfn>(x)                       (((x) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="523">523</th><td><u>#define   <dfn class="macro" id="_M/C_000005_MC_AGP_TOP" data-ref="_M/C_000005_MC_AGP_TOP">C_000005_MC_AGP_TOP</dfn>                          0x0000FFFF</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/R_000006_AGP_BASE" data-ref="_M/R_000006_AGP_BASE">R_000006_AGP_BASE</dfn>                            0x000006</u></td></tr>
<tr><th id="525">525</th><td><u>#define   <dfn class="macro" id="_M/S_000006_AGP_BASE_ADDR" data-ref="_M/S_000006_AGP_BASE_ADDR">S_000006_AGP_BASE_ADDR</dfn>(x)                    (((x) &amp; 0xFFFFFFFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="526">526</th><td><u>#define   <dfn class="macro" id="_M/G_000006_AGP_BASE_ADDR" data-ref="_M/G_000006_AGP_BASE_ADDR">G_000006_AGP_BASE_ADDR</dfn>(x)                    (((x) &gt;&gt; 0) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="527">527</th><td><u>#define   <dfn class="macro" id="_M/C_000006_AGP_BASE_ADDR" data-ref="_M/C_000006_AGP_BASE_ADDR">C_000006_AGP_BASE_ADDR</dfn>                       0x00000000</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/R_000007_AGP_BASE_2" data-ref="_M/R_000007_AGP_BASE_2">R_000007_AGP_BASE_2</dfn>                          0x000007</u></td></tr>
<tr><th id="529">529</th><td><u>#define   <dfn class="macro" id="_M/S_000007_AGP_BASE_ADDR_2" data-ref="_M/S_000007_AGP_BASE_ADDR_2">S_000007_AGP_BASE_ADDR_2</dfn>(x)                  (((x) &amp; 0xF) &lt;&lt; 0)</u></td></tr>
<tr><th id="530">530</th><td><u>#define   <dfn class="macro" id="_M/G_000007_AGP_BASE_ADDR_2" data-ref="_M/G_000007_AGP_BASE_ADDR_2">G_000007_AGP_BASE_ADDR_2</dfn>(x)                  (((x) &gt;&gt; 0) &amp; 0xF)</u></td></tr>
<tr><th id="531">531</th><td><u>#define   <dfn class="macro" id="_M/C_000007_AGP_BASE_ADDR_2" data-ref="_M/C_000007_AGP_BASE_ADDR_2">C_000007_AGP_BASE_ADDR_2</dfn>                     0xFFFFFFF0</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/R_000009_MC_CNTL1" data-ref="_M/R_000009_MC_CNTL1">R_000009_MC_CNTL1</dfn>                            0x000009</u></td></tr>
<tr><th id="533">533</th><td><u>#define   <dfn class="macro" id="_M/S_000009_ENABLE_PAGE_TABLES" data-ref="_M/S_000009_ENABLE_PAGE_TABLES">S_000009_ENABLE_PAGE_TABLES</dfn>(x)               (((x) &amp; 0x1) &lt;&lt; 26)</u></td></tr>
<tr><th id="534">534</th><td><u>#define   <dfn class="macro" id="_M/G_000009_ENABLE_PAGE_TABLES" data-ref="_M/G_000009_ENABLE_PAGE_TABLES">G_000009_ENABLE_PAGE_TABLES</dfn>(x)               (((x) &gt;&gt; 26) &amp; 0x1)</u></td></tr>
<tr><th id="535">535</th><td><u>#define   <dfn class="macro" id="_M/C_000009_ENABLE_PAGE_TABLES" data-ref="_M/C_000009_ENABLE_PAGE_TABLES">C_000009_ENABLE_PAGE_TABLES</dfn>                  0xFBFFFFFF</u></td></tr>
<tr><th id="536">536</th><td><i>/* FIXME don't know the various field size need feedback from AMD */</i></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/R_000100_MC_PT0_CNTL" data-ref="_M/R_000100_MC_PT0_CNTL">R_000100_MC_PT0_CNTL</dfn>                         0x000100</u></td></tr>
<tr><th id="538">538</th><td><u>#define   <dfn class="macro" id="_M/S_000100_ENABLE_PT" data-ref="_M/S_000100_ENABLE_PT">S_000100_ENABLE_PT</dfn>(x)                        (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="539">539</th><td><u>#define   <dfn class="macro" id="_M/G_000100_ENABLE_PT" data-ref="_M/G_000100_ENABLE_PT">G_000100_ENABLE_PT</dfn>(x)                        (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="540">540</th><td><u>#define   <dfn class="macro" id="_M/C_000100_ENABLE_PT" data-ref="_M/C_000100_ENABLE_PT">C_000100_ENABLE_PT</dfn>                           0xFFFFFFFE</u></td></tr>
<tr><th id="541">541</th><td><u>#define   <dfn class="macro" id="_M/S_000100_EFFECTIVE_L2_CACHE_SIZE" data-ref="_M/S_000100_EFFECTIVE_L2_CACHE_SIZE">S_000100_EFFECTIVE_L2_CACHE_SIZE</dfn>(x)          (((x) &amp; 0x7) &lt;&lt; 15)</u></td></tr>
<tr><th id="542">542</th><td><u>#define   <dfn class="macro" id="_M/G_000100_EFFECTIVE_L2_CACHE_SIZE" data-ref="_M/G_000100_EFFECTIVE_L2_CACHE_SIZE">G_000100_EFFECTIVE_L2_CACHE_SIZE</dfn>(x)          (((x) &gt;&gt; 15) &amp; 0x7)</u></td></tr>
<tr><th id="543">543</th><td><u>#define   <dfn class="macro" id="_M/C_000100_EFFECTIVE_L2_CACHE_SIZE" data-ref="_M/C_000100_EFFECTIVE_L2_CACHE_SIZE">C_000100_EFFECTIVE_L2_CACHE_SIZE</dfn>             0xFFFC7FFF</u></td></tr>
<tr><th id="544">544</th><td><u>#define   <dfn class="macro" id="_M/S_000100_EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/S_000100_EFFECTIVE_L2_QUEUE_SIZE">S_000100_EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)          (((x) &amp; 0x7) &lt;&lt; 21)</u></td></tr>
<tr><th id="545">545</th><td><u>#define   <dfn class="macro" id="_M/G_000100_EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/G_000100_EFFECTIVE_L2_QUEUE_SIZE">G_000100_EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)          (((x) &gt;&gt; 21) &amp; 0x7)</u></td></tr>
<tr><th id="546">546</th><td><u>#define   <dfn class="macro" id="_M/C_000100_EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/C_000100_EFFECTIVE_L2_QUEUE_SIZE">C_000100_EFFECTIVE_L2_QUEUE_SIZE</dfn>             0xFF1FFFFF</u></td></tr>
<tr><th id="547">547</th><td><u>#define   <dfn class="macro" id="_M/S_000100_INVALIDATE_ALL_L1_TLBS" data-ref="_M/S_000100_INVALIDATE_ALL_L1_TLBS">S_000100_INVALIDATE_ALL_L1_TLBS</dfn>(x)           (((x) &amp; 0x1) &lt;&lt; 28)</u></td></tr>
<tr><th id="548">548</th><td><u>#define   <dfn class="macro" id="_M/G_000100_INVALIDATE_ALL_L1_TLBS" data-ref="_M/G_000100_INVALIDATE_ALL_L1_TLBS">G_000100_INVALIDATE_ALL_L1_TLBS</dfn>(x)           (((x) &gt;&gt; 28) &amp; 0x1)</u></td></tr>
<tr><th id="549">549</th><td><u>#define   <dfn class="macro" id="_M/C_000100_INVALIDATE_ALL_L1_TLBS" data-ref="_M/C_000100_INVALIDATE_ALL_L1_TLBS">C_000100_INVALIDATE_ALL_L1_TLBS</dfn>              0xEFFFFFFF</u></td></tr>
<tr><th id="550">550</th><td><u>#define   <dfn class="macro" id="_M/S_000100_INVALIDATE_L2_CACHE" data-ref="_M/S_000100_INVALIDATE_L2_CACHE">S_000100_INVALIDATE_L2_CACHE</dfn>(x)              (((x) &amp; 0x1) &lt;&lt; 29)</u></td></tr>
<tr><th id="551">551</th><td><u>#define   <dfn class="macro" id="_M/G_000100_INVALIDATE_L2_CACHE" data-ref="_M/G_000100_INVALIDATE_L2_CACHE">G_000100_INVALIDATE_L2_CACHE</dfn>(x)              (((x) &gt;&gt; 29) &amp; 0x1)</u></td></tr>
<tr><th id="552">552</th><td><u>#define   <dfn class="macro" id="_M/C_000100_INVALIDATE_L2_CACHE" data-ref="_M/C_000100_INVALIDATE_L2_CACHE">C_000100_INVALIDATE_L2_CACHE</dfn>                 0xDFFFFFFF</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/R_000102_MC_PT0_CONTEXT0_CNTL" data-ref="_M/R_000102_MC_PT0_CONTEXT0_CNTL">R_000102_MC_PT0_CONTEXT0_CNTL</dfn>                0x000102</u></td></tr>
<tr><th id="554">554</th><td><u>#define   <dfn class="macro" id="_M/S_000102_ENABLE_PAGE_TABLE" data-ref="_M/S_000102_ENABLE_PAGE_TABLE">S_000102_ENABLE_PAGE_TABLE</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="555">555</th><td><u>#define   <dfn class="macro" id="_M/G_000102_ENABLE_PAGE_TABLE" data-ref="_M/G_000102_ENABLE_PAGE_TABLE">G_000102_ENABLE_PAGE_TABLE</dfn>(x)                (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="556">556</th><td><u>#define   <dfn class="macro" id="_M/C_000102_ENABLE_PAGE_TABLE" data-ref="_M/C_000102_ENABLE_PAGE_TABLE">C_000102_ENABLE_PAGE_TABLE</dfn>                   0xFFFFFFFE</u></td></tr>
<tr><th id="557">557</th><td><u>#define   <dfn class="macro" id="_M/S_000102_PAGE_TABLE_DEPTH" data-ref="_M/S_000102_PAGE_TABLE_DEPTH">S_000102_PAGE_TABLE_DEPTH</dfn>(x)                 (((x) &amp; 0x3) &lt;&lt; 1)</u></td></tr>
<tr><th id="558">558</th><td><u>#define   <dfn class="macro" id="_M/G_000102_PAGE_TABLE_DEPTH" data-ref="_M/G_000102_PAGE_TABLE_DEPTH">G_000102_PAGE_TABLE_DEPTH</dfn>(x)                 (((x) &gt;&gt; 1) &amp; 0x3)</u></td></tr>
<tr><th id="559">559</th><td><u>#define   <dfn class="macro" id="_M/C_000102_PAGE_TABLE_DEPTH" data-ref="_M/C_000102_PAGE_TABLE_DEPTH">C_000102_PAGE_TABLE_DEPTH</dfn>                    0xFFFFFFF9</u></td></tr>
<tr><th id="560">560</th><td><u>#define   <dfn class="macro" id="_M/V_000102_PAGE_TABLE_FLAT" data-ref="_M/V_000102_PAGE_TABLE_FLAT">V_000102_PAGE_TABLE_FLAT</dfn>                     0</u></td></tr>
<tr><th id="561">561</th><td><i>/* R600 documentation suggest that this should be a number of pages */</i></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR">R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR</dfn>     0x000112</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR">R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR</dfn>    0x000114</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR" data-ref="_M/R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR">R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR</dfn>   0x00011C</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR" data-ref="_M/R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR">R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR</dfn>      0x00012C</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR" data-ref="_M/R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR">R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR</dfn>     0x00013C</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR" data-ref="_M/R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR">R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR</dfn>       0x00014C</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/R_00016C_MC_PT0_CLIENT0_CNTL" data-ref="_M/R_00016C_MC_PT0_CLIENT0_CNTL">R_00016C_MC_PT0_CLIENT0_CNTL</dfn>                 0x00016C</u></td></tr>
<tr><th id="569">569</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE" data-ref="_M/S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE">S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE</dfn>(x) (((x) &amp; 0x1) &lt;&lt; 0)</u></td></tr>
<tr><th id="570">570</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE" data-ref="_M/G_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE">G_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE</dfn>(x) (((x) &gt;&gt; 0) &amp; 0x1)</u></td></tr>
<tr><th id="571">571</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE" data-ref="_M/C_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE">C_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE</dfn>    0xFFFFFFFE</u></td></tr>
<tr><th id="572">572</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_TRANSLATION_MODE_OVERRIDE" data-ref="_M/S_00016C_TRANSLATION_MODE_OVERRIDE">S_00016C_TRANSLATION_MODE_OVERRIDE</dfn>(x)        (((x) &amp; 0x1) &lt;&lt; 1)</u></td></tr>
<tr><th id="573">573</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_TRANSLATION_MODE_OVERRIDE" data-ref="_M/G_00016C_TRANSLATION_MODE_OVERRIDE">G_00016C_TRANSLATION_MODE_OVERRIDE</dfn>(x)        (((x) &gt;&gt; 1) &amp; 0x1)</u></td></tr>
<tr><th id="574">574</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_TRANSLATION_MODE_OVERRIDE" data-ref="_M/C_00016C_TRANSLATION_MODE_OVERRIDE">C_00016C_TRANSLATION_MODE_OVERRIDE</dfn>           0xFFFFFFFD</u></td></tr>
<tr><th id="575">575</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_SYSTEM_ACCESS_MODE_MASK" data-ref="_M/S_00016C_SYSTEM_ACCESS_MODE_MASK">S_00016C_SYSTEM_ACCESS_MODE_MASK</dfn>(x)          (((x) &amp; 0x3) &lt;&lt; 8)</u></td></tr>
<tr><th id="576">576</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_SYSTEM_ACCESS_MODE_MASK" data-ref="_M/G_00016C_SYSTEM_ACCESS_MODE_MASK">G_00016C_SYSTEM_ACCESS_MODE_MASK</dfn>(x)          (((x) &gt;&gt; 8) &amp; 0x3)</u></td></tr>
<tr><th id="577">577</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_SYSTEM_ACCESS_MODE_MASK" data-ref="_M/C_00016C_SYSTEM_ACCESS_MODE_MASK">C_00016C_SYSTEM_ACCESS_MODE_MASK</dfn>             0xFFFFFCFF</u></td></tr>
<tr><th id="578">578</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/V_00016C_SYSTEM_ACCESS_MODE_PA_ONLY">V_00016C_SYSTEM_ACCESS_MODE_PA_ONLY</dfn>          0</u></td></tr>
<tr><th id="579">579</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/V_00016C_SYSTEM_ACCESS_MODE_USE_SYS_MAP">V_00016C_SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>      1</u></td></tr>
<tr><th id="580">580</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/V_00016C_SYSTEM_ACCESS_MODE_IN_SYS">V_00016C_SYSTEM_ACCESS_MODE_IN_SYS</dfn>           2</u></td></tr>
<tr><th id="581">581</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS">V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>       3</u></td></tr>
<tr><th id="582">582</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS" data-ref="_M/S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS">S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS</dfn>(x)  (((x) &amp; 0x1) &lt;&lt; 10)</u></td></tr>
<tr><th id="583">583</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS" data-ref="_M/G_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS">G_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS</dfn>(x)  (((x) &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="584">584</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS" data-ref="_M/C_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS">C_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS</dfn>     0xFFFFFBFF</u></td></tr>
<tr><th id="585">585</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH" data-ref="_M/V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH">V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH</dfn>  0</u></td></tr>
<tr><th id="586">586</th><td><u>#define   <dfn class="macro" id="_M/V_00016C_SYSTEM_APERTURE_UNMAPPED_DEFAULT_PAGE" data-ref="_M/V_00016C_SYSTEM_APERTURE_UNMAPPED_DEFAULT_PAGE">V_00016C_SYSTEM_APERTURE_UNMAPPED_DEFAULT_PAGE</dfn> 1</u></td></tr>
<tr><th id="587">587</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_EFFECTIVE_L1_CACHE_SIZE" data-ref="_M/S_00016C_EFFECTIVE_L1_CACHE_SIZE">S_00016C_EFFECTIVE_L1_CACHE_SIZE</dfn>(x)          (((x) &amp; 0x7) &lt;&lt; 11)</u></td></tr>
<tr><th id="588">588</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_EFFECTIVE_L1_CACHE_SIZE" data-ref="_M/G_00016C_EFFECTIVE_L1_CACHE_SIZE">G_00016C_EFFECTIVE_L1_CACHE_SIZE</dfn>(x)          (((x) &gt;&gt; 11) &amp; 0x7)</u></td></tr>
<tr><th id="589">589</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_EFFECTIVE_L1_CACHE_SIZE" data-ref="_M/C_00016C_EFFECTIVE_L1_CACHE_SIZE">C_00016C_EFFECTIVE_L1_CACHE_SIZE</dfn>             0xFFFFC7FF</u></td></tr>
<tr><th id="590">590</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_ENABLE_FRAGMENT_PROCESSING" data-ref="_M/S_00016C_ENABLE_FRAGMENT_PROCESSING">S_00016C_ENABLE_FRAGMENT_PROCESSING</dfn>(x)       (((x) &amp; 0x1) &lt;&lt; 14)</u></td></tr>
<tr><th id="591">591</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_ENABLE_FRAGMENT_PROCESSING" data-ref="_M/G_00016C_ENABLE_FRAGMENT_PROCESSING">G_00016C_ENABLE_FRAGMENT_PROCESSING</dfn>(x)       (((x) &gt;&gt; 14) &amp; 0x1)</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_ENABLE_FRAGMENT_PROCESSING" data-ref="_M/C_00016C_ENABLE_FRAGMENT_PROCESSING">C_00016C_ENABLE_FRAGMENT_PROCESSING</dfn>          0xFFFFBFFF</u></td></tr>
<tr><th id="593">593</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/S_00016C_EFFECTIVE_L1_QUEUE_SIZE">S_00016C_EFFECTIVE_L1_QUEUE_SIZE</dfn>(x)          (((x) &amp; 0x7) &lt;&lt; 15)</u></td></tr>
<tr><th id="594">594</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/G_00016C_EFFECTIVE_L1_QUEUE_SIZE">G_00016C_EFFECTIVE_L1_QUEUE_SIZE</dfn>(x)          (((x) &gt;&gt; 15) &amp; 0x7)</u></td></tr>
<tr><th id="595">595</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_EFFECTIVE_L1_QUEUE_SIZE" data-ref="_M/C_00016C_EFFECTIVE_L1_QUEUE_SIZE">C_00016C_EFFECTIVE_L1_QUEUE_SIZE</dfn>             0xFFFC7FFF</u></td></tr>
<tr><th id="596">596</th><td><u>#define   <dfn class="macro" id="_M/S_00016C_INVALIDATE_L1_TLB" data-ref="_M/S_00016C_INVALIDATE_L1_TLB">S_00016C_INVALIDATE_L1_TLB</dfn>(x)                (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="597">597</th><td><u>#define   <dfn class="macro" id="_M/G_00016C_INVALIDATE_L1_TLB" data-ref="_M/G_00016C_INVALIDATE_L1_TLB">G_00016C_INVALIDATE_L1_TLB</dfn>(x)                (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/C_00016C_INVALIDATE_L1_TLB" data-ref="_M/C_00016C_INVALIDATE_L1_TLB">C_00016C_INVALIDATE_L1_TLB</dfn>                   0xFFEFFFFF</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/R_006548_D1MODE_PRIORITY_A_CNT" data-ref="_M/R_006548_D1MODE_PRIORITY_A_CNT">R_006548_D1MODE_PRIORITY_A_CNT</dfn>               0x006548</u></td></tr>
<tr><th id="601">601</th><td><u>#define   <dfn class="macro" id="_M/S_006548_D1MODE_PRIORITY_MARK_A" data-ref="_M/S_006548_D1MODE_PRIORITY_MARK_A">S_006548_D1MODE_PRIORITY_MARK_A</dfn>(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="602">602</th><td><u>#define   <dfn class="macro" id="_M/G_006548_D1MODE_PRIORITY_MARK_A" data-ref="_M/G_006548_D1MODE_PRIORITY_MARK_A">G_006548_D1MODE_PRIORITY_MARK_A</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="603">603</th><td><u>#define   <dfn class="macro" id="_M/C_006548_D1MODE_PRIORITY_MARK_A" data-ref="_M/C_006548_D1MODE_PRIORITY_MARK_A">C_006548_D1MODE_PRIORITY_MARK_A</dfn>              0xFFFF8000</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/S_006548_D1MODE_PRIORITY_A_OFF" data-ref="_M/S_006548_D1MODE_PRIORITY_A_OFF">S_006548_D1MODE_PRIORITY_A_OFF</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="605">605</th><td><u>#define   <dfn class="macro" id="_M/G_006548_D1MODE_PRIORITY_A_OFF" data-ref="_M/G_006548_D1MODE_PRIORITY_A_OFF">G_006548_D1MODE_PRIORITY_A_OFF</dfn>(x)            (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="606">606</th><td><u>#define   <dfn class="macro" id="_M/C_006548_D1MODE_PRIORITY_A_OFF" data-ref="_M/C_006548_D1MODE_PRIORITY_A_OFF">C_006548_D1MODE_PRIORITY_A_OFF</dfn>               0xFFFEFFFF</u></td></tr>
<tr><th id="607">607</th><td><u>#define   <dfn class="macro" id="_M/S_006548_D1MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/S_006548_D1MODE_PRIORITY_A_ALWAYS_ON">S_006548_D1MODE_PRIORITY_A_ALWAYS_ON</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="608">608</th><td><u>#define   <dfn class="macro" id="_M/G_006548_D1MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/G_006548_D1MODE_PRIORITY_A_ALWAYS_ON">G_006548_D1MODE_PRIORITY_A_ALWAYS_ON</dfn>(x)      (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="609">609</th><td><u>#define   <dfn class="macro" id="_M/C_006548_D1MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/C_006548_D1MODE_PRIORITY_A_ALWAYS_ON">C_006548_D1MODE_PRIORITY_A_ALWAYS_ON</dfn>         0xFFEFFFFF</u></td></tr>
<tr><th id="610">610</th><td><u>#define   <dfn class="macro" id="_M/S_006548_D1MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/S_006548_D1MODE_PRIORITY_A_FORCE_MASK">S_006548_D1MODE_PRIORITY_A_FORCE_MASK</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="611">611</th><td><u>#define   <dfn class="macro" id="_M/G_006548_D1MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/G_006548_D1MODE_PRIORITY_A_FORCE_MASK">G_006548_D1MODE_PRIORITY_A_FORCE_MASK</dfn>(x)     (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="612">612</th><td><u>#define   <dfn class="macro" id="_M/C_006548_D1MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/C_006548_D1MODE_PRIORITY_A_FORCE_MASK">C_006548_D1MODE_PRIORITY_A_FORCE_MASK</dfn>        0xFEFFFFFF</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/R_00654C_D1MODE_PRIORITY_B_CNT" data-ref="_M/R_00654C_D1MODE_PRIORITY_B_CNT">R_00654C_D1MODE_PRIORITY_B_CNT</dfn>               0x00654C</u></td></tr>
<tr><th id="614">614</th><td><u>#define   <dfn class="macro" id="_M/S_00654C_D1MODE_PRIORITY_MARK_B" data-ref="_M/S_00654C_D1MODE_PRIORITY_MARK_B">S_00654C_D1MODE_PRIORITY_MARK_B</dfn>(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="615">615</th><td><u>#define   <dfn class="macro" id="_M/G_00654C_D1MODE_PRIORITY_MARK_B" data-ref="_M/G_00654C_D1MODE_PRIORITY_MARK_B">G_00654C_D1MODE_PRIORITY_MARK_B</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="616">616</th><td><u>#define   <dfn class="macro" id="_M/C_00654C_D1MODE_PRIORITY_MARK_B" data-ref="_M/C_00654C_D1MODE_PRIORITY_MARK_B">C_00654C_D1MODE_PRIORITY_MARK_B</dfn>              0xFFFF8000</u></td></tr>
<tr><th id="617">617</th><td><u>#define   <dfn class="macro" id="_M/S_00654C_D1MODE_PRIORITY_B_OFF" data-ref="_M/S_00654C_D1MODE_PRIORITY_B_OFF">S_00654C_D1MODE_PRIORITY_B_OFF</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="618">618</th><td><u>#define   <dfn class="macro" id="_M/G_00654C_D1MODE_PRIORITY_B_OFF" data-ref="_M/G_00654C_D1MODE_PRIORITY_B_OFF">G_00654C_D1MODE_PRIORITY_B_OFF</dfn>(x)            (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="619">619</th><td><u>#define   <dfn class="macro" id="_M/C_00654C_D1MODE_PRIORITY_B_OFF" data-ref="_M/C_00654C_D1MODE_PRIORITY_B_OFF">C_00654C_D1MODE_PRIORITY_B_OFF</dfn>               0xFFFEFFFF</u></td></tr>
<tr><th id="620">620</th><td><u>#define   <dfn class="macro" id="_M/S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON">S_00654C_D1MODE_PRIORITY_B_ALWAYS_ON</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="621">621</th><td><u>#define   <dfn class="macro" id="_M/G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON">G_00654C_D1MODE_PRIORITY_B_ALWAYS_ON</dfn>(x)      (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="622">622</th><td><u>#define   <dfn class="macro" id="_M/C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON">C_00654C_D1MODE_PRIORITY_B_ALWAYS_ON</dfn>         0xFFEFFFFF</u></td></tr>
<tr><th id="623">623</th><td><u>#define   <dfn class="macro" id="_M/S_00654C_D1MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/S_00654C_D1MODE_PRIORITY_B_FORCE_MASK">S_00654C_D1MODE_PRIORITY_B_FORCE_MASK</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="624">624</th><td><u>#define   <dfn class="macro" id="_M/G_00654C_D1MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/G_00654C_D1MODE_PRIORITY_B_FORCE_MASK">G_00654C_D1MODE_PRIORITY_B_FORCE_MASK</dfn>(x)     (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="625">625</th><td><u>#define   <dfn class="macro" id="_M/C_00654C_D1MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/C_00654C_D1MODE_PRIORITY_B_FORCE_MASK">C_00654C_D1MODE_PRIORITY_B_FORCE_MASK</dfn>        0xFEFFFFFF</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/R_006D48_D2MODE_PRIORITY_A_CNT" data-ref="_M/R_006D48_D2MODE_PRIORITY_A_CNT">R_006D48_D2MODE_PRIORITY_A_CNT</dfn>               0x006D48</u></td></tr>
<tr><th id="627">627</th><td><u>#define   <dfn class="macro" id="_M/S_006D48_D2MODE_PRIORITY_MARK_A" data-ref="_M/S_006D48_D2MODE_PRIORITY_MARK_A">S_006D48_D2MODE_PRIORITY_MARK_A</dfn>(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="628">628</th><td><u>#define   <dfn class="macro" id="_M/G_006D48_D2MODE_PRIORITY_MARK_A" data-ref="_M/G_006D48_D2MODE_PRIORITY_MARK_A">G_006D48_D2MODE_PRIORITY_MARK_A</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="629">629</th><td><u>#define   <dfn class="macro" id="_M/C_006D48_D2MODE_PRIORITY_MARK_A" data-ref="_M/C_006D48_D2MODE_PRIORITY_MARK_A">C_006D48_D2MODE_PRIORITY_MARK_A</dfn>              0xFFFF8000</u></td></tr>
<tr><th id="630">630</th><td><u>#define   <dfn class="macro" id="_M/S_006D48_D2MODE_PRIORITY_A_OFF" data-ref="_M/S_006D48_D2MODE_PRIORITY_A_OFF">S_006D48_D2MODE_PRIORITY_A_OFF</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="631">631</th><td><u>#define   <dfn class="macro" id="_M/G_006D48_D2MODE_PRIORITY_A_OFF" data-ref="_M/G_006D48_D2MODE_PRIORITY_A_OFF">G_006D48_D2MODE_PRIORITY_A_OFF</dfn>(x)            (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="632">632</th><td><u>#define   <dfn class="macro" id="_M/C_006D48_D2MODE_PRIORITY_A_OFF" data-ref="_M/C_006D48_D2MODE_PRIORITY_A_OFF">C_006D48_D2MODE_PRIORITY_A_OFF</dfn>               0xFFFEFFFF</u></td></tr>
<tr><th id="633">633</th><td><u>#define   <dfn class="macro" id="_M/S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON">S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="634">634</th><td><u>#define   <dfn class="macro" id="_M/G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON">G_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</dfn>(x)      (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="635">635</th><td><u>#define   <dfn class="macro" id="_M/C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON" data-ref="_M/C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON">C_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</dfn>         0xFFEFFFFF</u></td></tr>
<tr><th id="636">636</th><td><u>#define   <dfn class="macro" id="_M/S_006D48_D2MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/S_006D48_D2MODE_PRIORITY_A_FORCE_MASK">S_006D48_D2MODE_PRIORITY_A_FORCE_MASK</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="637">637</th><td><u>#define   <dfn class="macro" id="_M/G_006D48_D2MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/G_006D48_D2MODE_PRIORITY_A_FORCE_MASK">G_006D48_D2MODE_PRIORITY_A_FORCE_MASK</dfn>(x)     (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="638">638</th><td><u>#define   <dfn class="macro" id="_M/C_006D48_D2MODE_PRIORITY_A_FORCE_MASK" data-ref="_M/C_006D48_D2MODE_PRIORITY_A_FORCE_MASK">C_006D48_D2MODE_PRIORITY_A_FORCE_MASK</dfn>        0xFEFFFFFF</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/R_006D4C_D2MODE_PRIORITY_B_CNT" data-ref="_M/R_006D4C_D2MODE_PRIORITY_B_CNT">R_006D4C_D2MODE_PRIORITY_B_CNT</dfn>               0x006D4C</u></td></tr>
<tr><th id="640">640</th><td><u>#define   <dfn class="macro" id="_M/S_006D4C_D2MODE_PRIORITY_MARK_B" data-ref="_M/S_006D4C_D2MODE_PRIORITY_MARK_B">S_006D4C_D2MODE_PRIORITY_MARK_B</dfn>(x)           (((x) &amp; 0x7FFF) &lt;&lt; 0)</u></td></tr>
<tr><th id="641">641</th><td><u>#define   <dfn class="macro" id="_M/G_006D4C_D2MODE_PRIORITY_MARK_B" data-ref="_M/G_006D4C_D2MODE_PRIORITY_MARK_B">G_006D4C_D2MODE_PRIORITY_MARK_B</dfn>(x)           (((x) &gt;&gt; 0) &amp; 0x7FFF)</u></td></tr>
<tr><th id="642">642</th><td><u>#define   <dfn class="macro" id="_M/C_006D4C_D2MODE_PRIORITY_MARK_B" data-ref="_M/C_006D4C_D2MODE_PRIORITY_MARK_B">C_006D4C_D2MODE_PRIORITY_MARK_B</dfn>              0xFFFF8000</u></td></tr>
<tr><th id="643">643</th><td><u>#define   <dfn class="macro" id="_M/S_006D4C_D2MODE_PRIORITY_B_OFF" data-ref="_M/S_006D4C_D2MODE_PRIORITY_B_OFF">S_006D4C_D2MODE_PRIORITY_B_OFF</dfn>(x)            (((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="644">644</th><td><u>#define   <dfn class="macro" id="_M/G_006D4C_D2MODE_PRIORITY_B_OFF" data-ref="_M/G_006D4C_D2MODE_PRIORITY_B_OFF">G_006D4C_D2MODE_PRIORITY_B_OFF</dfn>(x)            (((x) &gt;&gt; 16) &amp; 0x1)</u></td></tr>
<tr><th id="645">645</th><td><u>#define   <dfn class="macro" id="_M/C_006D4C_D2MODE_PRIORITY_B_OFF" data-ref="_M/C_006D4C_D2MODE_PRIORITY_B_OFF">C_006D4C_D2MODE_PRIORITY_B_OFF</dfn>               0xFFFEFFFF</u></td></tr>
<tr><th id="646">646</th><td><u>#define   <dfn class="macro" id="_M/S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON">S_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON</dfn>(x)      (((x) &amp; 0x1) &lt;&lt; 20)</u></td></tr>
<tr><th id="647">647</th><td><u>#define   <dfn class="macro" id="_M/G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON">G_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON</dfn>(x)      (((x) &gt;&gt; 20) &amp; 0x1)</u></td></tr>
<tr><th id="648">648</th><td><u>#define   <dfn class="macro" id="_M/C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON" data-ref="_M/C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON">C_006D4C_D2MODE_PRIORITY_B_ALWAYS_ON</dfn>         0xFFEFFFFF</u></td></tr>
<tr><th id="649">649</th><td><u>#define   <dfn class="macro" id="_M/S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK">S_006D4C_D2MODE_PRIORITY_B_FORCE_MASK</dfn>(x)     (((x) &amp; 0x1) &lt;&lt; 24)</u></td></tr>
<tr><th id="650">650</th><td><u>#define   <dfn class="macro" id="_M/G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK">G_006D4C_D2MODE_PRIORITY_B_FORCE_MASK</dfn>(x)     (((x) &gt;&gt; 24) &amp; 0x1)</u></td></tr>
<tr><th id="651">651</th><td><u>#define   <dfn class="macro" id="_M/C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK" data-ref="_M/C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK">C_006D4C_D2MODE_PRIORITY_B_FORCE_MASK</dfn>        0xFEFFFFFF</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i>/* PLL regs */</i></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                 0x8</u></td></tr>
<tr><th id="655">655</th><td><u>#define   <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                             (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="656">656</th><td><u>#define   <dfn class="macro" id="_M/MOBILE_SU" data-ref="_M/MOBILE_SU">MOBILE_SU</dfn>                                    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/DYN_PWRMGT_SCLK_LENGTH" data-ref="_M/DYN_PWRMGT_SCLK_LENGTH">DYN_PWRMGT_SCLK_LENGTH</dfn>                         0xc</u></td></tr>
<tr><th id="658">658</th><td><u>#define   <dfn class="macro" id="_M/NORMAL_POWER_SCLK_HILEN" data-ref="_M/NORMAL_POWER_SCLK_HILEN">NORMAL_POWER_SCLK_HILEN</dfn>(x)                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="659">659</th><td><u>#define   <dfn class="macro" id="_M/NORMAL_POWER_SCLK_LOLEN" data-ref="_M/NORMAL_POWER_SCLK_LOLEN">NORMAL_POWER_SCLK_LOLEN</dfn>(x)                   ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="660">660</th><td><u>#define   <dfn class="macro" id="_M/REDUCED_POWER_SCLK_HILEN" data-ref="_M/REDUCED_POWER_SCLK_HILEN">REDUCED_POWER_SCLK_HILEN</dfn>(x)                  ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="661">661</th><td><u>#define   <dfn class="macro" id="_M/REDUCED_POWER_SCLK_LOLEN" data-ref="_M/REDUCED_POWER_SCLK_LOLEN">REDUCED_POWER_SCLK_LOLEN</dfn>(x)                  ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="662">662</th><td><u>#define   <dfn class="macro" id="_M/POWER_D1_SCLK_HILEN" data-ref="_M/POWER_D1_SCLK_HILEN">POWER_D1_SCLK_HILEN</dfn>(x)                       ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="663">663</th><td><u>#define   <dfn class="macro" id="_M/POWER_D1_SCLK_LOLEN" data-ref="_M/POWER_D1_SCLK_LOLEN">POWER_D1_SCLK_LOLEN</dfn>(x)                       ((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="664">664</th><td><u>#define   <dfn class="macro" id="_M/STATIC_SCREEN_HILEN" data-ref="_M/STATIC_SCREEN_HILEN">STATIC_SCREEN_HILEN</dfn>(x)                       ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="665">665</th><td><u>#define   <dfn class="macro" id="_M/STATIC_SCREEN_LOLEN" data-ref="_M/STATIC_SCREEN_LOLEN">STATIC_SCREEN_LOLEN</dfn>(x)                       ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/DYN_SCLK_VOL_CNTL" data-ref="_M/DYN_SCLK_VOL_CNTL">DYN_SCLK_VOL_CNTL</dfn>                              0xe</u></td></tr>
<tr><th id="667">667</th><td><u>#define   <dfn class="macro" id="_M/IO_CG_VOLTAGE_DROP" data-ref="_M/IO_CG_VOLTAGE_DROP">IO_CG_VOLTAGE_DROP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="668">668</th><td><u>#define   <dfn class="macro" id="_M/VOLTAGE_DROP_SYNC" data-ref="_M/VOLTAGE_DROP_SYNC">VOLTAGE_DROP_SYNC</dfn>                            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="669">669</th><td><u>#define   <dfn class="macro" id="_M/VOLTAGE_DELAY_SEL" data-ref="_M/VOLTAGE_DELAY_SEL">VOLTAGE_DELAY_SEL</dfn>(x)                         ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/HDP_DYN_CNTL" data-ref="_M/HDP_DYN_CNTL">HDP_DYN_CNTL</dfn>                                   0x10</u></td></tr>
<tr><th id="671">671</th><td><u>#define   <dfn class="macro" id="_M/HDP_FORCEON" data-ref="_M/HDP_FORCEON">HDP_FORCEON</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/MC_HOST_DYN_CNTL" data-ref="_M/MC_HOST_DYN_CNTL">MC_HOST_DYN_CNTL</dfn>                               0x1e</u></td></tr>
<tr><th id="673">673</th><td><u>#define   <dfn class="macro" id="_M/MC_HOST_FORCEON" data-ref="_M/MC_HOST_FORCEON">MC_HOST_FORCEON</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/DYN_BACKBIAS_CNTL" data-ref="_M/DYN_BACKBIAS_CNTL">DYN_BACKBIAS_CNTL</dfn>                              0x29</u></td></tr>
<tr><th id="675">675</th><td><u>#define   <dfn class="macro" id="_M/IO_CG_BACKBIAS_EN" data-ref="_M/IO_CG_BACKBIAS_EN">IO_CG_BACKBIAS_EN</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/* mmreg */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/DOUT_POWER_MANAGEMENT_CNTL" data-ref="_M/DOUT_POWER_MANAGEMENT_CNTL">DOUT_POWER_MANAGEMENT_CNTL</dfn>                     0x7ee0</u></td></tr>
<tr><th id="679">679</th><td><u>#define   <dfn class="macro" id="_M/PWRDN_WAIT_BUSY_OFF" data-ref="_M/PWRDN_WAIT_BUSY_OFF">PWRDN_WAIT_BUSY_OFF</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="680">680</th><td><u>#define   <dfn class="macro" id="_M/PWRDN_WAIT_PWRSEQ_OFF" data-ref="_M/PWRDN_WAIT_PWRSEQ_OFF">PWRDN_WAIT_PWRSEQ_OFF</dfn>                        (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="681">681</th><td><u>#define   <dfn class="macro" id="_M/PWRDN_WAIT_PPLL_OFF" data-ref="_M/PWRDN_WAIT_PPLL_OFF">PWRDN_WAIT_PPLL_OFF</dfn>                          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="682">682</th><td><u>#define   <dfn class="macro" id="_M/PWRUP_WAIT_PPLL_ON" data-ref="_M/PWRUP_WAIT_PPLL_ON">PWRUP_WAIT_PPLL_ON</dfn>                           (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="683">683</th><td><u>#define   <dfn class="macro" id="_M/PWRUP_WAIT_MEM_INIT_DONE" data-ref="_M/PWRUP_WAIT_MEM_INIT_DONE">PWRUP_WAIT_MEM_INIT_DONE</dfn>                     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="684">684</th><td><u>#define   <dfn class="macro" id="_M/PM_ASSERT_RESET" data-ref="_M/PM_ASSERT_RESET">PM_ASSERT_RESET</dfn>                              (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="685">685</th><td><u>#define   <dfn class="macro" id="_M/PM_PWRDN_PPLL" data-ref="_M/PM_PWRDN_PPLL">PM_PWRDN_PPLL</dfn>                                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="688">688</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_rs600.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_rs600.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
