Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_TB_behav xil_defaultlib.TX_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/UART_TX.v" Line 1. Module UART_TX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_FSM.v" Line 1. Module TX_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_SERIALIZER.v" Line 1. Module TX_SERIALIZER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_PARITY_CALC.v" Line 1. Module TX_PARITY_CALC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_OUTPUT.v" Line 1. Module TX_OUTPUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/UART_TX.v" Line 1. Module UART_TX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_FSM.v" Line 1. Module TX_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_SERIALIZER.v" Line 1. Module TX_SERIALIZER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_PARITY_CALC.v" Line 1. Module TX_PARITY_CALC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Digital_Track/Design_Projects/UART/TX_OUTPUT.v" Line 1. Module TX_OUTPUT doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_FSM
Compiling module xil_defaultlib.TX_SERIALIZER
Compiling module xil_defaultlib.TX_PARITY_CALC
Compiling module xil_defaultlib.TX_OUTPUT
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.TX_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_TB_behav
