module _DFF(clk,In,Out);
input In,clk;
output Out;
reg Out;
always@(posedge clk)
begin
	Out<=In;
end
endmodule
