<stg><name>aes_ha</name>


<trans_list>

<trans id="1470" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="93" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="93" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
<literal name="icmp_ln587_1" val="1"/>
<literal name="icmp_ln587_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="101" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="102" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_3" val="1"/>
<literal name="icmp_ln587_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="103" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_5" val="1"/>
<literal name="icmp_ln587_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="104" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_7" val="1"/>
<literal name="icmp_ln587_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="105" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_9" val="1"/>
<literal name="icmp_ln587_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="106" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_11" val="1"/>
<literal name="icmp_ln587_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="107" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_13" val="1"/>
<literal name="icmp_ln587_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:4  %ctx_RoundKey = alloca [176 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:5  %ctx_Iv = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:61  %key_addr_12 = getelementptr [16 x i8]* %key, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="key_addr_12"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:62  %key_load_12 = load i8* %key_addr_12, align 1

]]></Node>
<StgValue><ssdm name="key_load_12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:62  %key_load_12 = load i8* %key_addr_12, align 1

]]></Node>
<StgValue><ssdm name="key_load_12"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:65  %key_addr_13 = getelementptr [16 x i8]* %key, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="key_addr_13"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:66  %key_load_13 = load i8* %key_addr_13, align 1

]]></Node>
<StgValue><ssdm name="key_load_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:66  %key_load_13 = load i8* %key_addr_13, align 1

]]></Node>
<StgValue><ssdm name="key_load_13"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:69  %key_addr_14 = getelementptr [16 x i8]* %key, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="key_addr_14"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:70  %key_load_14 = load i8* %key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="key_load_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:63  %ctx_RoundKey_addr_12 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_12"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:64  store i8 %key_load_12, i8* %ctx_RoundKey_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:67  %ctx_RoundKey_addr_13 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:68  store i8 %key_load_13, i8* %ctx_RoundKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:70  %key_load_14 = load i8* %key_addr_14, align 1

]]></Node>
<StgValue><ssdm name="key_load_14"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:73  %key_addr_15 = getelementptr [16 x i8]* %key, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="key_addr_15"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:74  %key_load_15 = load i8* %key_addr_15, align 1

]]></Node>
<StgValue><ssdm name="key_load_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:13  %key_addr = getelementptr [16 x i8]* %key, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:14  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:71  %ctx_RoundKey_addr_14 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_14"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:72  store i8 %key_load_14, i8* %ctx_RoundKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:74  %key_load_15 = load i8* %key_addr_15, align 1

]]></Node>
<StgValue><ssdm name="key_load_15"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:75  %ctx_RoundKey_addr_15 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_15"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:76  store i8 %key_load_15, i8* %ctx_RoundKey_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:77  %zext_ln225 = zext i8 %key_load_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:78  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:79  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:14  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:15  %ctx_RoundKey_addr = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:16  store i8 %key_load, i8* %ctx_RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:17  %key_addr_1 = getelementptr [16 x i8]* %key, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="key_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:18  %key_load_1 = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:79  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:80  %zext_ln226 = zext i8 %key_load_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:81  %sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:82  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:89  %xor_ln246_40 = xor i8 %key_load, 1

]]></Node>
<StgValue><ssdm name="xor_ln246_40"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:90  %xor_ln246 = xor i8 %xor_ln246_40, %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln246"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:91  %ctx_RoundKey_addr_16 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_16"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:92  store i8 %xor_ln246, i8* %ctx_RoundKey_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:18  %key_load_1 = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:19  %ctx_RoundKey_addr_1 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:20  store i8 %key_load_1, i8* %ctx_RoundKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:21  %key_addr_2 = getelementptr [16 x i8]* %key, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="key_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:22  %key_load_2 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:82  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:83  %zext_ln227 = zext i8 %key_load_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:84  %sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:85  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:93  %xor_ln247 = xor i8 %sbox_load_1, %key_load_1

]]></Node>
<StgValue><ssdm name="xor_ln247"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:94  %ctx_RoundKey_addr_17 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_17"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:95  store i8 %xor_ln247, i8* %ctx_RoundKey_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:22  %key_load_2 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:23  %ctx_RoundKey_addr_2 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:24  store i8 %key_load_2, i8* %ctx_RoundKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:25  %key_addr_3 = getelementptr [16 x i8]* %key, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="key_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:26  %key_load_3 = load i8* %key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:85  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:86  %zext_ln228 = zext i8 %key_load_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:87  %sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:88  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:96  %xor_ln248 = xor i8 %sbox_load_2, %key_load_2

]]></Node>
<StgValue><ssdm name="xor_ln248"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:97  %ctx_RoundKey_addr_18 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_18"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:98  store i8 %xor_ln248, i8* %ctx_RoundKey_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="191" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:26  %key_load_3 = load i8* %key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:27  %ctx_RoundKey_addr_3 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:28  store i8 %key_load_3, i8* %ctx_RoundKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:29  %key_addr_4 = getelementptr [16 x i8]* %key, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="key_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:30  %key_load_4 = load i8* %key_addr_4, align 1

]]></Node>
<StgValue><ssdm name="key_load_4"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:88  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:99  %xor_ln249 = xor i8 %sbox_load_3, %key_load_3

]]></Node>
<StgValue><ssdm name="xor_ln249"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:100  %ctx_RoundKey_addr_19 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_19"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:101  store i8 %xor_ln249, i8* %ctx_RoundKey_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:30  %key_load_4 = load i8* %key_addr_4, align 1

]]></Node>
<StgValue><ssdm name="key_load_4"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:31  %ctx_RoundKey_addr_4 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:32  store i8 %key_load_4, i8* %ctx_RoundKey_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:33  %key_addr_5 = getelementptr [16 x i8]* %key, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="key_addr_5"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:34  %key_load_5 = load i8* %key_addr_5, align 1

]]></Node>
<StgValue><ssdm name="key_load_5"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:102  %xor_ln246_1 = xor i8 %key_load_4, %xor_ln246

]]></Node>
<StgValue><ssdm name="xor_ln246_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:103  %ctx_RoundKey_addr_20 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_20"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:104  store i8 %xor_ln246_1, i8* %ctx_RoundKey_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="208" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:34  %key_load_5 = load i8* %key_addr_5, align 1

]]></Node>
<StgValue><ssdm name="key_load_5"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:35  %ctx_RoundKey_addr_5 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:36  store i8 %key_load_5, i8* %ctx_RoundKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:37  %key_addr_6 = getelementptr [16 x i8]* %key, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="key_addr_6"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:38  %key_load_6 = load i8* %key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="key_load_6"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:105  %xor_ln247_1 = xor i8 %key_load_5, %xor_ln247

]]></Node>
<StgValue><ssdm name="xor_ln247_1"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:106  %ctx_RoundKey_addr_21 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_21"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:107  store i8 %xor_ln247_1, i8* %ctx_RoundKey_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="216" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:38  %key_load_6 = load i8* %key_addr_6, align 1

]]></Node>
<StgValue><ssdm name="key_load_6"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:39  %ctx_RoundKey_addr_6 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_6"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:40  store i8 %key_load_6, i8* %ctx_RoundKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:41  %key_addr_7 = getelementptr [16 x i8]* %key, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="key_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:42  %key_load_7 = load i8* %key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="key_load_7"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:108  %xor_ln248_1 = xor i8 %key_load_6, %xor_ln248

]]></Node>
<StgValue><ssdm name="xor_ln248_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:109  %ctx_RoundKey_addr_22 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_22"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:110  store i8 %xor_ln248_1, i8* %ctx_RoundKey_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="224" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:42  %key_load_7 = load i8* %key_addr_7, align 1

]]></Node>
<StgValue><ssdm name="key_load_7"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:43  %ctx_RoundKey_addr_7 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:44  store i8 %key_load_7, i8* %ctx_RoundKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:45  %key_addr_8 = getelementptr [16 x i8]* %key, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="key_addr_8"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:46  %key_load_8 = load i8* %key_addr_8, align 1

]]></Node>
<StgValue><ssdm name="key_load_8"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:111  %xor_ln249_1 = xor i8 %key_load_7, %xor_ln249

]]></Node>
<StgValue><ssdm name="xor_ln249_1"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:112  %ctx_RoundKey_addr_23 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_23"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:113  store i8 %xor_ln249_1, i8* %ctx_RoundKey_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="232" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:46  %key_load_8 = load i8* %key_addr_8, align 1

]]></Node>
<StgValue><ssdm name="key_load_8"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:47  %ctx_RoundKey_addr_8 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_8"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:48  store i8 %key_load_8, i8* %ctx_RoundKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:49  %key_addr_9 = getelementptr [16 x i8]* %key, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="key_addr_9"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:50  %key_load_9 = load i8* %key_addr_9, align 1

]]></Node>
<StgValue><ssdm name="key_load_9"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:114  %xor_ln246_2 = xor i8 %key_load_8, %xor_ln246_1

]]></Node>
<StgValue><ssdm name="xor_ln246_2"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:115  %ctx_RoundKey_addr_24 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_24"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:116  store i8 %xor_ln246_2, i8* %ctx_RoundKey_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="240" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:50  %key_load_9 = load i8* %key_addr_9, align 1

]]></Node>
<StgValue><ssdm name="key_load_9"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:51  %ctx_RoundKey_addr_9 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:52  store i8 %key_load_9, i8* %ctx_RoundKey_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:53  %key_addr_10 = getelementptr [16 x i8]* %key, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="key_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:54  %key_load_10 = load i8* %key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="key_load_10"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:117  %xor_ln247_2 = xor i8 %key_load_9, %xor_ln247_1

]]></Node>
<StgValue><ssdm name="xor_ln247_2"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:118  %ctx_RoundKey_addr_25 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_25"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:119  store i8 %xor_ln247_2, i8* %ctx_RoundKey_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="248" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:54  %key_load_10 = load i8* %key_addr_10, align 1

]]></Node>
<StgValue><ssdm name="key_load_10"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:55  %ctx_RoundKey_addr_10 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:56  store i8 %key_load_10, i8* %ctx_RoundKey_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:57  %key_addr_11 = getelementptr [16 x i8]* %key, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="key_addr_11"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:58  %key_load_11 = load i8* %key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="key_load_11"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:120  %xor_ln248_2 = xor i8 %key_load_10, %xor_ln248_1

]]></Node>
<StgValue><ssdm name="xor_ln248_2"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:121  %ctx_RoundKey_addr_26 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_26"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:122  store i8 %xor_ln248_2, i8* %ctx_RoundKey_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:58  %key_load_11 = load i8* %key_addr_11, align 1

]]></Node>
<StgValue><ssdm name="key_load_11"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:59  %ctx_RoundKey_addr_11 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_11"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:60  store i8 %key_load_11, i8* %ctx_RoundKey_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:123  %xor_ln249_2 = xor i8 %key_load_11, %xor_ln249_1

]]></Node>
<StgValue><ssdm name="xor_ln249_2"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:124  %ctx_RoundKey_addr_27 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_27"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:125  store i8 %xor_ln249_2, i8* %ctx_RoundKey_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:126  %xor_ln246_3 = xor i8 %key_load_12, %xor_ln246_2

]]></Node>
<StgValue><ssdm name="xor_ln246_3"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:127  %ctx_RoundKey_addr_28 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_28"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:128  store i8 %xor_ln246_3, i8* %ctx_RoundKey_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:129  %xor_ln247_3 = xor i8 %key_load_13, %xor_ln247_2

]]></Node>
<StgValue><ssdm name="xor_ln247_3"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:130  %ctx_RoundKey_addr_29 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_29"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:131  store i8 %xor_ln247_3, i8* %ctx_RoundKey_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="268" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:132  %xor_ln248_3 = xor i8 %key_load_14, %xor_ln248_2

]]></Node>
<StgValue><ssdm name="xor_ln248_3"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:133  %ctx_RoundKey_addr_30 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_30"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:134  store i8 %xor_ln248_3, i8* %ctx_RoundKey_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:135  %xor_ln249_3 = xor i8 %key_load_15, %xor_ln249_2

]]></Node>
<StgValue><ssdm name="xor_ln249_3"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:136  %ctx_RoundKey_addr_31 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_31"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:137  store i8 %xor_ln249_3, i8* %ctx_RoundKey_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:138  %zext_ln225_1 = zext i8 %xor_ln247_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:139  %sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:140  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:141  %zext_ln226_1 = zext i8 %xor_ln248_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:142  %sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:143  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="280" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:140  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:143  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:144  %zext_ln227_1 = zext i8 %xor_ln249_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:145  %sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:146  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:147  %zext_ln228_1 = zext i8 %xor_ln246_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:148  %sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:149  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:150  %xor_ln231 = xor i8 %sbox_load_4, 2

]]></Node>
<StgValue><ssdm name="xor_ln231"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:151  %xor_ln246_4 = xor i8 %xor_ln231, %xor_ln246

]]></Node>
<StgValue><ssdm name="xor_ln246_4"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:152  %ctx_RoundKey_addr_32 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_32"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:153  store i8 %xor_ln246_4, i8* %ctx_RoundKey_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:154  %xor_ln247_4 = xor i8 %sbox_load_5, %xor_ln247

]]></Node>
<StgValue><ssdm name="xor_ln247_4"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:155  %ctx_RoundKey_addr_33 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_33"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:156  store i8 %xor_ln247_4, i8* %ctx_RoundKey_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="295" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:146  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:149  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:157  %xor_ln248_4 = xor i8 %sbox_load_6, %xor_ln248

]]></Node>
<StgValue><ssdm name="xor_ln248_4"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:158  %ctx_RoundKey_addr_34 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_34"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:159  store i8 %xor_ln248_4, i8* %ctx_RoundKey_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:160  %xor_ln249_4 = xor i8 %sbox_load_7, %xor_ln249

]]></Node>
<StgValue><ssdm name="xor_ln249_4"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:161  %ctx_RoundKey_addr_35 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_35"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:162  store i8 %xor_ln249_4, i8* %ctx_RoundKey_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:163  %xor_ln246_5 = xor i8 %key_load_4, %xor_ln231

]]></Node>
<StgValue><ssdm name="xor_ln246_5"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:164  %ctx_RoundKey_addr_36 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_36"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:165  store i8 %xor_ln246_5, i8* %ctx_RoundKey_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:166  %xor_ln247_5 = xor i8 %sbox_load_5, %key_load_5

]]></Node>
<StgValue><ssdm name="xor_ln247_5"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:167  %ctx_RoundKey_addr_37 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_37"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:168  store i8 %xor_ln247_5, i8* %ctx_RoundKey_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="309" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:169  %xor_ln248_5 = xor i8 %sbox_load_6, %key_load_6

]]></Node>
<StgValue><ssdm name="xor_ln248_5"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:170  %ctx_RoundKey_addr_38 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_38"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:171  store i8 %xor_ln248_5, i8* %ctx_RoundKey_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:172  %xor_ln249_5 = xor i8 %sbox_load_7, %key_load_7

]]></Node>
<StgValue><ssdm name="xor_ln249_5"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:173  %ctx_RoundKey_addr_39 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_39"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:174  store i8 %xor_ln249_5, i8* %ctx_RoundKey_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="315" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:175  %xor_ln246_6 = xor i8 %xor_ln246_5, %xor_ln246_2

]]></Node>
<StgValue><ssdm name="xor_ln246_6"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:176  %ctx_RoundKey_addr_40 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_40"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:177  store i8 %xor_ln246_6, i8* %ctx_RoundKey_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:178  %xor_ln247_6 = xor i8 %xor_ln247_5, %xor_ln247_2

]]></Node>
<StgValue><ssdm name="xor_ln247_6"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:179  %ctx_RoundKey_addr_41 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_41"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:180  store i8 %xor_ln247_6, i8* %ctx_RoundKey_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:181  %xor_ln248_6 = xor i8 %xor_ln248_5, %xor_ln248_2

]]></Node>
<StgValue><ssdm name="xor_ln248_6"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:182  %ctx_RoundKey_addr_42 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_42"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:183  store i8 %xor_ln248_6, i8* %ctx_RoundKey_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:184  %xor_ln249_6 = xor i8 %xor_ln249_5, %xor_ln249_2

]]></Node>
<StgValue><ssdm name="xor_ln249_6"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:185  %ctx_RoundKey_addr_43 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_43"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:186  store i8 %xor_ln249_6, i8* %ctx_RoundKey_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="327" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:187  %xor_ln246_7 = xor i8 %key_load_12, %xor_ln246_5

]]></Node>
<StgValue><ssdm name="xor_ln246_7"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:188  %ctx_RoundKey_addr_44 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_44"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:189  store i8 %xor_ln246_7, i8* %ctx_RoundKey_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:190  %xor_ln247_7 = xor i8 %key_load_13, %xor_ln247_5

]]></Node>
<StgValue><ssdm name="xor_ln247_7"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:191  %ctx_RoundKey_addr_45 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_45"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:192  store i8 %xor_ln247_7, i8* %ctx_RoundKey_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="333" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:193  %xor_ln248_7 = xor i8 %key_load_14, %xor_ln248_5

]]></Node>
<StgValue><ssdm name="xor_ln248_7"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:194  %ctx_RoundKey_addr_46 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_46"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:195  store i8 %xor_ln248_7, i8* %ctx_RoundKey_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:196  %xor_ln249_7 = xor i8 %key_load_15, %xor_ln249_5

]]></Node>
<StgValue><ssdm name="xor_ln249_7"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:197  %ctx_RoundKey_addr_47 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_47"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:198  store i8 %xor_ln249_7, i8* %ctx_RoundKey_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:199  %zext_ln225_2 = zext i8 %xor_ln247_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:200  %sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:201  %sbox_load_8 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:202  %zext_ln226_2 = zext i8 %xor_ln248_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_2"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:203  %sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_2

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:204  %sbox_load_9 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="345" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:201  %sbox_load_8 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:204  %sbox_load_9 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:205  %zext_ln227_2 = zext i8 %xor_ln249_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:206  %sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:207  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:208  %zext_ln228_2 = zext i8 %xor_ln246_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:209  %sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:210  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:211  %xor_ln246_41 = xor i8 %xor_ln246_4, 4

]]></Node>
<StgValue><ssdm name="xor_ln246_41"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:212  %xor_ln246_8 = xor i8 %xor_ln246_41, %sbox_load_8

]]></Node>
<StgValue><ssdm name="xor_ln246_8"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:213  %ctx_RoundKey_addr_48 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_48"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:214  store i8 %xor_ln246_8, i8* %ctx_RoundKey_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:215  %xor_ln247_8 = xor i8 %sbox_load_9, %xor_ln247_4

]]></Node>
<StgValue><ssdm name="xor_ln247_8"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:216  %ctx_RoundKey_addr_49 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_49"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:217  store i8 %xor_ln247_8, i8* %ctx_RoundKey_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="360" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:207  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:210  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:218  %xor_ln248_8 = xor i8 %sbox_load_10, %xor_ln248_4

]]></Node>
<StgValue><ssdm name="xor_ln248_8"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:219  %ctx_RoundKey_addr_50 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_50"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:220  store i8 %xor_ln248_8, i8* %ctx_RoundKey_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:221  %xor_ln249_8 = xor i8 %sbox_load_11, %xor_ln249_4

]]></Node>
<StgValue><ssdm name="xor_ln249_8"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:222  %ctx_RoundKey_addr_51 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_51"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:223  store i8 %xor_ln249_8, i8* %ctx_RoundKey_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="368" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:224  %xor_ln246_9 = xor i8 %xor_ln246_8, %xor_ln246_5

]]></Node>
<StgValue><ssdm name="xor_ln246_9"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:225  %ctx_RoundKey_addr_52 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_52"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:226  store i8 %xor_ln246_9, i8* %ctx_RoundKey_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:227  %xor_ln247_9 = xor i8 %xor_ln247_8, %xor_ln247_5

]]></Node>
<StgValue><ssdm name="xor_ln247_9"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:228  %ctx_RoundKey_addr_53 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_53"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:229  store i8 %xor_ln247_9, i8* %ctx_RoundKey_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="374" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:230  %xor_ln248_9 = xor i8 %xor_ln248_8, %xor_ln248_5

]]></Node>
<StgValue><ssdm name="xor_ln248_9"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:231  %ctx_RoundKey_addr_54 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_54"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:232  store i8 %xor_ln248_9, i8* %ctx_RoundKey_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:233  %xor_ln249_9 = xor i8 %xor_ln249_8, %xor_ln249_5

]]></Node>
<StgValue><ssdm name="xor_ln249_9"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:234  %ctx_RoundKey_addr_55 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_55"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:235  store i8 %xor_ln249_9, i8* %ctx_RoundKey_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="380" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:236  %xor_ln246_10 = xor i8 %xor_ln246_8, %xor_ln246_2

]]></Node>
<StgValue><ssdm name="xor_ln246_10"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:237  %ctx_RoundKey_addr_56 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_56"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:238  store i8 %xor_ln246_10, i8* %ctx_RoundKey_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:239  %xor_ln247_10 = xor i8 %xor_ln247_8, %xor_ln247_2

]]></Node>
<StgValue><ssdm name="xor_ln247_10"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:240  %ctx_RoundKey_addr_57 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_57"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:241  store i8 %xor_ln247_10, i8* %ctx_RoundKey_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="386" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:242  %xor_ln248_10 = xor i8 %xor_ln248_8, %xor_ln248_2

]]></Node>
<StgValue><ssdm name="xor_ln248_10"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:243  %ctx_RoundKey_addr_58 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_58"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:244  store i8 %xor_ln248_10, i8* %ctx_RoundKey_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:245  %xor_ln249_10 = xor i8 %xor_ln249_8, %xor_ln249_2

]]></Node>
<StgValue><ssdm name="xor_ln249_10"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:246  %ctx_RoundKey_addr_59 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_59"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:247  store i8 %xor_ln249_10, i8* %ctx_RoundKey_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="392" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:248  %xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_7

]]></Node>
<StgValue><ssdm name="xor_ln246_11"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:249  %ctx_RoundKey_addr_60 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_60"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:250  store i8 %xor_ln246_11, i8* %ctx_RoundKey_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:251  %xor_ln247_11 = xor i8 %xor_ln247_10, %xor_ln247_7

]]></Node>
<StgValue><ssdm name="xor_ln247_11"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:252  %ctx_RoundKey_addr_61 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_61"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:253  store i8 %xor_ln247_11, i8* %ctx_RoundKey_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="398" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:254  %xor_ln248_11 = xor i8 %xor_ln248_10, %xor_ln248_7

]]></Node>
<StgValue><ssdm name="xor_ln248_11"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:255  %ctx_RoundKey_addr_62 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_62"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:256  store i8 %xor_ln248_11, i8* %ctx_RoundKey_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:257  %xor_ln249_11 = xor i8 %xor_ln249_10, %xor_ln249_7

]]></Node>
<StgValue><ssdm name="xor_ln249_11"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:258  %ctx_RoundKey_addr_63 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_63"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:259  store i8 %xor_ln249_11, i8* %ctx_RoundKey_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:260  %zext_ln225_3 = zext i8 %xor_ln247_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_3"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:261  %sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_3

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:262  %sbox_load_12 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:263  %zext_ln226_3 = zext i8 %xor_ln248_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_3"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:264  %sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_3

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:265  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="410" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:262  %sbox_load_12 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:265  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:266  %zext_ln227_3 = zext i8 %xor_ln249_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_3"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:267  %sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:268  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:269  %zext_ln228_3 = zext i8 %xor_ln246_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_3"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:270  %sbox_addr_15 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_3

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:271  %sbox_load_15 = load i8* %sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:272  %xor_ln231_1 = xor i8 %sbox_load_12, 8

]]></Node>
<StgValue><ssdm name="xor_ln231_1"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:273  %xor_ln246_12 = xor i8 %xor_ln231_1, %xor_ln246_8

]]></Node>
<StgValue><ssdm name="xor_ln246_12"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:274  %ctx_RoundKey_addr_64 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_64"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:275  store i8 %xor_ln246_12, i8* %ctx_RoundKey_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:276  %xor_ln247_12 = xor i8 %sbox_load_13, %xor_ln247_8

]]></Node>
<StgValue><ssdm name="xor_ln247_12"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:277  %ctx_RoundKey_addr_65 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_65"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:278  store i8 %xor_ln247_12, i8* %ctx_RoundKey_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="425" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:268  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:271  %sbox_load_15 = load i8* %sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="427" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:279  %xor_ln248_12 = xor i8 %sbox_load_14, %xor_ln248_8

]]></Node>
<StgValue><ssdm name="xor_ln248_12"/></StgValue>
</operation>

<operation id="428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:280  %ctx_RoundKey_addr_66 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_66"/></StgValue>
</operation>

<operation id="429" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:281  store i8 %xor_ln248_12, i8* %ctx_RoundKey_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="430" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:282  %xor_ln249_12 = xor i8 %sbox_load_15, %xor_ln249_8

]]></Node>
<StgValue><ssdm name="xor_ln249_12"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:283  %ctx_RoundKey_addr_67 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_67"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:284  store i8 %xor_ln249_12, i8* %ctx_RoundKey_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="433" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:285  %xor_ln246_13 = xor i8 %xor_ln231_1, %xor_ln246_5

]]></Node>
<StgValue><ssdm name="xor_ln246_13"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:286  %ctx_RoundKey_addr_68 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_68"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:287  store i8 %xor_ln246_13, i8* %ctx_RoundKey_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:288  %xor_ln247_13 = xor i8 %sbox_load_13, %xor_ln247_5

]]></Node>
<StgValue><ssdm name="xor_ln247_13"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:289  %ctx_RoundKey_addr_69 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_69"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:290  store i8 %xor_ln247_13, i8* %ctx_RoundKey_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="439" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:291  %xor_ln248_13 = xor i8 %sbox_load_14, %xor_ln248_5

]]></Node>
<StgValue><ssdm name="xor_ln248_13"/></StgValue>
</operation>

<operation id="440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:292  %ctx_RoundKey_addr_70 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_70"/></StgValue>
</operation>

<operation id="441" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:293  store i8 %xor_ln248_13, i8* %ctx_RoundKey_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="442" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:294  %xor_ln249_13 = xor i8 %sbox_load_15, %xor_ln249_5

]]></Node>
<StgValue><ssdm name="xor_ln249_13"/></StgValue>
</operation>

<operation id="443" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:295  %ctx_RoundKey_addr_71 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_71"/></StgValue>
</operation>

<operation id="444" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:296  store i8 %xor_ln249_13, i8* %ctx_RoundKey_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="445" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:297  %xor_ln246_14 = xor i8 %xor_ln246_13, %xor_ln246_10

]]></Node>
<StgValue><ssdm name="xor_ln246_14"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:298  %ctx_RoundKey_addr_72 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_72"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:299  store i8 %xor_ln246_14, i8* %ctx_RoundKey_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:300  %xor_ln247_14 = xor i8 %xor_ln247_13, %xor_ln247_10

]]></Node>
<StgValue><ssdm name="xor_ln247_14"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:301  %ctx_RoundKey_addr_73 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_73"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:302  store i8 %xor_ln247_14, i8* %ctx_RoundKey_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="451" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:303  %xor_ln248_14 = xor i8 %xor_ln248_13, %xor_ln248_10

]]></Node>
<StgValue><ssdm name="xor_ln248_14"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:304  %ctx_RoundKey_addr_74 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_74"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:305  store i8 %xor_ln248_14, i8* %ctx_RoundKey_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:306  %xor_ln249_14 = xor i8 %xor_ln249_13, %xor_ln249_10

]]></Node>
<StgValue><ssdm name="xor_ln249_14"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:307  %ctx_RoundKey_addr_75 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_75"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:308  store i8 %xor_ln249_14, i8* %ctx_RoundKey_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="457" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:309  %xor_ln246_15 = xor i8 %key_load_12, %xor_ln231_1

]]></Node>
<StgValue><ssdm name="xor_ln246_15"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:310  %ctx_RoundKey_addr_76 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_76"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:311  store i8 %xor_ln246_15, i8* %ctx_RoundKey_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:312  %xor_ln247_15 = xor i8 %sbox_load_13, %key_load_13

]]></Node>
<StgValue><ssdm name="xor_ln247_15"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:313  %ctx_RoundKey_addr_77 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_77"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:314  store i8 %xor_ln247_15, i8* %ctx_RoundKey_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="463" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:315  %xor_ln248_15 = xor i8 %sbox_load_14, %key_load_14

]]></Node>
<StgValue><ssdm name="xor_ln248_15"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:316  %ctx_RoundKey_addr_78 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_78"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:317  store i8 %xor_ln248_15, i8* %ctx_RoundKey_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:318  %xor_ln249_15 = xor i8 %sbox_load_15, %key_load_15

]]></Node>
<StgValue><ssdm name="xor_ln249_15"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:319  %ctx_RoundKey_addr_79 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_79"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:320  store i8 %xor_ln249_15, i8* %ctx_RoundKey_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:321  %zext_ln225_4 = zext i8 %xor_ln247_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_4"/></StgValue>
</operation>

<operation id="470" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:322  %sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_4

]]></Node>
<StgValue><ssdm name="sbox_addr_16"/></StgValue>
</operation>

<operation id="471" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:323  %sbox_load_16 = load i8* %sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:324  %zext_ln226_4 = zext i8 %xor_ln248_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_4"/></StgValue>
</operation>

<operation id="473" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:325  %sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_4

]]></Node>
<StgValue><ssdm name="sbox_addr_17"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:326  %sbox_load_17 = load i8* %sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="475" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:323  %sbox_load_16 = load i8* %sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:326  %sbox_load_17 = load i8* %sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:327  %zext_ln227_4 = zext i8 %xor_ln249_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_4"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:328  %sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_4

]]></Node>
<StgValue><ssdm name="sbox_addr_18"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:329  %sbox_load_18 = load i8* %sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:330  %zext_ln228_4 = zext i8 %xor_ln246_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_4"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:331  %sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_4

]]></Node>
<StgValue><ssdm name="sbox_addr_19"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:332  %sbox_load_19 = load i8* %sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:333  %xor_ln246_42 = xor i8 %xor_ln246_12, 16

]]></Node>
<StgValue><ssdm name="xor_ln246_42"/></StgValue>
</operation>

<operation id="484" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:334  %xor_ln246_16 = xor i8 %xor_ln246_42, %sbox_load_16

]]></Node>
<StgValue><ssdm name="xor_ln246_16"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:335  %ctx_RoundKey_addr_80 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_80"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:336  store i8 %xor_ln246_16, i8* %ctx_RoundKey_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:337  %xor_ln247_16 = xor i8 %sbox_load_17, %xor_ln247_12

]]></Node>
<StgValue><ssdm name="xor_ln247_16"/></StgValue>
</operation>

<operation id="488" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:338  %ctx_RoundKey_addr_81 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_81"/></StgValue>
</operation>

<operation id="489" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:339  store i8 %xor_ln247_16, i8* %ctx_RoundKey_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="490" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:329  %sbox_load_18 = load i8* %sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:332  %sbox_load_19 = load i8* %sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:340  %xor_ln248_16 = xor i8 %sbox_load_18, %xor_ln248_12

]]></Node>
<StgValue><ssdm name="xor_ln248_16"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:341  %ctx_RoundKey_addr_82 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_82"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:342  store i8 %xor_ln248_16, i8* %ctx_RoundKey_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:343  %xor_ln249_16 = xor i8 %sbox_load_19, %xor_ln249_12

]]></Node>
<StgValue><ssdm name="xor_ln249_16"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:344  %ctx_RoundKey_addr_83 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_83"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:345  store i8 %xor_ln249_16, i8* %ctx_RoundKey_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="498" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:346  %xor_ln246_17 = xor i8 %xor_ln246_16, %xor_ln246_13

]]></Node>
<StgValue><ssdm name="xor_ln246_17"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:347  %ctx_RoundKey_addr_84 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_84"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:348  store i8 %xor_ln246_17, i8* %ctx_RoundKey_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="501" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:349  %xor_ln247_17 = xor i8 %xor_ln247_16, %xor_ln247_13

]]></Node>
<StgValue><ssdm name="xor_ln247_17"/></StgValue>
</operation>

<operation id="502" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:350  %ctx_RoundKey_addr_85 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_85"/></StgValue>
</operation>

<operation id="503" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:351  store i8 %xor_ln247_17, i8* %ctx_RoundKey_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="504" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:352  %xor_ln248_17 = xor i8 %xor_ln248_16, %xor_ln248_13

]]></Node>
<StgValue><ssdm name="xor_ln248_17"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:353  %ctx_RoundKey_addr_86 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_86"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:354  store i8 %xor_ln248_17, i8* %ctx_RoundKey_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:355  %xor_ln249_17 = xor i8 %xor_ln249_16, %xor_ln249_13

]]></Node>
<StgValue><ssdm name="xor_ln249_17"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:356  %ctx_RoundKey_addr_87 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_87"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:357  store i8 %xor_ln249_17, i8* %ctx_RoundKey_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="510" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:358  %xor_ln246_18 = xor i8 %xor_ln246_16, %xor_ln246_10

]]></Node>
<StgValue><ssdm name="xor_ln246_18"/></StgValue>
</operation>

<operation id="511" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:359  %ctx_RoundKey_addr_88 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_88"/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:360  store i8 %xor_ln246_18, i8* %ctx_RoundKey_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:361  %xor_ln247_18 = xor i8 %xor_ln247_16, %xor_ln247_10

]]></Node>
<StgValue><ssdm name="xor_ln247_18"/></StgValue>
</operation>

<operation id="514" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:362  %ctx_RoundKey_addr_89 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_89"/></StgValue>
</operation>

<operation id="515" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:363  store i8 %xor_ln247_18, i8* %ctx_RoundKey_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="516" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:364  %xor_ln248_18 = xor i8 %xor_ln248_16, %xor_ln248_10

]]></Node>
<StgValue><ssdm name="xor_ln248_18"/></StgValue>
</operation>

<operation id="517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:365  %ctx_RoundKey_addr_90 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_90"/></StgValue>
</operation>

<operation id="518" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:366  store i8 %xor_ln248_18, i8* %ctx_RoundKey_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="519" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:367  %xor_ln249_18 = xor i8 %xor_ln249_16, %xor_ln249_10

]]></Node>
<StgValue><ssdm name="xor_ln249_18"/></StgValue>
</operation>

<operation id="520" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:368  %ctx_RoundKey_addr_91 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_91"/></StgValue>
</operation>

<operation id="521" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:369  store i8 %xor_ln249_18, i8* %ctx_RoundKey_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="522" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:370  %xor_ln246_19 = xor i8 %xor_ln246_18, %xor_ln246_15

]]></Node>
<StgValue><ssdm name="xor_ln246_19"/></StgValue>
</operation>

<operation id="523" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:371  %ctx_RoundKey_addr_92 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_92"/></StgValue>
</operation>

<operation id="524" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:372  store i8 %xor_ln246_19, i8* %ctx_RoundKey_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:373  %xor_ln247_19 = xor i8 %xor_ln247_18, %xor_ln247_15

]]></Node>
<StgValue><ssdm name="xor_ln247_19"/></StgValue>
</operation>

<operation id="526" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:374  %ctx_RoundKey_addr_93 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_93"/></StgValue>
</operation>

<operation id="527" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:375  store i8 %xor_ln247_19, i8* %ctx_RoundKey_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:382  %zext_ln225_5 = zext i8 %xor_ln247_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_5"/></StgValue>
</operation>

<operation id="529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:383  %sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_5

]]></Node>
<StgValue><ssdm name="sbox_addr_20"/></StgValue>
</operation>

<operation id="530" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:384  %sbox_load_20 = load i8* %sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="531" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:391  %zext_ln228_5 = zext i8 %xor_ln246_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_5"/></StgValue>
</operation>

<operation id="532" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:392  %sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_5

]]></Node>
<StgValue><ssdm name="sbox_addr_23"/></StgValue>
</operation>

<operation id="533" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:393  %sbox_load_23 = load i8* %sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="534" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:376  %xor_ln248_19 = xor i8 %xor_ln248_18, %xor_ln248_15

]]></Node>
<StgValue><ssdm name="xor_ln248_19"/></StgValue>
</operation>

<operation id="535" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:377  %ctx_RoundKey_addr_94 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_94"/></StgValue>
</operation>

<operation id="536" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:378  store i8 %xor_ln248_19, i8* %ctx_RoundKey_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="537" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:379  %xor_ln249_19 = xor i8 %xor_ln249_18, %xor_ln249_15

]]></Node>
<StgValue><ssdm name="xor_ln249_19"/></StgValue>
</operation>

<operation id="538" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:380  %ctx_RoundKey_addr_95 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_95"/></StgValue>
</operation>

<operation id="539" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:381  store i8 %xor_ln249_19, i8* %ctx_RoundKey_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="540" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:384  %sbox_load_20 = load i8* %sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="541" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:385  %zext_ln226_5 = zext i8 %xor_ln248_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_5"/></StgValue>
</operation>

<operation id="542" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:386  %sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_5

]]></Node>
<StgValue><ssdm name="sbox_addr_21"/></StgValue>
</operation>

<operation id="543" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:387  %sbox_load_21 = load i8* %sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="544" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:388  %zext_ln227_5 = zext i8 %xor_ln249_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_5"/></StgValue>
</operation>

<operation id="545" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:389  %sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_5

]]></Node>
<StgValue><ssdm name="sbox_addr_22"/></StgValue>
</operation>

<operation id="546" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:390  %sbox_load_22 = load i8* %sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="547" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:393  %sbox_load_23 = load i8* %sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>

<operation id="548" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:394  %xor_ln231_2 = xor i8 %sbox_load_20, 32

]]></Node>
<StgValue><ssdm name="xor_ln231_2"/></StgValue>
</operation>

<operation id="549" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:395  %xor_ln246_20 = xor i8 %xor_ln231_2, %xor_ln246_16

]]></Node>
<StgValue><ssdm name="xor_ln246_20"/></StgValue>
</operation>

<operation id="550" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:404  %xor_ln249_20 = xor i8 %sbox_load_23, %xor_ln249_16

]]></Node>
<StgValue><ssdm name="xor_ln249_20"/></StgValue>
</operation>

<operation id="551" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:407  %xor_ln246_21 = xor i8 %xor_ln231_2, %xor_ln246_13

]]></Node>
<StgValue><ssdm name="xor_ln246_21"/></StgValue>
</operation>

<operation id="552" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:416  %xor_ln249_21 = xor i8 %sbox_load_23, %xor_ln249_13

]]></Node>
<StgValue><ssdm name="xor_ln249_21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="553" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:387  %sbox_load_21 = load i8* %sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="554" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:390  %sbox_load_22 = load i8* %sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="555" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:396  %ctx_RoundKey_addr_96 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_96"/></StgValue>
</operation>

<operation id="556" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:397  store i8 %xor_ln246_20, i8* %ctx_RoundKey_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="557" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:398  %xor_ln247_20 = xor i8 %sbox_load_21, %xor_ln247_16

]]></Node>
<StgValue><ssdm name="xor_ln247_20"/></StgValue>
</operation>

<operation id="558" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:399  %ctx_RoundKey_addr_97 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_97"/></StgValue>
</operation>

<operation id="559" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:400  store i8 %xor_ln247_20, i8* %ctx_RoundKey_addr_97, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="560" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:401  %xor_ln248_20 = xor i8 %sbox_load_22, %xor_ln248_16

]]></Node>
<StgValue><ssdm name="xor_ln248_20"/></StgValue>
</operation>

<operation id="561" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:410  %xor_ln247_21 = xor i8 %sbox_load_21, %xor_ln247_13

]]></Node>
<StgValue><ssdm name="xor_ln247_21"/></StgValue>
</operation>

<operation id="562" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:413  %xor_ln248_21 = xor i8 %sbox_load_22, %xor_ln248_13

]]></Node>
<StgValue><ssdm name="xor_ln248_21"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="563" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:402  %ctx_RoundKey_addr_98 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_98"/></StgValue>
</operation>

<operation id="564" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:403  store i8 %xor_ln248_20, i8* %ctx_RoundKey_addr_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="565" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:405  %ctx_RoundKey_addr_99 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_99"/></StgValue>
</operation>

<operation id="566" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:406  store i8 %xor_ln249_20, i8* %ctx_RoundKey_addr_99, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="567" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:408  %ctx_RoundKey_addr_100 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_100"/></StgValue>
</operation>

<operation id="568" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:409  store i8 %xor_ln246_21, i8* %ctx_RoundKey_addr_100, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="569" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:411  %ctx_RoundKey_addr_101 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_101"/></StgValue>
</operation>

<operation id="570" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:412  store i8 %xor_ln247_21, i8* %ctx_RoundKey_addr_101, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="571" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:414  %ctx_RoundKey_addr_102 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_102"/></StgValue>
</operation>

<operation id="572" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:415  store i8 %xor_ln248_21, i8* %ctx_RoundKey_addr_102, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="573" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:417  %ctx_RoundKey_addr_103 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_103"/></StgValue>
</operation>

<operation id="574" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:418  store i8 %xor_ln249_21, i8* %ctx_RoundKey_addr_103, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="575" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:419  %xor_ln246_22 = xor i8 %xor_ln246_21, %xor_ln246_18

]]></Node>
<StgValue><ssdm name="xor_ln246_22"/></StgValue>
</operation>

<operation id="576" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:420  %ctx_RoundKey_addr_104 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_104"/></StgValue>
</operation>

<operation id="577" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:421  store i8 %xor_ln246_22, i8* %ctx_RoundKey_addr_104, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="578" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:422  %xor_ln247_22 = xor i8 %xor_ln247_21, %xor_ln247_18

]]></Node>
<StgValue><ssdm name="xor_ln247_22"/></StgValue>
</operation>

<operation id="579" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:423  %ctx_RoundKey_addr_105 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_105"/></StgValue>
</operation>

<operation id="580" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:424  store i8 %xor_ln247_22, i8* %ctx_RoundKey_addr_105, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="581" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:425  %xor_ln248_22 = xor i8 %xor_ln248_21, %xor_ln248_18

]]></Node>
<StgValue><ssdm name="xor_ln248_22"/></StgValue>
</operation>

<operation id="582" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:426  %ctx_RoundKey_addr_106 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_106"/></StgValue>
</operation>

<operation id="583" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:427  store i8 %xor_ln248_22, i8* %ctx_RoundKey_addr_106, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="584" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:428  %xor_ln249_22 = xor i8 %xor_ln249_21, %xor_ln249_18

]]></Node>
<StgValue><ssdm name="xor_ln249_22"/></StgValue>
</operation>

<operation id="585" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:429  %ctx_RoundKey_addr_107 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_107"/></StgValue>
</operation>

<operation id="586" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:430  store i8 %xor_ln249_22, i8* %ctx_RoundKey_addr_107, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="587" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:431  %xor_ln246_23 = xor i8 %xor_ln246_21, %xor_ln246_15

]]></Node>
<StgValue><ssdm name="xor_ln246_23"/></StgValue>
</operation>

<operation id="588" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:432  %ctx_RoundKey_addr_108 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_108"/></StgValue>
</operation>

<operation id="589" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:433  store i8 %xor_ln246_23, i8* %ctx_RoundKey_addr_108, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="590" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:434  %xor_ln247_23 = xor i8 %xor_ln247_21, %xor_ln247_15

]]></Node>
<StgValue><ssdm name="xor_ln247_23"/></StgValue>
</operation>

<operation id="591" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:435  %ctx_RoundKey_addr_109 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_109"/></StgValue>
</operation>

<operation id="592" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:436  store i8 %xor_ln247_23, i8* %ctx_RoundKey_addr_109, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="593" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:437  %xor_ln248_23 = xor i8 %xor_ln248_21, %xor_ln248_15

]]></Node>
<StgValue><ssdm name="xor_ln248_23"/></StgValue>
</operation>

<operation id="594" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:438  %ctx_RoundKey_addr_110 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_110"/></StgValue>
</operation>

<operation id="595" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:439  store i8 %xor_ln248_23, i8* %ctx_RoundKey_addr_110, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="596" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:440  %xor_ln249_23 = xor i8 %xor_ln249_21, %xor_ln249_15

]]></Node>
<StgValue><ssdm name="xor_ln249_23"/></StgValue>
</operation>

<operation id="597" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:441  %ctx_RoundKey_addr_111 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_111"/></StgValue>
</operation>

<operation id="598" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:442  store i8 %xor_ln249_23, i8* %ctx_RoundKey_addr_111, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="599" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:443  %zext_ln225_6 = zext i8 %xor_ln247_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_6"/></StgValue>
</operation>

<operation id="600" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:444  %sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_6

]]></Node>
<StgValue><ssdm name="sbox_addr_24"/></StgValue>
</operation>

<operation id="601" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:445  %sbox_load_24 = load i8* %sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="602" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:446  %zext_ln226_6 = zext i8 %xor_ln248_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_6"/></StgValue>
</operation>

<operation id="603" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:447  %sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_6

]]></Node>
<StgValue><ssdm name="sbox_addr_25"/></StgValue>
</operation>

<operation id="604" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:448  %sbox_load_25 = load i8* %sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="605" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:445  %sbox_load_24 = load i8* %sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="606" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:448  %sbox_load_25 = load i8* %sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>

<operation id="607" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:449  %zext_ln227_6 = zext i8 %xor_ln249_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_6"/></StgValue>
</operation>

<operation id="608" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:450  %sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_6

]]></Node>
<StgValue><ssdm name="sbox_addr_26"/></StgValue>
</operation>

<operation id="609" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:451  %sbox_load_26 = load i8* %sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="610" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:452  %zext_ln228_6 = zext i8 %xor_ln246_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_6"/></StgValue>
</operation>

<operation id="611" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:453  %sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_6

]]></Node>
<StgValue><ssdm name="sbox_addr_27"/></StgValue>
</operation>

<operation id="612" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:454  %sbox_load_27 = load i8* %sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>

<operation id="613" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:455  %xor_ln246_43 = xor i8 %xor_ln246_20, 64

]]></Node>
<StgValue><ssdm name="xor_ln246_43"/></StgValue>
</operation>

<operation id="614" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:456  %xor_ln246_24 = xor i8 %xor_ln246_43, %sbox_load_24

]]></Node>
<StgValue><ssdm name="xor_ln246_24"/></StgValue>
</operation>

<operation id="615" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:457  %ctx_RoundKey_addr_112 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_112"/></StgValue>
</operation>

<operation id="616" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:458  store i8 %xor_ln246_24, i8* %ctx_RoundKey_addr_112, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="617" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:459  %xor_ln247_24 = xor i8 %sbox_load_25, %xor_ln247_20

]]></Node>
<StgValue><ssdm name="xor_ln247_24"/></StgValue>
</operation>

<operation id="618" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:460  %ctx_RoundKey_addr_113 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_113"/></StgValue>
</operation>

<operation id="619" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:461  store i8 %xor_ln247_24, i8* %ctx_RoundKey_addr_113, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="620" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:451  %sbox_load_26 = load i8* %sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="621" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:454  %sbox_load_27 = load i8* %sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>

<operation id="622" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:462  %xor_ln248_24 = xor i8 %sbox_load_26, %xor_ln248_20

]]></Node>
<StgValue><ssdm name="xor_ln248_24"/></StgValue>
</operation>

<operation id="623" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:463  %ctx_RoundKey_addr_114 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_114"/></StgValue>
</operation>

<operation id="624" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:464  store i8 %xor_ln248_24, i8* %ctx_RoundKey_addr_114, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="625" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:465  %xor_ln249_24 = xor i8 %sbox_load_27, %xor_ln249_20

]]></Node>
<StgValue><ssdm name="xor_ln249_24"/></StgValue>
</operation>

<operation id="626" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:466  %ctx_RoundKey_addr_115 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_115"/></StgValue>
</operation>

<operation id="627" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:467  store i8 %xor_ln249_24, i8* %ctx_RoundKey_addr_115, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="628" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:468  %xor_ln246_25 = xor i8 %xor_ln246_24, %xor_ln246_21

]]></Node>
<StgValue><ssdm name="xor_ln246_25"/></StgValue>
</operation>

<operation id="629" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:469  %ctx_RoundKey_addr_116 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_116"/></StgValue>
</operation>

<operation id="630" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:470  store i8 %xor_ln246_25, i8* %ctx_RoundKey_addr_116, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="631" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:471  %xor_ln247_25 = xor i8 %xor_ln247_24, %xor_ln247_21

]]></Node>
<StgValue><ssdm name="xor_ln247_25"/></StgValue>
</operation>

<operation id="632" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:472  %ctx_RoundKey_addr_117 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_117"/></StgValue>
</operation>

<operation id="633" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:473  store i8 %xor_ln247_25, i8* %ctx_RoundKey_addr_117, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="634" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:474  %xor_ln248_25 = xor i8 %xor_ln248_24, %xor_ln248_21

]]></Node>
<StgValue><ssdm name="xor_ln248_25"/></StgValue>
</operation>

<operation id="635" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:475  %ctx_RoundKey_addr_118 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_118"/></StgValue>
</operation>

<operation id="636" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:476  store i8 %xor_ln248_25, i8* %ctx_RoundKey_addr_118, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="637" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:477  %xor_ln249_25 = xor i8 %xor_ln249_24, %xor_ln249_21

]]></Node>
<StgValue><ssdm name="xor_ln249_25"/></StgValue>
</operation>

<operation id="638" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:478  %ctx_RoundKey_addr_119 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_119"/></StgValue>
</operation>

<operation id="639" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:479  store i8 %xor_ln249_25, i8* %ctx_RoundKey_addr_119, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="640" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:480  %xor_ln246_26 = xor i8 %xor_ln246_24, %xor_ln246_18

]]></Node>
<StgValue><ssdm name="xor_ln246_26"/></StgValue>
</operation>

<operation id="641" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:481  %ctx_RoundKey_addr_120 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_120"/></StgValue>
</operation>

<operation id="642" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:482  store i8 %xor_ln246_26, i8* %ctx_RoundKey_addr_120, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="643" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:483  %xor_ln247_26 = xor i8 %xor_ln247_24, %xor_ln247_18

]]></Node>
<StgValue><ssdm name="xor_ln247_26"/></StgValue>
</operation>

<operation id="644" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:484  %ctx_RoundKey_addr_121 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_121"/></StgValue>
</operation>

<operation id="645" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:485  store i8 %xor_ln247_26, i8* %ctx_RoundKey_addr_121, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="646" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:486  %xor_ln248_26 = xor i8 %xor_ln248_24, %xor_ln248_18

]]></Node>
<StgValue><ssdm name="xor_ln248_26"/></StgValue>
</operation>

<operation id="647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:487  %ctx_RoundKey_addr_122 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_122"/></StgValue>
</operation>

<operation id="648" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:488  store i8 %xor_ln248_26, i8* %ctx_RoundKey_addr_122, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="649" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:489  %xor_ln249_26 = xor i8 %xor_ln249_24, %xor_ln249_18

]]></Node>
<StgValue><ssdm name="xor_ln249_26"/></StgValue>
</operation>

<operation id="650" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:490  %ctx_RoundKey_addr_123 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_123"/></StgValue>
</operation>

<operation id="651" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:491  store i8 %xor_ln249_26, i8* %ctx_RoundKey_addr_123, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="652" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:492  %xor_ln246_27 = xor i8 %xor_ln246_26, %xor_ln246_23

]]></Node>
<StgValue><ssdm name="xor_ln246_27"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:493  %ctx_RoundKey_addr_124 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_124"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:494  store i8 %xor_ln246_27, i8* %ctx_RoundKey_addr_124, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:495  %xor_ln247_27 = xor i8 %xor_ln247_26, %xor_ln247_23

]]></Node>
<StgValue><ssdm name="xor_ln247_27"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:496  %ctx_RoundKey_addr_125 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_125"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:497  store i8 %xor_ln247_27, i8* %ctx_RoundKey_addr_125, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:504  %zext_ln225_7 = zext i8 %xor_ln247_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_7"/></StgValue>
</operation>

<operation id="659" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:505  %sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_7

]]></Node>
<StgValue><ssdm name="sbox_addr_28"/></StgValue>
</operation>

<operation id="660" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:506  %sbox_load_28 = load i8* %sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="661" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:513  %zext_ln228_7 = zext i8 %xor_ln246_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_7"/></StgValue>
</operation>

<operation id="662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:514  %sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_7

]]></Node>
<StgValue><ssdm name="sbox_addr_31"/></StgValue>
</operation>

<operation id="663" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:515  %sbox_load_31 = load i8* %sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="664" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:498  %xor_ln248_27 = xor i8 %xor_ln248_26, %xor_ln248_23

]]></Node>
<StgValue><ssdm name="xor_ln248_27"/></StgValue>
</operation>

<operation id="665" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:499  %ctx_RoundKey_addr_126 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_126"/></StgValue>
</operation>

<operation id="666" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:500  store i8 %xor_ln248_27, i8* %ctx_RoundKey_addr_126, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="667" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:501  %xor_ln249_27 = xor i8 %xor_ln249_26, %xor_ln249_23

]]></Node>
<StgValue><ssdm name="xor_ln249_27"/></StgValue>
</operation>

<operation id="668" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:502  %ctx_RoundKey_addr_127 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_127"/></StgValue>
</operation>

<operation id="669" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:503  store i8 %xor_ln249_27, i8* %ctx_RoundKey_addr_127, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="670" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:506  %sbox_load_28 = load i8* %sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="671" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:507  %zext_ln226_7 = zext i8 %xor_ln248_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_7"/></StgValue>
</operation>

<operation id="672" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:508  %sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_7

]]></Node>
<StgValue><ssdm name="sbox_addr_29"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:509  %sbox_load_29 = load i8* %sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:510  %zext_ln227_7 = zext i8 %xor_ln249_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_7"/></StgValue>
</operation>

<operation id="675" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:511  %sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_7

]]></Node>
<StgValue><ssdm name="sbox_addr_30"/></StgValue>
</operation>

<operation id="676" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:512  %sbox_load_30 = load i8* %sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="677" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:515  %sbox_load_31 = load i8* %sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>

<operation id="678" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:516  %xor_ln231_3 = xor i8 %sbox_load_28, -128

]]></Node>
<StgValue><ssdm name="xor_ln231_3"/></StgValue>
</operation>

<operation id="679" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:517  %xor_ln246_28 = xor i8 %xor_ln231_3, %xor_ln246_24

]]></Node>
<StgValue><ssdm name="xor_ln246_28"/></StgValue>
</operation>

<operation id="680" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:526  %xor_ln249_28 = xor i8 %sbox_load_31, %xor_ln249_24

]]></Node>
<StgValue><ssdm name="xor_ln249_28"/></StgValue>
</operation>

<operation id="681" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:529  %xor_ln246_29 = xor i8 %xor_ln231_3, %xor_ln246_21

]]></Node>
<StgValue><ssdm name="xor_ln246_29"/></StgValue>
</operation>

<operation id="682" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:538  %xor_ln249_29 = xor i8 %sbox_load_31, %xor_ln249_21

]]></Node>
<StgValue><ssdm name="xor_ln249_29"/></StgValue>
</operation>

<operation id="683" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:553  %xor_ln246_31 = xor i8 %xor_ln231_3, %xor_ln246_15

]]></Node>
<StgValue><ssdm name="xor_ln246_31"/></StgValue>
</operation>

<operation id="684" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:562  %xor_ln249_31 = xor i8 %sbox_load_31, %xor_ln249_15

]]></Node>
<StgValue><ssdm name="xor_ln249_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="685" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:509  %sbox_load_29 = load i8* %sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="686" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:512  %sbox_load_30 = load i8* %sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="687" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:518  %ctx_RoundKey_addr_128 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_128"/></StgValue>
</operation>

<operation id="688" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:519  store i8 %xor_ln246_28, i8* %ctx_RoundKey_addr_128, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="689" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:520  %xor_ln247_28 = xor i8 %sbox_load_29, %xor_ln247_24

]]></Node>
<StgValue><ssdm name="xor_ln247_28"/></StgValue>
</operation>

<operation id="690" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:521  %ctx_RoundKey_addr_129 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_129"/></StgValue>
</operation>

<operation id="691" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:522  store i8 %xor_ln247_28, i8* %ctx_RoundKey_addr_129, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="692" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:523  %xor_ln248_28 = xor i8 %sbox_load_30, %xor_ln248_24

]]></Node>
<StgValue><ssdm name="xor_ln248_28"/></StgValue>
</operation>

<operation id="693" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:532  %xor_ln247_29 = xor i8 %sbox_load_29, %xor_ln247_21

]]></Node>
<StgValue><ssdm name="xor_ln247_29"/></StgValue>
</operation>

<operation id="694" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:535  %xor_ln248_29 = xor i8 %sbox_load_30, %xor_ln248_21

]]></Node>
<StgValue><ssdm name="xor_ln248_29"/></StgValue>
</operation>

<operation id="695" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:556  %xor_ln247_31 = xor i8 %sbox_load_29, %xor_ln247_15

]]></Node>
<StgValue><ssdm name="xor_ln247_31"/></StgValue>
</operation>

<operation id="696" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:559  %xor_ln248_31 = xor i8 %sbox_load_30, %xor_ln248_15

]]></Node>
<StgValue><ssdm name="xor_ln248_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:524  %ctx_RoundKey_addr_130 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_130"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:525  store i8 %xor_ln248_28, i8* %ctx_RoundKey_addr_130, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:527  %ctx_RoundKey_addr_131 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_131"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:528  store i8 %xor_ln249_28, i8* %ctx_RoundKey_addr_131, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="701" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:530  %ctx_RoundKey_addr_132 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_132"/></StgValue>
</operation>

<operation id="702" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:531  store i8 %xor_ln246_29, i8* %ctx_RoundKey_addr_132, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="703" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:533  %ctx_RoundKey_addr_133 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_133"/></StgValue>
</operation>

<operation id="704" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:534  store i8 %xor_ln247_29, i8* %ctx_RoundKey_addr_133, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="705" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:536  %ctx_RoundKey_addr_134 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_134"/></StgValue>
</operation>

<operation id="706" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:537  store i8 %xor_ln248_29, i8* %ctx_RoundKey_addr_134, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="707" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:539  %ctx_RoundKey_addr_135 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_135"/></StgValue>
</operation>

<operation id="708" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:540  store i8 %xor_ln249_29, i8* %ctx_RoundKey_addr_135, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="709" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:541  %xor_ln246_30 = xor i8 %xor_ln246_29, %xor_ln246_26

]]></Node>
<StgValue><ssdm name="xor_ln246_30"/></StgValue>
</operation>

<operation id="710" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:542  %ctx_RoundKey_addr_136 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_136"/></StgValue>
</operation>

<operation id="711" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:543  store i8 %xor_ln246_30, i8* %ctx_RoundKey_addr_136, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="712" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:544  %xor_ln247_30 = xor i8 %xor_ln247_29, %xor_ln247_26

]]></Node>
<StgValue><ssdm name="xor_ln247_30"/></StgValue>
</operation>

<operation id="713" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:545  %ctx_RoundKey_addr_137 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_137"/></StgValue>
</operation>

<operation id="714" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:546  store i8 %xor_ln247_30, i8* %ctx_RoundKey_addr_137, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="715" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:547  %xor_ln248_30 = xor i8 %xor_ln248_29, %xor_ln248_26

]]></Node>
<StgValue><ssdm name="xor_ln248_30"/></StgValue>
</operation>

<operation id="716" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:548  %ctx_RoundKey_addr_138 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_138"/></StgValue>
</operation>

<operation id="717" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:549  store i8 %xor_ln248_30, i8* %ctx_RoundKey_addr_138, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="718" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:550  %xor_ln249_30 = xor i8 %xor_ln249_29, %xor_ln249_26

]]></Node>
<StgValue><ssdm name="xor_ln249_30"/></StgValue>
</operation>

<operation id="719" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:551  %ctx_RoundKey_addr_139 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_139"/></StgValue>
</operation>

<operation id="720" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:552  store i8 %xor_ln249_30, i8* %ctx_RoundKey_addr_139, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="721" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:554  %ctx_RoundKey_addr_140 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_140"/></StgValue>
</operation>

<operation id="722" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:555  store i8 %xor_ln246_31, i8* %ctx_RoundKey_addr_140, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="723" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:557  %ctx_RoundKey_addr_141 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_141"/></StgValue>
</operation>

<operation id="724" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:558  store i8 %xor_ln247_31, i8* %ctx_RoundKey_addr_141, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="725" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:560  %ctx_RoundKey_addr_142 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_142"/></StgValue>
</operation>

<operation id="726" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:561  store i8 %xor_ln248_31, i8* %ctx_RoundKey_addr_142, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="727" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:563  %ctx_RoundKey_addr_143 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_143"/></StgValue>
</operation>

<operation id="728" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:564  store i8 %xor_ln249_31, i8* %ctx_RoundKey_addr_143, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="729" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:565  %zext_ln225_8 = zext i8 %xor_ln247_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_8"/></StgValue>
</operation>

<operation id="730" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:566  %sbox_addr_32 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_8

]]></Node>
<StgValue><ssdm name="sbox_addr_32"/></StgValue>
</operation>

<operation id="731" st_id="75" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:567  %sbox_load_32 = load i8* %sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="732" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:568  %zext_ln226_8 = zext i8 %xor_ln248_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_8"/></StgValue>
</operation>

<operation id="733" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:569  %sbox_addr_33 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_8

]]></Node>
<StgValue><ssdm name="sbox_addr_33"/></StgValue>
</operation>

<operation id="734" st_id="75" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:570  %sbox_load_33 = load i8* %sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="735" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:687  %iv_addr = getelementptr [16 x i8]* %iv, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="iv_addr"/></StgValue>
</operation>

<operation id="736" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:688  %x_0_0 = load i8* %iv_addr, align 1

]]></Node>
<StgValue><ssdm name="x_0_0"/></StgValue>
</operation>

<operation id="737" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:751  %inout_addr = getelementptr [16 x i8]* %inout_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inout_addr"/></StgValue>
</operation>

<operation id="738" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:752  %inout_load = load i8* %inout_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="739" st_id="76" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:567  %sbox_load_32 = load i8* %sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="740" st_id="76" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:570  %sbox_load_33 = load i8* %sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="741" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:571  %zext_ln227_8 = zext i8 %xor_ln249_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_8"/></StgValue>
</operation>

<operation id="742" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:572  %sbox_addr_34 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_8

]]></Node>
<StgValue><ssdm name="sbox_addr_34"/></StgValue>
</operation>

<operation id="743" st_id="76" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:573  %sbox_load_34 = load i8* %sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="744" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:574  %zext_ln228_8 = zext i8 %xor_ln246_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_8"/></StgValue>
</operation>

<operation id="745" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:575  %sbox_addr_35 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_8

]]></Node>
<StgValue><ssdm name="sbox_addr_35"/></StgValue>
</operation>

<operation id="746" st_id="76" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:576  %sbox_load_35 = load i8* %sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>

<operation id="747" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:577  %xor_ln246_44 = xor i8 %xor_ln246_28, 27

]]></Node>
<StgValue><ssdm name="xor_ln246_44"/></StgValue>
</operation>

<operation id="748" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:578  %xor_ln246_32 = xor i8 %xor_ln246_44, %sbox_load_32

]]></Node>
<StgValue><ssdm name="xor_ln246_32"/></StgValue>
</operation>

<operation id="749" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:579  %ctx_RoundKey_addr_144 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_144"/></StgValue>
</operation>

<operation id="750" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:580  store i8 %xor_ln246_32, i8* %ctx_RoundKey_addr_144, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="751" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:581  %xor_ln247_32 = xor i8 %sbox_load_33, %xor_ln247_28

]]></Node>
<StgValue><ssdm name="xor_ln247_32"/></StgValue>
</operation>

<operation id="752" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:582  %ctx_RoundKey_addr_145 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_145"/></StgValue>
</operation>

<operation id="753" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:583  store i8 %xor_ln247_32, i8* %ctx_RoundKey_addr_145, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="754" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:688  %x_0_0 = load i8* %iv_addr, align 1

]]></Node>
<StgValue><ssdm name="x_0_0"/></StgValue>
</operation>

<operation id="755" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:691  %iv_addr_1 = getelementptr [16 x i8]* %iv, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="iv_addr_1"/></StgValue>
</operation>

<operation id="756" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:692  %x_0_1 = load i8* %iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_0_1"/></StgValue>
</operation>

<operation id="757" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:752  %inout_load = load i8* %inout_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_load"/></StgValue>
</operation>

<operation id="758" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:753  %inout_addr_1 = getelementptr [16 x i8]* %inout_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inout_addr_1"/></StgValue>
</operation>

<operation id="759" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:754  %inout_load_1 = load i8* %inout_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_load_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="760" st_id="77" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:573  %sbox_load_34 = load i8* %sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="761" st_id="77" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:576  %sbox_load_35 = load i8* %sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>

<operation id="762" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:584  %xor_ln248_32 = xor i8 %sbox_load_34, %xor_ln248_28

]]></Node>
<StgValue><ssdm name="xor_ln248_32"/></StgValue>
</operation>

<operation id="763" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:585  %ctx_RoundKey_addr_146 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_146"/></StgValue>
</operation>

<operation id="764" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:586  store i8 %xor_ln248_32, i8* %ctx_RoundKey_addr_146, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="765" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:587  %xor_ln249_32 = xor i8 %sbox_load_35, %xor_ln249_28

]]></Node>
<StgValue><ssdm name="xor_ln249_32"/></StgValue>
</operation>

<operation id="766" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:588  %ctx_RoundKey_addr_147 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_147"/></StgValue>
</operation>

<operation id="767" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:589  store i8 %xor_ln249_32, i8* %ctx_RoundKey_addr_147, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="768" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:692  %x_0_1 = load i8* %iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_0_1"/></StgValue>
</operation>

<operation id="769" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:695  %iv_addr_2 = getelementptr [16 x i8]* %iv, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="iv_addr_2"/></StgValue>
</operation>

<operation id="770" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:696  %x_0_2 = load i8* %iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_0_2"/></StgValue>
</operation>

<operation id="771" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:754  %inout_load_1 = load i8* %inout_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_load_1"/></StgValue>
</operation>

<operation id="772" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:755  %inout_addr_2 = getelementptr [16 x i8]* %inout_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inout_addr_2"/></StgValue>
</operation>

<operation id="773" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:756  %inout_load_2 = load i8* %inout_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inout_load_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="774" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:590  %xor_ln246_33 = xor i8 %xor_ln246_32, %xor_ln246_29

]]></Node>
<StgValue><ssdm name="xor_ln246_33"/></StgValue>
</operation>

<operation id="775" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:591  %ctx_RoundKey_addr_148 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_148"/></StgValue>
</operation>

<operation id="776" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:592  store i8 %xor_ln246_33, i8* %ctx_RoundKey_addr_148, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="777" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:593  %xor_ln247_33 = xor i8 %xor_ln247_32, %xor_ln247_29

]]></Node>
<StgValue><ssdm name="xor_ln247_33"/></StgValue>
</operation>

<operation id="778" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:594  %ctx_RoundKey_addr_149 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_149"/></StgValue>
</operation>

<operation id="779" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:595  store i8 %xor_ln247_33, i8* %ctx_RoundKey_addr_149, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="780" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:696  %x_0_2 = load i8* %iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_0_2"/></StgValue>
</operation>

<operation id="781" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:699  %iv_addr_3 = getelementptr [16 x i8]* %iv, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="iv_addr_3"/></StgValue>
</operation>

<operation id="782" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:700  %x_0_3 = load i8* %iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_0_3"/></StgValue>
</operation>

<operation id="783" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:756  %inout_load_2 = load i8* %inout_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inout_load_2"/></StgValue>
</operation>

<operation id="784" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:757  %inout_addr_3 = getelementptr [16 x i8]* %inout_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inout_addr_3"/></StgValue>
</operation>

<operation id="785" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:758  %inout_load_3 = load i8* %inout_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_load_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="786" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:596  %xor_ln248_33 = xor i8 %xor_ln248_32, %xor_ln248_29

]]></Node>
<StgValue><ssdm name="xor_ln248_33"/></StgValue>
</operation>

<operation id="787" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:597  %ctx_RoundKey_addr_150 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_150"/></StgValue>
</operation>

<operation id="788" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:598  store i8 %xor_ln248_33, i8* %ctx_RoundKey_addr_150, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="789" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:599  %xor_ln249_33 = xor i8 %xor_ln249_32, %xor_ln249_29

]]></Node>
<StgValue><ssdm name="xor_ln249_33"/></StgValue>
</operation>

<operation id="790" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:600  %ctx_RoundKey_addr_151 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_151"/></StgValue>
</operation>

<operation id="791" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:601  store i8 %xor_ln249_33, i8* %ctx_RoundKey_addr_151, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="792" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:700  %x_0_3 = load i8* %iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_0_3"/></StgValue>
</operation>

<operation id="793" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:703  %iv_addr_4 = getelementptr [16 x i8]* %iv, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="iv_addr_4"/></StgValue>
</operation>

<operation id="794" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:704  %x_1_0 = load i8* %iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_1_0"/></StgValue>
</operation>

<operation id="795" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:758  %inout_load_3 = load i8* %inout_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_load_3"/></StgValue>
</operation>

<operation id="796" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:759  %inout_addr_4 = getelementptr [16 x i8]* %inout_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inout_addr_4"/></StgValue>
</operation>

<operation id="797" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:760  %inout_load_4 = load i8* %inout_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inout_load_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="798" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:602  %xor_ln246_34 = xor i8 %xor_ln246_32, %xor_ln246_26

]]></Node>
<StgValue><ssdm name="xor_ln246_34"/></StgValue>
</operation>

<operation id="799" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:603  %ctx_RoundKey_addr_152 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_152"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:604  store i8 %xor_ln246_34, i8* %ctx_RoundKey_addr_152, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:605  %xor_ln247_34 = xor i8 %xor_ln247_32, %xor_ln247_26

]]></Node>
<StgValue><ssdm name="xor_ln247_34"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:606  %ctx_RoundKey_addr_153 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_153"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:607  store i8 %xor_ln247_34, i8* %ctx_RoundKey_addr_153, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:704  %x_1_0 = load i8* %iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_1_0"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:707  %iv_addr_5 = getelementptr [16 x i8]* %iv, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="iv_addr_5"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:708  %x_1_1 = load i8* %iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_1_1"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:760  %inout_load_4 = load i8* %inout_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inout_load_4"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:761  %inout_addr_5 = getelementptr [16 x i8]* %inout_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inout_addr_5"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:762  %inout_load_5 = load i8* %inout_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inout_load_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="810" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:608  %xor_ln248_34 = xor i8 %xor_ln248_32, %xor_ln248_26

]]></Node>
<StgValue><ssdm name="xor_ln248_34"/></StgValue>
</operation>

<operation id="811" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:609  %ctx_RoundKey_addr_154 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_154"/></StgValue>
</operation>

<operation id="812" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:610  store i8 %xor_ln248_34, i8* %ctx_RoundKey_addr_154, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="813" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:611  %xor_ln249_34 = xor i8 %xor_ln249_32, %xor_ln249_26

]]></Node>
<StgValue><ssdm name="xor_ln249_34"/></StgValue>
</operation>

<operation id="814" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:612  %ctx_RoundKey_addr_155 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_155"/></StgValue>
</operation>

<operation id="815" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:613  store i8 %xor_ln249_34, i8* %ctx_RoundKey_addr_155, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="816" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:708  %x_1_1 = load i8* %iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_1_1"/></StgValue>
</operation>

<operation id="817" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:711  %iv_addr_6 = getelementptr [16 x i8]* %iv, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="iv_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:712  %x_1_2 = load i8* %iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_1_2"/></StgValue>
</operation>

<operation id="819" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:762  %inout_load_5 = load i8* %inout_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inout_load_5"/></StgValue>
</operation>

<operation id="820" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:763  %inout_addr_6 = getelementptr [16 x i8]* %inout_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inout_addr_6"/></StgValue>
</operation>

<operation id="821" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:764  %inout_load_6 = load i8* %inout_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inout_load_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="822" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:614  %xor_ln246_35 = xor i8 %xor_ln246_34, %xor_ln246_31

]]></Node>
<StgValue><ssdm name="xor_ln246_35"/></StgValue>
</operation>

<operation id="823" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:615  %ctx_RoundKey_addr_156 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_156"/></StgValue>
</operation>

<operation id="824" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:616  store i8 %xor_ln246_35, i8* %ctx_RoundKey_addr_156, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="825" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:617  %xor_ln247_35 = xor i8 %xor_ln247_34, %xor_ln247_31

]]></Node>
<StgValue><ssdm name="xor_ln247_35"/></StgValue>
</operation>

<operation id="826" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:618  %ctx_RoundKey_addr_157 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_157"/></StgValue>
</operation>

<operation id="827" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:619  store i8 %xor_ln247_35, i8* %ctx_RoundKey_addr_157, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="828" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:626  %zext_ln225_9 = zext i8 %xor_ln247_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225_9"/></StgValue>
</operation>

<operation id="829" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:627  %sbox_addr_36 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_9

]]></Node>
<StgValue><ssdm name="sbox_addr_36"/></StgValue>
</operation>

<operation id="830" st_id="82" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:628  %sbox_load_36 = load i8* %sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="831" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:635  %zext_ln228_9 = zext i8 %xor_ln246_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_9"/></StgValue>
</operation>

<operation id="832" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:636  %sbox_addr_39 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_9

]]></Node>
<StgValue><ssdm name="sbox_addr_39"/></StgValue>
</operation>

<operation id="833" st_id="82" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:637  %sbox_load_39 = load i8* %sbox_addr_39, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>

<operation id="834" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:712  %x_1_2 = load i8* %iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_1_2"/></StgValue>
</operation>

<operation id="835" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:715  %iv_addr_7 = getelementptr [16 x i8]* %iv, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="iv_addr_7"/></StgValue>
</operation>

<operation id="836" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:716  %x_1_3 = load i8* %iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_1_3"/></StgValue>
</operation>

<operation id="837" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:764  %inout_load_6 = load i8* %inout_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inout_load_6"/></StgValue>
</operation>

<operation id="838" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:765  %inout_addr_7 = getelementptr [16 x i8]* %inout_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inout_addr_7"/></StgValue>
</operation>

<operation id="839" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:766  %inout_load_7 = load i8* %inout_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inout_load_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="840" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:620  %xor_ln248_35 = xor i8 %xor_ln248_34, %xor_ln248_31

]]></Node>
<StgValue><ssdm name="xor_ln248_35"/></StgValue>
</operation>

<operation id="841" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:621  %ctx_RoundKey_addr_158 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_158"/></StgValue>
</operation>

<operation id="842" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:622  store i8 %xor_ln248_35, i8* %ctx_RoundKey_addr_158, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="843" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:623  %xor_ln249_35 = xor i8 %xor_ln249_34, %xor_ln249_31

]]></Node>
<StgValue><ssdm name="xor_ln249_35"/></StgValue>
</operation>

<operation id="844" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:624  %ctx_RoundKey_addr_159 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_159"/></StgValue>
</operation>

<operation id="845" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:625  store i8 %xor_ln249_35, i8* %ctx_RoundKey_addr_159, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="846" st_id="83" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:628  %sbox_load_36 = load i8* %sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="847" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:629  %zext_ln226_9 = zext i8 %xor_ln248_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_9"/></StgValue>
</operation>

<operation id="848" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:630  %sbox_addr_37 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_9

]]></Node>
<StgValue><ssdm name="sbox_addr_37"/></StgValue>
</operation>

<operation id="849" st_id="83" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:631  %sbox_load_37 = load i8* %sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="850" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:632  %zext_ln227_9 = zext i8 %xor_ln249_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_9"/></StgValue>
</operation>

<operation id="851" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:633  %sbox_addr_38 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_9

]]></Node>
<StgValue><ssdm name="sbox_addr_38"/></StgValue>
</operation>

<operation id="852" st_id="83" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:634  %sbox_load_38 = load i8* %sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="853" st_id="83" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:637  %sbox_load_39 = load i8* %sbox_addr_39, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>

<operation id="854" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:638  %xor_ln231_4 = xor i8 %sbox_load_36, 54

]]></Node>
<StgValue><ssdm name="xor_ln231_4"/></StgValue>
</operation>

<operation id="855" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:639  %xor_ln246_36 = xor i8 %xor_ln231_4, %xor_ln246_32

]]></Node>
<StgValue><ssdm name="xor_ln246_36"/></StgValue>
</operation>

<operation id="856" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:648  %xor_ln249_36 = xor i8 %sbox_load_39, %xor_ln249_32

]]></Node>
<StgValue><ssdm name="xor_ln249_36"/></StgValue>
</operation>

<operation id="857" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:651  %xor_ln246_37 = xor i8 %xor_ln231_4, %xor_ln246_29

]]></Node>
<StgValue><ssdm name="xor_ln246_37"/></StgValue>
</operation>

<operation id="858" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:660  %xor_ln249_37 = xor i8 %sbox_load_39, %xor_ln249_29

]]></Node>
<StgValue><ssdm name="xor_ln249_37"/></StgValue>
</operation>

<operation id="859" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:716  %x_1_3 = load i8* %iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_1_3"/></StgValue>
</operation>

<operation id="860" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:719  %iv_addr_8 = getelementptr [16 x i8]* %iv, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="iv_addr_8"/></StgValue>
</operation>

<operation id="861" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:720  %x_2_0 = load i8* %iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="x_2_0"/></StgValue>
</operation>

<operation id="862" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:766  %inout_load_7 = load i8* %inout_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inout_load_7"/></StgValue>
</operation>

<operation id="863" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:767  %inout_addr_8 = getelementptr [16 x i8]* %inout_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inout_addr_8"/></StgValue>
</operation>

<operation id="864" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:768  %inout_load_8 = load i8* %inout_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inout_load_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="865" st_id="84" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:631  %sbox_load_37 = load i8* %sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="866" st_id="84" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:634  %sbox_load_38 = load i8* %sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="867" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:640  %ctx_RoundKey_addr_160 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_160"/></StgValue>
</operation>

<operation id="868" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:641  store i8 %xor_ln246_36, i8* %ctx_RoundKey_addr_160, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="869" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:642  %xor_ln247_36 = xor i8 %sbox_load_37, %xor_ln247_32

]]></Node>
<StgValue><ssdm name="xor_ln247_36"/></StgValue>
</operation>

<operation id="870" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:643  %ctx_RoundKey_addr_161 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_161"/></StgValue>
</operation>

<operation id="871" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:644  store i8 %xor_ln247_36, i8* %ctx_RoundKey_addr_161, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="872" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:645  %xor_ln248_36 = xor i8 %sbox_load_38, %xor_ln248_32

]]></Node>
<StgValue><ssdm name="xor_ln248_36"/></StgValue>
</operation>

<operation id="873" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:654  %xor_ln247_37 = xor i8 %sbox_load_37, %xor_ln247_29

]]></Node>
<StgValue><ssdm name="xor_ln247_37"/></StgValue>
</operation>

<operation id="874" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:657  %xor_ln248_37 = xor i8 %sbox_load_38, %xor_ln248_29

]]></Node>
<StgValue><ssdm name="xor_ln248_37"/></StgValue>
</operation>

<operation id="875" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:689  %ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr"/></StgValue>
</operation>

<operation id="876" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:690  store i8 %x_0_0, i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="877" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:693  %ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_1"/></StgValue>
</operation>

<operation id="878" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:694  store i8 %x_0_1, i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="879" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:720  %x_2_0 = load i8* %iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="x_2_0"/></StgValue>
</operation>

<operation id="880" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:723  %iv_addr_9 = getelementptr [16 x i8]* %iv, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="iv_addr_9"/></StgValue>
</operation>

<operation id="881" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:724  %x_2_1 = load i8* %iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="x_2_1"/></StgValue>
</operation>

<operation id="882" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:768  %inout_load_8 = load i8* %inout_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inout_load_8"/></StgValue>
</operation>

<operation id="883" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:769  %inout_addr_9 = getelementptr [16 x i8]* %inout_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inout_addr_9"/></StgValue>
</operation>

<operation id="884" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:770  %inout_load_9 = load i8* %inout_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inout_load_9"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="885" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:646  %ctx_RoundKey_addr_162 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_162"/></StgValue>
</operation>

<operation id="886" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:647  store i8 %xor_ln248_36, i8* %ctx_RoundKey_addr_162, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="887" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:649  %ctx_RoundKey_addr_163 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_163"/></StgValue>
</operation>

<operation id="888" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:650  store i8 %xor_ln249_36, i8* %ctx_RoundKey_addr_163, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="889" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:697  %ctx_Iv_addr_2 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_2"/></StgValue>
</operation>

<operation id="890" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:698  store i8 %x_0_2, i8* %ctx_Iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="891" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:701  %ctx_Iv_addr_3 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_3"/></StgValue>
</operation>

<operation id="892" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:702  store i8 %x_0_3, i8* %ctx_Iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="893" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:724  %x_2_1 = load i8* %iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="x_2_1"/></StgValue>
</operation>

<operation id="894" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:727  %iv_addr_10 = getelementptr [16 x i8]* %iv, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="iv_addr_10"/></StgValue>
</operation>

<operation id="895" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:728  %x_2_2 = load i8* %iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="x_2_2"/></StgValue>
</operation>

<operation id="896" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:770  %inout_load_9 = load i8* %inout_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inout_load_9"/></StgValue>
</operation>

<operation id="897" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:771  %inout_addr_10 = getelementptr [16 x i8]* %inout_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inout_addr_10"/></StgValue>
</operation>

<operation id="898" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:772  %inout_load_10 = load i8* %inout_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inout_load_10"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="899" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:652  %ctx_RoundKey_addr_164 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_164"/></StgValue>
</operation>

<operation id="900" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:653  store i8 %xor_ln246_37, i8* %ctx_RoundKey_addr_164, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="901" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:655  %ctx_RoundKey_addr_165 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_165"/></StgValue>
</operation>

<operation id="902" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:656  store i8 %xor_ln247_37, i8* %ctx_RoundKey_addr_165, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="903" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:705  %ctx_Iv_addr_4 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_4"/></StgValue>
</operation>

<operation id="904" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:706  store i8 %x_1_0, i8* %ctx_Iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="905" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:709  %ctx_Iv_addr_5 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_5"/></StgValue>
</operation>

<operation id="906" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:710  store i8 %x_1_1, i8* %ctx_Iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="907" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:728  %x_2_2 = load i8* %iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="x_2_2"/></StgValue>
</operation>

<operation id="908" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:731  %iv_addr_11 = getelementptr [16 x i8]* %iv, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="iv_addr_11"/></StgValue>
</operation>

<operation id="909" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:732  %x_2_3 = load i8* %iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="x_2_3"/></StgValue>
</operation>

<operation id="910" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:772  %inout_load_10 = load i8* %inout_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inout_load_10"/></StgValue>
</operation>

<operation id="911" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:773  %inout_addr_11 = getelementptr [16 x i8]* %inout_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inout_addr_11"/></StgValue>
</operation>

<operation id="912" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:774  %inout_load_11 = load i8* %inout_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inout_load_11"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="913" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:658  %ctx_RoundKey_addr_166 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_166"/></StgValue>
</operation>

<operation id="914" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:659  store i8 %xor_ln248_37, i8* %ctx_RoundKey_addr_166, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="915" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:661  %ctx_RoundKey_addr_167 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_167"/></StgValue>
</operation>

<operation id="916" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:662  store i8 %xor_ln249_37, i8* %ctx_RoundKey_addr_167, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="917" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:713  %ctx_Iv_addr_6 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_6"/></StgValue>
</operation>

<operation id="918" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:714  store i8 %x_1_2, i8* %ctx_Iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="919" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:717  %ctx_Iv_addr_7 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_7"/></StgValue>
</operation>

<operation id="920" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:718  store i8 %x_1_3, i8* %ctx_Iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="921" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:732  %x_2_3 = load i8* %iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="x_2_3"/></StgValue>
</operation>

<operation id="922" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:735  %iv_addr_12 = getelementptr [16 x i8]* %iv, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="iv_addr_12"/></StgValue>
</operation>

<operation id="923" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:736  %x_3_0 = load i8* %iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="x_3_0"/></StgValue>
</operation>

<operation id="924" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:774  %inout_load_11 = load i8* %inout_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inout_load_11"/></StgValue>
</operation>

<operation id="925" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:775  %inout_addr_12 = getelementptr [16 x i8]* %inout_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inout_addr_12"/></StgValue>
</operation>

<operation id="926" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:776  %inout_load_12 = load i8* %inout_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inout_load_12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="927" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:663  %xor_ln246_38 = xor i8 %xor_ln246_37, %xor_ln246_34

]]></Node>
<StgValue><ssdm name="xor_ln246_38"/></StgValue>
</operation>

<operation id="928" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:664  %ctx_RoundKey_addr_168 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_168"/></StgValue>
</operation>

<operation id="929" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:665  store i8 %xor_ln246_38, i8* %ctx_RoundKey_addr_168, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="930" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:666  %xor_ln247_38 = xor i8 %xor_ln247_37, %xor_ln247_34

]]></Node>
<StgValue><ssdm name="xor_ln247_38"/></StgValue>
</operation>

<operation id="931" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:667  %ctx_RoundKey_addr_169 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 169

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_169"/></StgValue>
</operation>

<operation id="932" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:668  store i8 %xor_ln247_38, i8* %ctx_RoundKey_addr_169, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="933" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:721  %ctx_Iv_addr_8 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_8"/></StgValue>
</operation>

<operation id="934" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:722  store i8 %x_2_0, i8* %ctx_Iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="935" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:725  %ctx_Iv_addr_9 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_9"/></StgValue>
</operation>

<operation id="936" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:726  store i8 %x_2_1, i8* %ctx_Iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="937" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:736  %x_3_0 = load i8* %iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="x_3_0"/></StgValue>
</operation>

<operation id="938" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:739  %iv_addr_13 = getelementptr [16 x i8]* %iv, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="iv_addr_13"/></StgValue>
</operation>

<operation id="939" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:740  %x_3_1 = load i8* %iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="x_3_1"/></StgValue>
</operation>

<operation id="940" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:776  %inout_load_12 = load i8* %inout_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inout_load_12"/></StgValue>
</operation>

<operation id="941" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:777  %inout_addr_13 = getelementptr [16 x i8]* %inout_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inout_addr_13"/></StgValue>
</operation>

<operation id="942" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:778  %inout_load_13 = load i8* %inout_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inout_load_13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="943" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:669  %xor_ln248_38 = xor i8 %xor_ln248_37, %xor_ln248_34

]]></Node>
<StgValue><ssdm name="xor_ln248_38"/></StgValue>
</operation>

<operation id="944" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:670  %ctx_RoundKey_addr_170 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 170

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_170"/></StgValue>
</operation>

<operation id="945" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:671  store i8 %xor_ln248_38, i8* %ctx_RoundKey_addr_170, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="946" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:672  %xor_ln249_38 = xor i8 %xor_ln249_37, %xor_ln249_34

]]></Node>
<StgValue><ssdm name="xor_ln249_38"/></StgValue>
</operation>

<operation id="947" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:673  %ctx_RoundKey_addr_171 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 171

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_171"/></StgValue>
</operation>

<operation id="948" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:674  store i8 %xor_ln249_38, i8* %ctx_RoundKey_addr_171, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="949" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:729  %ctx_Iv_addr_10 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_10"/></StgValue>
</operation>

<operation id="950" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:730  store i8 %x_2_2, i8* %ctx_Iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="951" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:733  %ctx_Iv_addr_11 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_11"/></StgValue>
</operation>

<operation id="952" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:734  store i8 %x_2_3, i8* %ctx_Iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="953" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:740  %x_3_1 = load i8* %iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="x_3_1"/></StgValue>
</operation>

<operation id="954" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:743  %iv_addr_14 = getelementptr [16 x i8]* %iv, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="iv_addr_14"/></StgValue>
</operation>

<operation id="955" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:744  %x_3_2 = load i8* %iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="x_3_2"/></StgValue>
</operation>

<operation id="956" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:778  %inout_load_13 = load i8* %inout_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inout_load_13"/></StgValue>
</operation>

<operation id="957" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:779  %inout_addr_14 = getelementptr [16 x i8]* %inout_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inout_addr_14"/></StgValue>
</operation>

<operation id="958" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:780  %inout_load_14 = load i8* %inout_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inout_load_14"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="959" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:675  %xor_ln246_39 = xor i8 %xor_ln246_37, %xor_ln246_31

]]></Node>
<StgValue><ssdm name="xor_ln246_39"/></StgValue>
</operation>

<operation id="960" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:676  %ctx_RoundKey_addr_172 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 172

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_172"/></StgValue>
</operation>

<operation id="961" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:677  store i8 %xor_ln246_39, i8* %ctx_RoundKey_addr_172, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="962" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:678  %xor_ln247_39 = xor i8 %xor_ln247_37, %xor_ln247_31

]]></Node>
<StgValue><ssdm name="xor_ln247_39"/></StgValue>
</operation>

<operation id="963" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:679  %ctx_RoundKey_addr_173 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 173

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_173"/></StgValue>
</operation>

<operation id="964" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:680  store i8 %xor_ln247_39, i8* %ctx_RoundKey_addr_173, align 1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="965" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:737  %ctx_Iv_addr_12 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_12"/></StgValue>
</operation>

<operation id="966" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:738  store i8 %x_3_0, i8* %ctx_Iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="967" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:741  %ctx_Iv_addr_13 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_13"/></StgValue>
</operation>

<operation id="968" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:742  store i8 %x_3_1, i8* %ctx_Iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="969" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:744  %x_3_2 = load i8* %iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="x_3_2"/></StgValue>
</operation>

<operation id="970" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:747  %iv_addr_15 = getelementptr [16 x i8]* %iv, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="iv_addr_15"/></StgValue>
</operation>

<operation id="971" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:748  %x_3_3 = load i8* %iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="x_3_3"/></StgValue>
</operation>

<operation id="972" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:780  %inout_load_14 = load i8* %inout_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inout_load_14"/></StgValue>
</operation>

<operation id="973" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:781  %inout_addr_15 = getelementptr [16 x i8]* %inout_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inout_addr_15"/></StgValue>
</operation>

<operation id="974" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:782  %inout_load_15 = load i8* %inout_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inout_load_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="975" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="976" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %iv) nounwind, !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="977" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:2  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %inout_r) nounwind, !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="978" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aes_ha_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="979" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %inout_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="980" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:7  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %inout_r, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="981" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:8  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %iv, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="982" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:9  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %iv, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="983" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="984" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:11  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %key, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="985" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str125, i32 0, i32 0, [4 x i8]* @p_str226, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str125) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="986" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:681  %xor_ln248_39 = xor i8 %xor_ln248_37, %xor_ln248_31

]]></Node>
<StgValue><ssdm name="xor_ln248_39"/></StgValue>
</operation>

<operation id="987" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:682  %ctx_RoundKey_addr_174 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 174

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_174"/></StgValue>
</operation>

<operation id="988" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:683  store i8 %xor_ln248_39, i8* %ctx_RoundKey_addr_174, align 1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="989" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:684  %xor_ln249_39 = xor i8 %xor_ln249_37, %xor_ln249_31

]]></Node>
<StgValue><ssdm name="xor_ln249_39"/></StgValue>
</operation>

<operation id="990" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:685  %ctx_RoundKey_addr_175 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 175

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_175"/></StgValue>
</operation>

<operation id="991" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:686  store i8 %xor_ln249_39, i8* %ctx_RoundKey_addr_175, align 1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="992" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:745  %ctx_Iv_addr_14 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_14"/></StgValue>
</operation>

<operation id="993" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:746  store i8 %x_3_2, i8* %ctx_Iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="994" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:748  %x_3_3 = load i8* %iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="x_3_3"/></StgValue>
</operation>

<operation id="995" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:749  %ctx_Iv_addr_15 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_15"/></StgValue>
</operation>

<operation id="996" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:750  store i8 %x_3_3, i8* %ctx_Iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="997" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:782  %inout_load_15 = load i8* %inout_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inout_load_15"/></StgValue>
</operation>

<operation id="998" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:783  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="999" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:784  %x_0_0_1 = xor i8 %x_0_0, %key_load

]]></Node>
<StgValue><ssdm name="x_0_0_1"/></StgValue>
</operation>

<operation id="1000" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:785  %x_0_1_1 = xor i8 %x_0_1, %key_load_1

]]></Node>
<StgValue><ssdm name="x_0_1_1"/></StgValue>
</operation>

<operation id="1001" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:786  %x_0_2_1 = xor i8 %x_0_2, %key_load_2

]]></Node>
<StgValue><ssdm name="x_0_2_1"/></StgValue>
</operation>

<operation id="1002" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:787  %x_0_3_1 = xor i8 %x_0_3, %key_load_3

]]></Node>
<StgValue><ssdm name="x_0_3_1"/></StgValue>
</operation>

<operation id="1003" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:788  %x_1_0_1 = xor i8 %x_1_0, %key_load_4

]]></Node>
<StgValue><ssdm name="x_1_0_1"/></StgValue>
</operation>

<operation id="1004" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:789  %x_1_1_1 = xor i8 %x_1_1, %key_load_5

]]></Node>
<StgValue><ssdm name="x_1_1_1"/></StgValue>
</operation>

<operation id="1005" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:790  %x_1_2_1 = xor i8 %x_1_2, %key_load_6

]]></Node>
<StgValue><ssdm name="x_1_2_1"/></StgValue>
</operation>

<operation id="1006" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:791  %x_1_3_1 = xor i8 %x_1_3, %key_load_7

]]></Node>
<StgValue><ssdm name="x_1_3_1"/></StgValue>
</operation>

<operation id="1007" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:792  %x_2_0_1 = xor i8 %x_2_0, %key_load_8

]]></Node>
<StgValue><ssdm name="x_2_0_1"/></StgValue>
</operation>

<operation id="1008" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:793  %x_2_1_1 = xor i8 %x_2_1, %key_load_9

]]></Node>
<StgValue><ssdm name="x_2_1_1"/></StgValue>
</operation>

<operation id="1009" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:794  %x_2_2_1 = xor i8 %x_2_2, %key_load_10

]]></Node>
<StgValue><ssdm name="x_2_2_1"/></StgValue>
</operation>

<operation id="1010" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:795  %x_2_3_1 = xor i8 %x_2_3, %key_load_11

]]></Node>
<StgValue><ssdm name="x_2_3_1"/></StgValue>
</operation>

<operation id="1011" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:796  %x_3_0_1 = xor i8 %x_3_0, %key_load_12

]]></Node>
<StgValue><ssdm name="x_3_0_1"/></StgValue>
</operation>

<operation id="1012" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:797  %x_3_1_1 = xor i8 %x_3_1, %key_load_13

]]></Node>
<StgValue><ssdm name="x_3_1_1"/></StgValue>
</operation>

<operation id="1013" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:798  %x_3_2_1 = xor i8 %x_3_2, %key_load_14

]]></Node>
<StgValue><ssdm name="x_3_2_1"/></StgValue>
</operation>

<operation id="1014" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:799  %x_3_3_1 = xor i8 %x_3_3, %key_load_15

]]></Node>
<StgValue><ssdm name="x_3_3_1"/></StgValue>
</operation>

<operation id="1015" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_begin:800  br label %AddRoundKey.exit14.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1016" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:0  %x_3_3_0 = phi i8 [ %x_3_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_3_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_3_3_0"/></StgValue>
</operation>

<operation id="1017" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:1  %x_3_2_0 = phi i8 [ %x_3_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_2_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_3_2_0"/></StgValue>
</operation>

<operation id="1018" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:2  %x_3_1_0 = phi i8 [ %x_3_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_1_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_3_1_0"/></StgValue>
</operation>

<operation id="1019" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:3  %x_3_0_0 = phi i8 [ %x_3_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_3_0_3, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_3_0_0"/></StgValue>
</operation>

<operation id="1020" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:4  %x_2_3_0 = phi i8 [ %x_2_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_3_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_2_3_0"/></StgValue>
</operation>

<operation id="1021" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:5  %x_2_2_0 = phi i8 [ %x_2_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_2_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_2_2_0"/></StgValue>
</operation>

<operation id="1022" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:6  %x_2_1_0 = phi i8 [ %x_2_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_1_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_2_1_0"/></StgValue>
</operation>

<operation id="1023" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:7  %x_2_0_0 = phi i8 [ %x_2_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_2_0_3, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_2_0_0"/></StgValue>
</operation>

<operation id="1024" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:8  %x_1_3_0 = phi i8 [ %x_1_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_3_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_1_3_0"/></StgValue>
</operation>

<operation id="1025" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:9  %x_1_2_0 = phi i8 [ %x_1_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_2_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_1_2_0"/></StgValue>
</operation>

<operation id="1026" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:10  %x_1_1_0 = phi i8 [ %x_1_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_1_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_1_1_0"/></StgValue>
</operation>

<operation id="1027" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:11  %x_1_0_0 = phi i8 [ %x_1_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_1_0_3, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_1_0_0"/></StgValue>
</operation>

<operation id="1028" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:12  %x_0_3_0 = phi i8 [ %x_0_3_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_3_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_0_3_0"/></StgValue>
</operation>

<operation id="1029" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:13  %x_0_2_0 = phi i8 [ %x_0_2_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_2_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_0_2_0"/></StgValue>
</operation>

<operation id="1030" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:14  %x_0_1_0 = phi i8 [ %x_0_1_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_1_4, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_0_1_0"/></StgValue>
</operation>

<operation id="1031" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:15  %x_0_0_0 = phi i8 [ %x_0_0_1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %x_0_0_3, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="x_0_0_0"/></StgValue>
</operation>

<operation id="1032" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:18  %zext_ln285 = zext i8 %x_0_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="1033" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:19  %sbox_addr_40 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="sbox_addr_40"/></StgValue>
</operation>

<operation id="1034" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:20  %x_0_0_2 = load i8* %sbox_addr_40, align 1

]]></Node>
<StgValue><ssdm name="x_0_0_2"/></StgValue>
</operation>

<operation id="1035" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:21  %zext_ln285_1 = zext i8 %x_1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="1036" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:22  %sbox_addr_41 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_1

]]></Node>
<StgValue><ssdm name="sbox_addr_41"/></StgValue>
</operation>

<operation id="1037" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:23  %x_1_0_2 = load i8* %sbox_addr_41, align 1

]]></Node>
<StgValue><ssdm name="x_1_0_2"/></StgValue>
</operation>

<operation id="1038" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:24  %zext_ln285_2 = zext i8 %x_2_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="1039" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:25  %sbox_addr_42 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_2

]]></Node>
<StgValue><ssdm name="sbox_addr_42"/></StgValue>
</operation>

<operation id="1040" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:26  %x_2_0_2 = load i8* %sbox_addr_42, align 1

]]></Node>
<StgValue><ssdm name="x_2_0_2"/></StgValue>
</operation>

<operation id="1041" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:27  %zext_ln285_3 = zext i8 %x_3_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_3"/></StgValue>
</operation>

<operation id="1042" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:28  %sbox_addr_43 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_3

]]></Node>
<StgValue><ssdm name="sbox_addr_43"/></StgValue>
</operation>

<operation id="1043" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:29  %x_3_0_2 = load i8* %sbox_addr_43, align 1

]]></Node>
<StgValue><ssdm name="x_3_0_2"/></StgValue>
</operation>

<operation id="1044" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:30  %zext_ln285_4 = zext i8 %x_0_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_4"/></StgValue>
</operation>

<operation id="1045" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:31  %sbox_addr_44 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_4

]]></Node>
<StgValue><ssdm name="sbox_addr_44"/></StgValue>
</operation>

<operation id="1046" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:32  %x_0_1_5 = load i8* %sbox_addr_44, align 1

]]></Node>
<StgValue><ssdm name="x_0_1_5"/></StgValue>
</operation>

<operation id="1047" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:33  %zext_ln285_5 = zext i8 %x_1_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_5"/></StgValue>
</operation>

<operation id="1048" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:34  %sbox_addr_45 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_5

]]></Node>
<StgValue><ssdm name="sbox_addr_45"/></StgValue>
</operation>

<operation id="1049" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:35  %x_1_1_5 = load i8* %sbox_addr_45, align 1

]]></Node>
<StgValue><ssdm name="x_1_1_5"/></StgValue>
</operation>

<operation id="1050" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:36  %zext_ln285_6 = zext i8 %x_2_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_6"/></StgValue>
</operation>

<operation id="1051" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:37  %sbox_addr_46 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_6

]]></Node>
<StgValue><ssdm name="sbox_addr_46"/></StgValue>
</operation>

<operation id="1052" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:38  %x_2_1_5 = load i8* %sbox_addr_46, align 1

]]></Node>
<StgValue><ssdm name="x_2_1_5"/></StgValue>
</operation>

<operation id="1053" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:39  %zext_ln285_7 = zext i8 %x_3_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_7"/></StgValue>
</operation>

<operation id="1054" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:40  %sbox_addr_47 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_7

]]></Node>
<StgValue><ssdm name="sbox_addr_47"/></StgValue>
</operation>

<operation id="1055" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:41  %x_3_1_5 = load i8* %sbox_addr_47, align 1

]]></Node>
<StgValue><ssdm name="x_3_1_5"/></StgValue>
</operation>

<operation id="1056" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:42  %zext_ln285_8 = zext i8 %x_0_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_8"/></StgValue>
</operation>

<operation id="1057" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:43  %sbox_addr_48 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_8

]]></Node>
<StgValue><ssdm name="sbox_addr_48"/></StgValue>
</operation>

<operation id="1058" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:44  %x_0_2_5 = load i8* %sbox_addr_48, align 1

]]></Node>
<StgValue><ssdm name="x_0_2_5"/></StgValue>
</operation>

<operation id="1059" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:45  %zext_ln285_9 = zext i8 %x_1_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_9"/></StgValue>
</operation>

<operation id="1060" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:46  %sbox_addr_49 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_9

]]></Node>
<StgValue><ssdm name="sbox_addr_49"/></StgValue>
</operation>

<operation id="1061" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:47  %x_1_2_5 = load i8* %sbox_addr_49, align 1

]]></Node>
<StgValue><ssdm name="x_1_2_5"/></StgValue>
</operation>

<operation id="1062" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:48  %zext_ln285_10 = zext i8 %x_2_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_10"/></StgValue>
</operation>

<operation id="1063" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:49  %sbox_addr_50 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_10

]]></Node>
<StgValue><ssdm name="sbox_addr_50"/></StgValue>
</operation>

<operation id="1064" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:50  %x_2_2_5 = load i8* %sbox_addr_50, align 1

]]></Node>
<StgValue><ssdm name="x_2_2_5"/></StgValue>
</operation>

<operation id="1065" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:51  %zext_ln285_11 = zext i8 %x_3_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_11"/></StgValue>
</operation>

<operation id="1066" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:52  %sbox_addr_51 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_11

]]></Node>
<StgValue><ssdm name="sbox_addr_51"/></StgValue>
</operation>

<operation id="1067" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:53  %x_3_2_5 = load i8* %sbox_addr_51, align 1

]]></Node>
<StgValue><ssdm name="x_3_2_5"/></StgValue>
</operation>

<operation id="1068" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:54  %zext_ln285_12 = zext i8 %x_0_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_12"/></StgValue>
</operation>

<operation id="1069" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:55  %sbox_addr_52 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_12

]]></Node>
<StgValue><ssdm name="sbox_addr_52"/></StgValue>
</operation>

<operation id="1070" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:56  %x_0_3_5 = load i8* %sbox_addr_52, align 1

]]></Node>
<StgValue><ssdm name="x_0_3_5"/></StgValue>
</operation>

<operation id="1071" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:57  %zext_ln285_13 = zext i8 %x_1_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_13"/></StgValue>
</operation>

<operation id="1072" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:58  %sbox_addr_53 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_13

]]></Node>
<StgValue><ssdm name="sbox_addr_53"/></StgValue>
</operation>

<operation id="1073" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:59  %x_1_3_5 = load i8* %sbox_addr_53, align 1

]]></Node>
<StgValue><ssdm name="x_1_3_5"/></StgValue>
</operation>

<operation id="1074" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:60  %zext_ln285_14 = zext i8 %x_2_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_14"/></StgValue>
</operation>

<operation id="1075" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:61  %sbox_addr_54 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_14

]]></Node>
<StgValue><ssdm name="sbox_addr_54"/></StgValue>
</operation>

<operation id="1076" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:62  %x_2_3_5 = load i8* %sbox_addr_54, align 1

]]></Node>
<StgValue><ssdm name="x_2_3_5"/></StgValue>
</operation>

<operation id="1077" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:63  %zext_ln285_15 = zext i8 %x_3_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_15"/></StgValue>
</operation>

<operation id="1078" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:64  %sbox_addr_55 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln285_15

]]></Node>
<StgValue><ssdm name="sbox_addr_55"/></StgValue>
</operation>

<operation id="1079" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:65  %x_3_3_5 = load i8* %sbox_addr_55, align 1

]]></Node>
<StgValue><ssdm name="x_3_3_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1080" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:16  %round_assign_0 = phi i4 [ 1, %AES_CTR_xcrypt_buffer_label2_begin ], [ %add_ln441, %.preheader22.preheader.0 ]

]]></Node>
<StgValue><ssdm name="round_assign_0"/></StgValue>
</operation>

<operation id="1081" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:17  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln441"/></StgValue>
</operation>

<operation id="1082" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:20  %x_0_0_2 = load i8* %sbox_addr_40, align 1

]]></Node>
<StgValue><ssdm name="x_0_0_2"/></StgValue>
</operation>

<operation id="1083" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:23  %x_1_0_2 = load i8* %sbox_addr_41, align 1

]]></Node>
<StgValue><ssdm name="x_1_0_2"/></StgValue>
</operation>

<operation id="1084" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:26  %x_2_0_2 = load i8* %sbox_addr_42, align 1

]]></Node>
<StgValue><ssdm name="x_2_0_2"/></StgValue>
</operation>

<operation id="1085" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:29  %x_3_0_2 = load i8* %sbox_addr_43, align 1

]]></Node>
<StgValue><ssdm name="x_3_0_2"/></StgValue>
</operation>

<operation id="1086" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:32  %x_0_1_5 = load i8* %sbox_addr_44, align 1

]]></Node>
<StgValue><ssdm name="x_0_1_5"/></StgValue>
</operation>

<operation id="1087" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:35  %x_1_1_5 = load i8* %sbox_addr_45, align 1

]]></Node>
<StgValue><ssdm name="x_1_1_5"/></StgValue>
</operation>

<operation id="1088" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:38  %x_2_1_5 = load i8* %sbox_addr_46, align 1

]]></Node>
<StgValue><ssdm name="x_2_1_5"/></StgValue>
</operation>

<operation id="1089" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:41  %x_3_1_5 = load i8* %sbox_addr_47, align 1

]]></Node>
<StgValue><ssdm name="x_3_1_5"/></StgValue>
</operation>

<operation id="1090" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:44  %x_0_2_5 = load i8* %sbox_addr_48, align 1

]]></Node>
<StgValue><ssdm name="x_0_2_5"/></StgValue>
</operation>

<operation id="1091" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:47  %x_1_2_5 = load i8* %sbox_addr_49, align 1

]]></Node>
<StgValue><ssdm name="x_1_2_5"/></StgValue>
</operation>

<operation id="1092" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:50  %x_2_2_5 = load i8* %sbox_addr_50, align 1

]]></Node>
<StgValue><ssdm name="x_2_2_5"/></StgValue>
</operation>

<operation id="1093" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:53  %x_3_2_5 = load i8* %sbox_addr_51, align 1

]]></Node>
<StgValue><ssdm name="x_3_2_5"/></StgValue>
</operation>

<operation id="1094" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:56  %x_0_3_5 = load i8* %sbox_addr_52, align 1

]]></Node>
<StgValue><ssdm name="x_0_3_5"/></StgValue>
</operation>

<operation id="1095" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:59  %x_1_3_5 = load i8* %sbox_addr_53, align 1

]]></Node>
<StgValue><ssdm name="x_1_3_5"/></StgValue>
</operation>

<operation id="1096" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:62  %x_2_3_5 = load i8* %sbox_addr_54, align 1

]]></Node>
<StgValue><ssdm name="x_2_3_5"/></StgValue>
</operation>

<operation id="1097" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8">
<![CDATA[
AddRoundKey.exit14.i.i.0:65  %x_3_3_5 = load i8* %sbox_addr_55, align 1

]]></Node>
<StgValue><ssdm name="x_3_3_5"/></StgValue>
</operation>

<operation id="1098" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
AddRoundKey.exit14.i.i.0:66  %icmp_ln444 = icmp eq i4 %round_assign_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="1099" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
AddRoundKey.exit14.i.i.0:67  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1100" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
AddRoundKey.exit14.i.i.0:68  br i1 %icmp_ln444, label %.preheader.preheader.0, label %.preheader22.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="1101" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader22.preheader.0:72  %shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %round_assign_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="1102" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:73  %zext_ln274 = zext i8 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="1103" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:74  %ctx_RoundKey_addr_176 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_176"/></StgValue>
</operation>

<operation id="1104" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:75  %ctx_RoundKey_load = load i8* %ctx_RoundKey_addr_176, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load"/></StgValue>
</operation>

<operation id="1105" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:80  %or_ln274 = or i8 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="1106" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:81  %zext_ln274_1 = zext i8 %or_ln274 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_1"/></StgValue>
</operation>

<operation id="1107" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:82  %ctx_RoundKey_addr_177 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_177"/></StgValue>
</operation>

<operation id="1108" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:83  %ctx_RoundKey_load_1 = load i8* %ctx_RoundKey_addr_177, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_1"/></StgValue>
</operation>

<operation id="1109" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader22.preheader.0:196  %add_ln441 = add i4 1, %round_assign_0

]]></Node>
<StgValue><ssdm name="add_ln441"/></StgValue>
</operation>

<operation id="1110" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:0  %icmp_ln587 = icmp eq i8 %x_3_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587"/></StgValue>
</operation>

<operation id="1111" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0:1  br i1 %icmp_ln587, label %conv_stateTo1d.exit.i.0.1, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1112" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.1:0  store i8 0, i8* %ctx_Iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1113" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.1:1  %icmp_ln587_1 = icmp eq i8 %x_3_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_1"/></StgValue>
</operation>

<operation id="1114" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.1:2  br i1 %icmp_ln587_1, label %conv_stateTo1d.exit.i.0.2, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1115" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
<literal name="icmp_ln587_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.2:0  store i8 0, i8* %ctx_Iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1116" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
<literal name="icmp_ln587_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.2:1  %icmp_ln587_2 = icmp eq i8 %x_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_2"/></StgValue>
</operation>

<operation id="1117" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
<literal name="icmp_ln587" val="1"/>
<literal name="icmp_ln587_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.2:2  br i1 %icmp_ln587_2, label %conv_stateTo1d.exit.i.0.3, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1118" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:75  %ctx_RoundKey_load = load i8* %ctx_RoundKey_addr_176, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load"/></StgValue>
</operation>

<operation id="1119" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:83  %ctx_RoundKey_load_1 = load i8* %ctx_RoundKey_addr_177, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_1"/></StgValue>
</operation>

<operation id="1120" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:88  %or_ln274_1 = or i8 %shl_ln1, 2

]]></Node>
<StgValue><ssdm name="or_ln274_1"/></StgValue>
</operation>

<operation id="1121" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:89  %zext_ln274_2 = zext i8 %or_ln274_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_2"/></StgValue>
</operation>

<operation id="1122" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:90  %ctx_RoundKey_addr_178 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_2

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_178"/></StgValue>
</operation>

<operation id="1123" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:91  %ctx_RoundKey_load_2 = load i8* %ctx_RoundKey_addr_178, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_2"/></StgValue>
</operation>

<operation id="1124" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:96  %or_ln274_2 = or i8 %shl_ln1, 3

]]></Node>
<StgValue><ssdm name="or_ln274_2"/></StgValue>
</operation>

<operation id="1125" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:97  %zext_ln274_3 = zext i8 %or_ln274_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_3"/></StgValue>
</operation>

<operation id="1126" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:98  %ctx_RoundKey_addr_179 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_3

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_179"/></StgValue>
</operation>

<operation id="1127" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:99  %ctx_RoundKey_load_3 = load i8* %ctx_RoundKey_addr_179, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1128" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:0  %xor_ln328 = xor i8 %x_1_1_5, %x_0_0_2

]]></Node>
<StgValue><ssdm name="xor_ln328"/></StgValue>
</operation>

<operation id="1129" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:1  %xor_ln328_1 = xor i8 %x_2_2_5, %xor_ln328

]]></Node>
<StgValue><ssdm name="xor_ln328_1"/></StgValue>
</operation>

<operation id="1130" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:2  %xor_ln328_2 = xor i8 %x_3_3_5, %xor_ln328_1

]]></Node>
<StgValue><ssdm name="xor_ln328_2"/></StgValue>
</operation>

<operation id="1131" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:3  %shl_ln320 = shl i8 %xor_ln328, 1

]]></Node>
<StgValue><ssdm name="shl_ln320"/></StgValue>
</operation>

<operation id="1132" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:4  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1133" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:5  %select_ln320 = select i1 %tmp_1, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320"/></StgValue>
</operation>

<operation id="1134" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:6  %xor_ln332 = xor i8 %x_2_2_5, %x_1_1_5

]]></Node>
<StgValue><ssdm name="xor_ln332"/></StgValue>
</operation>

<operation id="1135" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:7  %shl_ln320_1 = shl i8 %xor_ln332, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_1"/></StgValue>
</operation>

<operation id="1136" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:8  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1137" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:9  %select_ln320_1 = select i1 %tmp_2, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_1"/></StgValue>
</operation>

<operation id="1138" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:10  %xor_ln335 = xor i8 %x_3_3_5, %x_2_2_5

]]></Node>
<StgValue><ssdm name="xor_ln335"/></StgValue>
</operation>

<operation id="1139" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:11  %shl_ln320_2 = shl i8 %xor_ln335, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_2"/></StgValue>
</operation>

<operation id="1140" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:12  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1141" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:13  %select_ln320_2 = select i1 %tmp_3, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_2"/></StgValue>
</operation>

<operation id="1142" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:14  %xor_ln338 = xor i8 %x_3_3_5, %x_0_0_2

]]></Node>
<StgValue><ssdm name="xor_ln338"/></StgValue>
</operation>

<operation id="1143" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:15  %shl_ln320_3 = shl i8 %xor_ln338, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_3"/></StgValue>
</operation>

<operation id="1144" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:16  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1145" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:17  %select_ln320_3 = select i1 %tmp_4, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_3"/></StgValue>
</operation>

<operation id="1146" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:76  %xor_ln274 = xor i8 %x_0_0_2, %ctx_RoundKey_load

]]></Node>
<StgValue><ssdm name="xor_ln274"/></StgValue>
</operation>

<operation id="1147" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:77  %xor_ln274_1 = xor i8 %select_ln320, %xor_ln328_2

]]></Node>
<StgValue><ssdm name="xor_ln274_1"/></StgValue>
</operation>

<operation id="1148" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:78  %xor_ln274_2 = xor i8 %xor_ln274_1, %shl_ln320

]]></Node>
<StgValue><ssdm name="xor_ln274_2"/></StgValue>
</operation>

<operation id="1149" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:79  %x_0_0_3 = xor i8 %xor_ln274_2, %xor_ln274

]]></Node>
<StgValue><ssdm name="x_0_0_3"/></StgValue>
</operation>

<operation id="1150" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:84  %xor_ln274_4 = xor i8 %x_1_1_5, %ctx_RoundKey_load_1

]]></Node>
<StgValue><ssdm name="xor_ln274_4"/></StgValue>
</operation>

<operation id="1151" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:85  %xor_ln274_5 = xor i8 %xor_ln328_2, %select_ln320_1

]]></Node>
<StgValue><ssdm name="xor_ln274_5"/></StgValue>
</operation>

<operation id="1152" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:86  %xor_ln274_6 = xor i8 %xor_ln274_5, %shl_ln320_1

]]></Node>
<StgValue><ssdm name="xor_ln274_6"/></StgValue>
</operation>

<operation id="1153" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:87  %x_0_1_4 = xor i8 %xor_ln274_6, %xor_ln274_4

]]></Node>
<StgValue><ssdm name="x_0_1_4"/></StgValue>
</operation>

<operation id="1154" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:91  %ctx_RoundKey_load_2 = load i8* %ctx_RoundKey_addr_178, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_2"/></StgValue>
</operation>

<operation id="1155" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:92  %xor_ln274_8 = xor i8 %x_3_3_5, %ctx_RoundKey_load_2

]]></Node>
<StgValue><ssdm name="xor_ln274_8"/></StgValue>
</operation>

<operation id="1156" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:93  %xor_ln274_9 = xor i8 %shl_ln320_2, %select_ln320_2

]]></Node>
<StgValue><ssdm name="xor_ln274_9"/></StgValue>
</operation>

<operation id="1157" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:94  %xor_ln274_10 = xor i8 %xor_ln274_9, %xor_ln328

]]></Node>
<StgValue><ssdm name="xor_ln274_10"/></StgValue>
</operation>

<operation id="1158" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:95  %x_0_2_4 = xor i8 %xor_ln274_10, %xor_ln274_8

]]></Node>
<StgValue><ssdm name="x_0_2_4"/></StgValue>
</operation>

<operation id="1159" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:99  %ctx_RoundKey_load_3 = load i8* %ctx_RoundKey_addr_179, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_3"/></StgValue>
</operation>

<operation id="1160" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:100  %xor_ln274_12 = xor i8 %ctx_RoundKey_load_3, %shl_ln320_3

]]></Node>
<StgValue><ssdm name="xor_ln274_12"/></StgValue>
</operation>

<operation id="1161" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:101  %xor_ln274_13 = xor i8 %xor_ln328_1, %select_ln320_3

]]></Node>
<StgValue><ssdm name="xor_ln274_13"/></StgValue>
</operation>

<operation id="1162" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:102  %x_0_3_4 = xor i8 %xor_ln274_13, %xor_ln274_12

]]></Node>
<StgValue><ssdm name="x_0_3_4"/></StgValue>
</operation>

<operation id="1163" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:103  %or_ln274_3 = or i8 %shl_ln1, 4

]]></Node>
<StgValue><ssdm name="or_ln274_3"/></StgValue>
</operation>

<operation id="1164" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:104  %zext_ln274_4 = zext i8 %or_ln274_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_4"/></StgValue>
</operation>

<operation id="1165" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:105  %ctx_RoundKey_addr_180 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_4

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_180"/></StgValue>
</operation>

<operation id="1166" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:106  %ctx_RoundKey_load_4 = load i8* %ctx_RoundKey_addr_180, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_4"/></StgValue>
</operation>

<operation id="1167" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:111  %or_ln274_4 = or i8 %shl_ln1, 5

]]></Node>
<StgValue><ssdm name="or_ln274_4"/></StgValue>
</operation>

<operation id="1168" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:112  %zext_ln274_5 = zext i8 %or_ln274_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_5"/></StgValue>
</operation>

<operation id="1169" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:113  %ctx_RoundKey_addr_181 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_5

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_181"/></StgValue>
</operation>

<operation id="1170" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:114  %ctx_RoundKey_load_5 = load i8* %ctx_RoundKey_addr_181, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1171" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:106  %ctx_RoundKey_load_4 = load i8* %ctx_RoundKey_addr_180, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_4"/></StgValue>
</operation>

<operation id="1172" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:114  %ctx_RoundKey_load_5 = load i8* %ctx_RoundKey_addr_181, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_5"/></StgValue>
</operation>

<operation id="1173" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:119  %or_ln274_5 = or i8 %shl_ln1, 6

]]></Node>
<StgValue><ssdm name="or_ln274_5"/></StgValue>
</operation>

<operation id="1174" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:120  %zext_ln274_6 = zext i8 %or_ln274_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_6"/></StgValue>
</operation>

<operation id="1175" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:121  %ctx_RoundKey_addr_182 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_6

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_182"/></StgValue>
</operation>

<operation id="1176" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:122  %ctx_RoundKey_load_6 = load i8* %ctx_RoundKey_addr_182, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_6"/></StgValue>
</operation>

<operation id="1177" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:127  %or_ln274_6 = or i8 %shl_ln1, 7

]]></Node>
<StgValue><ssdm name="or_ln274_6"/></StgValue>
</operation>

<operation id="1178" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:128  %zext_ln274_7 = zext i8 %or_ln274_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_7"/></StgValue>
</operation>

<operation id="1179" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:129  %ctx_RoundKey_addr_183 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_7

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_183"/></StgValue>
</operation>

<operation id="1180" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:130  %ctx_RoundKey_load_7 = load i8* %ctx_RoundKey_addr_183, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1181" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:18  %xor_ln328_3 = xor i8 %x_2_1_5, %x_1_0_2

]]></Node>
<StgValue><ssdm name="xor_ln328_3"/></StgValue>
</operation>

<operation id="1182" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:19  %xor_ln328_4 = xor i8 %x_3_2_5, %xor_ln328_3

]]></Node>
<StgValue><ssdm name="xor_ln328_4"/></StgValue>
</operation>

<operation id="1183" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:20  %xor_ln328_5 = xor i8 %x_0_3_5, %xor_ln328_4

]]></Node>
<StgValue><ssdm name="xor_ln328_5"/></StgValue>
</operation>

<operation id="1184" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:21  %shl_ln320_4 = shl i8 %xor_ln328_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_4"/></StgValue>
</operation>

<operation id="1185" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:22  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1186" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:23  %select_ln320_4 = select i1 %tmp_5, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_4"/></StgValue>
</operation>

<operation id="1187" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:24  %xor_ln332_1 = xor i8 %x_3_2_5, %x_2_1_5

]]></Node>
<StgValue><ssdm name="xor_ln332_1"/></StgValue>
</operation>

<operation id="1188" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:25  %shl_ln320_5 = shl i8 %xor_ln332_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_5"/></StgValue>
</operation>

<operation id="1189" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:26  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1190" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:27  %select_ln320_5 = select i1 %tmp_6, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_5"/></StgValue>
</operation>

<operation id="1191" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:28  %xor_ln335_1 = xor i8 %x_0_3_5, %x_3_2_5

]]></Node>
<StgValue><ssdm name="xor_ln335_1"/></StgValue>
</operation>

<operation id="1192" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:29  %shl_ln320_6 = shl i8 %xor_ln335_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_6"/></StgValue>
</operation>

<operation id="1193" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:30  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1194" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:31  %select_ln320_6 = select i1 %tmp_7, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_6"/></StgValue>
</operation>

<operation id="1195" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:32  %xor_ln338_1 = xor i8 %x_0_3_5, %x_1_0_2

]]></Node>
<StgValue><ssdm name="xor_ln338_1"/></StgValue>
</operation>

<operation id="1196" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:33  %shl_ln320_7 = shl i8 %xor_ln338_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_7"/></StgValue>
</operation>

<operation id="1197" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:34  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1198" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:35  %select_ln320_7 = select i1 %tmp_8, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_7"/></StgValue>
</operation>

<operation id="1199" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:107  %xor_ln274_15 = xor i8 %x_1_0_2, %ctx_RoundKey_load_4

]]></Node>
<StgValue><ssdm name="xor_ln274_15"/></StgValue>
</operation>

<operation id="1200" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:108  %xor_ln274_16 = xor i8 %select_ln320_4, %xor_ln328_5

]]></Node>
<StgValue><ssdm name="xor_ln274_16"/></StgValue>
</operation>

<operation id="1201" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:109  %xor_ln274_17 = xor i8 %xor_ln274_16, %shl_ln320_4

]]></Node>
<StgValue><ssdm name="xor_ln274_17"/></StgValue>
</operation>

<operation id="1202" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:110  %x_1_0_3 = xor i8 %xor_ln274_17, %xor_ln274_15

]]></Node>
<StgValue><ssdm name="x_1_0_3"/></StgValue>
</operation>

<operation id="1203" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:115  %xor_ln274_19 = xor i8 %x_2_1_5, %ctx_RoundKey_load_5

]]></Node>
<StgValue><ssdm name="xor_ln274_19"/></StgValue>
</operation>

<operation id="1204" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:116  %xor_ln274_20 = xor i8 %xor_ln328_5, %select_ln320_5

]]></Node>
<StgValue><ssdm name="xor_ln274_20"/></StgValue>
</operation>

<operation id="1205" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:117  %xor_ln274_21 = xor i8 %xor_ln274_20, %shl_ln320_5

]]></Node>
<StgValue><ssdm name="xor_ln274_21"/></StgValue>
</operation>

<operation id="1206" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:118  %x_1_1_4 = xor i8 %xor_ln274_21, %xor_ln274_19

]]></Node>
<StgValue><ssdm name="x_1_1_4"/></StgValue>
</operation>

<operation id="1207" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:122  %ctx_RoundKey_load_6 = load i8* %ctx_RoundKey_addr_182, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_6"/></StgValue>
</operation>

<operation id="1208" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:123  %xor_ln274_23 = xor i8 %x_0_3_5, %ctx_RoundKey_load_6

]]></Node>
<StgValue><ssdm name="xor_ln274_23"/></StgValue>
</operation>

<operation id="1209" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:124  %xor_ln274_24 = xor i8 %shl_ln320_6, %select_ln320_6

]]></Node>
<StgValue><ssdm name="xor_ln274_24"/></StgValue>
</operation>

<operation id="1210" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:125  %xor_ln274_25 = xor i8 %xor_ln274_24, %xor_ln328_3

]]></Node>
<StgValue><ssdm name="xor_ln274_25"/></StgValue>
</operation>

<operation id="1211" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:126  %x_1_2_4 = xor i8 %xor_ln274_25, %xor_ln274_23

]]></Node>
<StgValue><ssdm name="x_1_2_4"/></StgValue>
</operation>

<operation id="1212" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:130  %ctx_RoundKey_load_7 = load i8* %ctx_RoundKey_addr_183, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_7"/></StgValue>
</operation>

<operation id="1213" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:131  %xor_ln274_27 = xor i8 %ctx_RoundKey_load_7, %shl_ln320_7

]]></Node>
<StgValue><ssdm name="xor_ln274_27"/></StgValue>
</operation>

<operation id="1214" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:132  %xor_ln274_28 = xor i8 %xor_ln328_4, %select_ln320_7

]]></Node>
<StgValue><ssdm name="xor_ln274_28"/></StgValue>
</operation>

<operation id="1215" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:133  %x_1_3_4 = xor i8 %xor_ln274_28, %xor_ln274_27

]]></Node>
<StgValue><ssdm name="x_1_3_4"/></StgValue>
</operation>

<operation id="1216" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:134  %or_ln274_7 = or i8 %shl_ln1, 8

]]></Node>
<StgValue><ssdm name="or_ln274_7"/></StgValue>
</operation>

<operation id="1217" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:135  %zext_ln274_8 = zext i8 %or_ln274_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_8"/></StgValue>
</operation>

<operation id="1218" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:136  %ctx_RoundKey_addr_184 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_8

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_184"/></StgValue>
</operation>

<operation id="1219" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:137  %ctx_RoundKey_load_8 = load i8* %ctx_RoundKey_addr_184, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_8"/></StgValue>
</operation>

<operation id="1220" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:142  %or_ln274_8 = or i8 %shl_ln1, 9

]]></Node>
<StgValue><ssdm name="or_ln274_8"/></StgValue>
</operation>

<operation id="1221" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:143  %zext_ln274_9 = zext i8 %or_ln274_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_9"/></StgValue>
</operation>

<operation id="1222" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:144  %ctx_RoundKey_addr_185 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_9

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_185"/></StgValue>
</operation>

<operation id="1223" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:145  %ctx_RoundKey_load_9 = load i8* %ctx_RoundKey_addr_185, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1224" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:137  %ctx_RoundKey_load_8 = load i8* %ctx_RoundKey_addr_184, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_8"/></StgValue>
</operation>

<operation id="1225" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:145  %ctx_RoundKey_load_9 = load i8* %ctx_RoundKey_addr_185, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_9"/></StgValue>
</operation>

<operation id="1226" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:150  %or_ln274_9 = or i8 %shl_ln1, 10

]]></Node>
<StgValue><ssdm name="or_ln274_9"/></StgValue>
</operation>

<operation id="1227" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:151  %zext_ln274_10 = zext i8 %or_ln274_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_10"/></StgValue>
</operation>

<operation id="1228" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:152  %ctx_RoundKey_addr_186 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_10

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_186"/></StgValue>
</operation>

<operation id="1229" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:153  %ctx_RoundKey_load_10 = load i8* %ctx_RoundKey_addr_186, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_10"/></StgValue>
</operation>

<operation id="1230" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:158  %or_ln274_10 = or i8 %shl_ln1, 11

]]></Node>
<StgValue><ssdm name="or_ln274_10"/></StgValue>
</operation>

<operation id="1231" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:159  %zext_ln274_11 = zext i8 %or_ln274_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_11"/></StgValue>
</operation>

<operation id="1232" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:160  %ctx_RoundKey_addr_187 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_11

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_187"/></StgValue>
</operation>

<operation id="1233" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:161  %ctx_RoundKey_load_11 = load i8* %ctx_RoundKey_addr_187, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_11"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1234" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:36  %xor_ln328_6 = xor i8 %x_3_1_5, %x_2_0_2

]]></Node>
<StgValue><ssdm name="xor_ln328_6"/></StgValue>
</operation>

<operation id="1235" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:37  %xor_ln328_7 = xor i8 %x_0_2_5, %xor_ln328_6

]]></Node>
<StgValue><ssdm name="xor_ln328_7"/></StgValue>
</operation>

<operation id="1236" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:38  %xor_ln328_8 = xor i8 %x_1_3_5, %xor_ln328_7

]]></Node>
<StgValue><ssdm name="xor_ln328_8"/></StgValue>
</operation>

<operation id="1237" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:39  %shl_ln320_8 = shl i8 %xor_ln328_6, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_8"/></StgValue>
</operation>

<operation id="1238" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:40  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1239" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:41  %select_ln320_8 = select i1 %tmp_9, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_8"/></StgValue>
</operation>

<operation id="1240" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:42  %xor_ln332_2 = xor i8 %x_0_2_5, %x_3_1_5

]]></Node>
<StgValue><ssdm name="xor_ln332_2"/></StgValue>
</operation>

<operation id="1241" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:43  %shl_ln320_9 = shl i8 %xor_ln332_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_9"/></StgValue>
</operation>

<operation id="1242" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:44  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1243" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:45  %select_ln320_9 = select i1 %tmp_10, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_9"/></StgValue>
</operation>

<operation id="1244" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:46  %xor_ln335_2 = xor i8 %x_1_3_5, %x_0_2_5

]]></Node>
<StgValue><ssdm name="xor_ln335_2"/></StgValue>
</operation>

<operation id="1245" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:47  %shl_ln320_10 = shl i8 %xor_ln335_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_10"/></StgValue>
</operation>

<operation id="1246" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:48  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1247" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:49  %select_ln320_10 = select i1 %tmp_11, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_10"/></StgValue>
</operation>

<operation id="1248" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:50  %xor_ln338_2 = xor i8 %x_1_3_5, %x_2_0_2

]]></Node>
<StgValue><ssdm name="xor_ln338_2"/></StgValue>
</operation>

<operation id="1249" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:51  %shl_ln320_11 = shl i8 %xor_ln338_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_11"/></StgValue>
</operation>

<operation id="1250" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:52  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1251" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:53  %select_ln320_11 = select i1 %tmp_12, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_11"/></StgValue>
</operation>

<operation id="1252" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:138  %xor_ln274_30 = xor i8 %x_2_0_2, %ctx_RoundKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln274_30"/></StgValue>
</operation>

<operation id="1253" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:139  %xor_ln274_31 = xor i8 %select_ln320_8, %xor_ln328_8

]]></Node>
<StgValue><ssdm name="xor_ln274_31"/></StgValue>
</operation>

<operation id="1254" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:140  %xor_ln274_32 = xor i8 %xor_ln274_31, %shl_ln320_8

]]></Node>
<StgValue><ssdm name="xor_ln274_32"/></StgValue>
</operation>

<operation id="1255" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:141  %x_2_0_3 = xor i8 %xor_ln274_32, %xor_ln274_30

]]></Node>
<StgValue><ssdm name="x_2_0_3"/></StgValue>
</operation>

<operation id="1256" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:146  %xor_ln274_34 = xor i8 %x_3_1_5, %ctx_RoundKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln274_34"/></StgValue>
</operation>

<operation id="1257" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:147  %xor_ln274_35 = xor i8 %xor_ln328_8, %select_ln320_9

]]></Node>
<StgValue><ssdm name="xor_ln274_35"/></StgValue>
</operation>

<operation id="1258" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:148  %xor_ln274_36 = xor i8 %xor_ln274_35, %shl_ln320_9

]]></Node>
<StgValue><ssdm name="xor_ln274_36"/></StgValue>
</operation>

<operation id="1259" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:149  %x_2_1_4 = xor i8 %xor_ln274_36, %xor_ln274_34

]]></Node>
<StgValue><ssdm name="x_2_1_4"/></StgValue>
</operation>

<operation id="1260" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:153  %ctx_RoundKey_load_10 = load i8* %ctx_RoundKey_addr_186, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_10"/></StgValue>
</operation>

<operation id="1261" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:154  %xor_ln274_38 = xor i8 %x_1_3_5, %ctx_RoundKey_load_10

]]></Node>
<StgValue><ssdm name="xor_ln274_38"/></StgValue>
</operation>

<operation id="1262" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:155  %xor_ln274_39 = xor i8 %shl_ln320_10, %select_ln320_10

]]></Node>
<StgValue><ssdm name="xor_ln274_39"/></StgValue>
</operation>

<operation id="1263" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:156  %xor_ln274_40 = xor i8 %xor_ln274_39, %xor_ln328_6

]]></Node>
<StgValue><ssdm name="xor_ln274_40"/></StgValue>
</operation>

<operation id="1264" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:157  %x_2_2_4 = xor i8 %xor_ln274_40, %xor_ln274_38

]]></Node>
<StgValue><ssdm name="x_2_2_4"/></StgValue>
</operation>

<operation id="1265" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:161  %ctx_RoundKey_load_11 = load i8* %ctx_RoundKey_addr_187, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_11"/></StgValue>
</operation>

<operation id="1266" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:162  %xor_ln274_42 = xor i8 %ctx_RoundKey_load_11, %shl_ln320_11

]]></Node>
<StgValue><ssdm name="xor_ln274_42"/></StgValue>
</operation>

<operation id="1267" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:163  %xor_ln274_43 = xor i8 %xor_ln328_7, %select_ln320_11

]]></Node>
<StgValue><ssdm name="xor_ln274_43"/></StgValue>
</operation>

<operation id="1268" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:164  %x_2_3_4 = xor i8 %xor_ln274_43, %xor_ln274_42

]]></Node>
<StgValue><ssdm name="x_2_3_4"/></StgValue>
</operation>

<operation id="1269" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:165  %or_ln274_11 = or i8 %shl_ln1, 12

]]></Node>
<StgValue><ssdm name="or_ln274_11"/></StgValue>
</operation>

<operation id="1270" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:166  %zext_ln274_12 = zext i8 %or_ln274_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_12"/></StgValue>
</operation>

<operation id="1271" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:167  %ctx_RoundKey_addr_188 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_12

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_188"/></StgValue>
</operation>

<operation id="1272" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:168  %ctx_RoundKey_load_12 = load i8* %ctx_RoundKey_addr_188, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_12"/></StgValue>
</operation>

<operation id="1273" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:173  %or_ln274_12 = or i8 %shl_ln1, 13

]]></Node>
<StgValue><ssdm name="or_ln274_12"/></StgValue>
</operation>

<operation id="1274" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:174  %zext_ln274_13 = zext i8 %or_ln274_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_13"/></StgValue>
</operation>

<operation id="1275" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:175  %ctx_RoundKey_addr_189 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_13

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_189"/></StgValue>
</operation>

<operation id="1276" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:176  %ctx_RoundKey_load_13 = load i8* %ctx_RoundKey_addr_189, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_13"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1277" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:168  %ctx_RoundKey_load_12 = load i8* %ctx_RoundKey_addr_188, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_12"/></StgValue>
</operation>

<operation id="1278" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:176  %ctx_RoundKey_load_13 = load i8* %ctx_RoundKey_addr_189, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_13"/></StgValue>
</operation>

<operation id="1279" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:181  %or_ln274_13 = or i8 %shl_ln1, 14

]]></Node>
<StgValue><ssdm name="or_ln274_13"/></StgValue>
</operation>

<operation id="1280" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:182  %zext_ln274_14 = zext i8 %or_ln274_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_14"/></StgValue>
</operation>

<operation id="1281" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:183  %ctx_RoundKey_addr_190 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_14

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_190"/></StgValue>
</operation>

<operation id="1282" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:184  %ctx_RoundKey_load_14 = load i8* %ctx_RoundKey_addr_190, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_14"/></StgValue>
</operation>

<operation id="1283" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:189  %or_ln274_14 = or i8 %shl_ln1, 15

]]></Node>
<StgValue><ssdm name="or_ln274_14"/></StgValue>
</operation>

<operation id="1284" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:190  %zext_ln274_15 = zext i8 %or_ln274_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln274_15"/></StgValue>
</operation>

<operation id="1285" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22.preheader.0:191  %ctx_RoundKey_addr_191 = getelementptr [176 x i8]* %ctx_RoundKey, i64 0, i64 %zext_ln274_15

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_addr_191"/></StgValue>
</operation>

<operation id="1286" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:192  %ctx_RoundKey_load_15 = load i8* %ctx_RoundKey_addr_191, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1287" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:54  %xor_ln328_9 = xor i8 %x_0_1_5, %x_3_0_2

]]></Node>
<StgValue><ssdm name="xor_ln328_9"/></StgValue>
</operation>

<operation id="1288" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:55  %xor_ln328_10 = xor i8 %x_1_2_5, %xor_ln328_9

]]></Node>
<StgValue><ssdm name="xor_ln328_10"/></StgValue>
</operation>

<operation id="1289" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:56  %xor_ln328_11 = xor i8 %x_2_3_5, %xor_ln328_10

]]></Node>
<StgValue><ssdm name="xor_ln328_11"/></StgValue>
</operation>

<operation id="1290" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:57  %shl_ln320_12 = shl i8 %xor_ln328_9, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_12"/></StgValue>
</operation>

<operation id="1291" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:58  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1292" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:59  %select_ln320_12 = select i1 %tmp_13, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_12"/></StgValue>
</operation>

<operation id="1293" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:60  %xor_ln332_3 = xor i8 %x_1_2_5, %x_0_1_5

]]></Node>
<StgValue><ssdm name="xor_ln332_3"/></StgValue>
</operation>

<operation id="1294" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:61  %shl_ln320_13 = shl i8 %xor_ln332_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_13"/></StgValue>
</operation>

<operation id="1295" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:62  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1296" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:63  %select_ln320_13 = select i1 %tmp_14, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_13"/></StgValue>
</operation>

<operation id="1297" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:64  %xor_ln335_3 = xor i8 %x_2_3_5, %x_1_2_5

]]></Node>
<StgValue><ssdm name="xor_ln335_3"/></StgValue>
</operation>

<operation id="1298" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:65  %shl_ln320_14 = shl i8 %xor_ln335_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_14"/></StgValue>
</operation>

<operation id="1299" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:66  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1300" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:67  %select_ln320_14 = select i1 %tmp_15, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_14"/></StgValue>
</operation>

<operation id="1301" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:68  %xor_ln338_3 = xor i8 %x_2_3_5, %x_3_0_2

]]></Node>
<StgValue><ssdm name="xor_ln338_3"/></StgValue>
</operation>

<operation id="1302" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:69  %shl_ln320_15 = shl i8 %xor_ln338_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln320_15"/></StgValue>
</operation>

<operation id="1303" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22.preheader.0:70  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1304" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader22.preheader.0:71  %select_ln320_15 = select i1 %tmp_16, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln320_15"/></StgValue>
</operation>

<operation id="1305" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:169  %xor_ln274_45 = xor i8 %x_3_0_2, %ctx_RoundKey_load_12

]]></Node>
<StgValue><ssdm name="xor_ln274_45"/></StgValue>
</operation>

<operation id="1306" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:170  %xor_ln274_46 = xor i8 %select_ln320_12, %xor_ln328_11

]]></Node>
<StgValue><ssdm name="xor_ln274_46"/></StgValue>
</operation>

<operation id="1307" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:171  %xor_ln274_47 = xor i8 %xor_ln274_46, %shl_ln320_12

]]></Node>
<StgValue><ssdm name="xor_ln274_47"/></StgValue>
</operation>

<operation id="1308" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:172  %x_3_0_3 = xor i8 %xor_ln274_47, %xor_ln274_45

]]></Node>
<StgValue><ssdm name="x_3_0_3"/></StgValue>
</operation>

<operation id="1309" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:177  %xor_ln274_49 = xor i8 %x_0_1_5, %ctx_RoundKey_load_13

]]></Node>
<StgValue><ssdm name="xor_ln274_49"/></StgValue>
</operation>

<operation id="1310" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:178  %xor_ln274_50 = xor i8 %xor_ln328_11, %select_ln320_13

]]></Node>
<StgValue><ssdm name="xor_ln274_50"/></StgValue>
</operation>

<operation id="1311" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:179  %xor_ln274_51 = xor i8 %xor_ln274_50, %shl_ln320_13

]]></Node>
<StgValue><ssdm name="xor_ln274_51"/></StgValue>
</operation>

<operation id="1312" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:180  %x_3_1_4 = xor i8 %xor_ln274_51, %xor_ln274_49

]]></Node>
<StgValue><ssdm name="x_3_1_4"/></StgValue>
</operation>

<operation id="1313" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:184  %ctx_RoundKey_load_14 = load i8* %ctx_RoundKey_addr_190, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_14"/></StgValue>
</operation>

<operation id="1314" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:185  %xor_ln274_53 = xor i8 %x_2_3_5, %ctx_RoundKey_load_14

]]></Node>
<StgValue><ssdm name="xor_ln274_53"/></StgValue>
</operation>

<operation id="1315" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:186  %xor_ln274_54 = xor i8 %shl_ln320_14, %select_ln320_14

]]></Node>
<StgValue><ssdm name="xor_ln274_54"/></StgValue>
</operation>

<operation id="1316" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:187  %xor_ln274_55 = xor i8 %xor_ln274_54, %xor_ln328_9

]]></Node>
<StgValue><ssdm name="xor_ln274_55"/></StgValue>
</operation>

<operation id="1317" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:188  %x_3_2_4 = xor i8 %xor_ln274_55, %xor_ln274_53

]]></Node>
<StgValue><ssdm name="x_3_2_4"/></StgValue>
</operation>

<operation id="1318" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8">
<![CDATA[
.preheader22.preheader.0:192  %ctx_RoundKey_load_15 = load i8* %ctx_RoundKey_addr_191, align 1

]]></Node>
<StgValue><ssdm name="ctx_RoundKey_load_15"/></StgValue>
</operation>

<operation id="1319" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:193  %xor_ln274_57 = xor i8 %ctx_RoundKey_load_15, %shl_ln320_15

]]></Node>
<StgValue><ssdm name="xor_ln274_57"/></StgValue>
</operation>

<operation id="1320" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:194  %xor_ln274_58 = xor i8 %xor_ln328_10, %select_ln320_15

]]></Node>
<StgValue><ssdm name="xor_ln274_58"/></StgValue>
</operation>

<operation id="1321" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader22.preheader.0:195  %x_3_3_4 = xor i8 %xor_ln274_58, %xor_ln274_57

]]></Node>
<StgValue><ssdm name="x_3_3_4"/></StgValue>
</operation>

<operation id="1322" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader.0:197  br label %AddRoundKey.exit14.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1323" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.3:0  store i8 0, i8* %ctx_Iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1324" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.3:1  %icmp_ln587_3 = icmp eq i8 %x_3_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_3"/></StgValue>
</operation>

<operation id="1325" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.3:2  br i1 %icmp_ln587_3, label %conv_stateTo1d.exit.i.0.4, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1326" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.4:0  store i8 0, i8* %ctx_Iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1327" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.4:1  %icmp_ln587_4 = icmp eq i8 %x_2_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_4"/></StgValue>
</operation>

<operation id="1328" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.4:2  br i1 %icmp_ln587_4, label %conv_stateTo1d.exit.i.0.5, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1329" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.5:0  store i8 0, i8* %ctx_Iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1330" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.5:1  %icmp_ln587_5 = icmp eq i8 %x_2_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_5"/></StgValue>
</operation>

<operation id="1331" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.5:2  br i1 %icmp_ln587_5, label %conv_stateTo1d.exit.i.0.6, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1332" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.6:0  store i8 0, i8* %ctx_Iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1333" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.6:1  %icmp_ln587_6 = icmp eq i8 %x_2_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_6"/></StgValue>
</operation>

<operation id="1334" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.6:2  br i1 %icmp_ln587_6, label %conv_stateTo1d.exit.i.0.7, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1335" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.7:0  store i8 0, i8* %ctx_Iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1336" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.7:1  %icmp_ln587_7 = icmp eq i8 %x_2_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_7"/></StgValue>
</operation>

<operation id="1337" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.7:2  br i1 %icmp_ln587_7, label %conv_stateTo1d.exit.i.0.8, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1338" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.8:0  store i8 0, i8* %ctx_Iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1339" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.8:1  %icmp_ln587_8 = icmp eq i8 %x_1_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_8"/></StgValue>
</operation>

<operation id="1340" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.8:2  br i1 %icmp_ln587_8, label %conv_stateTo1d.exit.i.0.9, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1341" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.9:0  store i8 0, i8* %ctx_Iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1342" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.9:1  %icmp_ln587_9 = icmp eq i8 %x_1_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_9"/></StgValue>
</operation>

<operation id="1343" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.9:2  br i1 %icmp_ln587_9, label %conv_stateTo1d.exit.i.0.10, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1344" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.10:0  store i8 0, i8* %ctx_Iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1345" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.10:1  %icmp_ln587_10 = icmp eq i8 %x_1_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_10"/></StgValue>
</operation>

<operation id="1346" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.10:2  br i1 %icmp_ln587_10, label %conv_stateTo1d.exit.i.0.11, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1347" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.11:0  store i8 0, i8* %ctx_Iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1348" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.11:1  %icmp_ln587_11 = icmp eq i8 %x_1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_11"/></StgValue>
</operation>

<operation id="1349" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.11:2  br i1 %icmp_ln587_11, label %conv_stateTo1d.exit.i.0.12, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1350" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.12:0  store i8 0, i8* %ctx_Iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1351" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.12:1  %icmp_ln587_12 = icmp eq i8 %x_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_12"/></StgValue>
</operation>

<operation id="1352" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.12:2  br i1 %icmp_ln587_12, label %conv_stateTo1d.exit.i.0.13, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1353" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.13:0  store i8 0, i8* %ctx_Iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1354" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.13:1  %icmp_ln587_13 = icmp eq i8 %x_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_13"/></StgValue>
</operation>

<operation id="1355" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.13:2  br i1 %icmp_ln587_13, label %conv_stateTo1d.exit.i.0.14, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1356" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.14:0  store i8 0, i8* %ctx_Iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1357" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.14:1  %icmp_ln587_14 = icmp eq i8 %x_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_14"/></StgValue>
</operation>

<operation id="1358" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.14:2  br i1 %icmp_ln587_14, label %conv_stateTo1d.exit.i.0.15, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1359" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.15:0  store i8 0, i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1360" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv_stateTo1d.exit.i.0.15:1  %icmp_ln587_15 = icmp eq i8 %x_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln587_15"/></StgValue>
</operation>

<operation id="1361" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.15:2  br i1 %icmp_ln587_15, label %conv_stateTo1d.exit.i.0.16, label %0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="1362" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
conv_stateTo1d.exit.i.0.16:0  store i8 0, i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="1363" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
conv_stateTo1d.exit.i.0.16:1  br label %AES_CTR_xcrypt_buffer_label2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1364" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0">
<![CDATA[
:0  %ctx_Iv_assign_load_2 = phi i8 [ %x_3_3, %.preheader.preheader.0 ], [ %x_3_2, %conv_stateTo1d.exit.i.0.1 ], [ %x_3_1, %conv_stateTo1d.exit.i.0.2 ], [ %x_3_0, %conv_stateTo1d.exit.i.0.3 ], [ %x_2_3, %conv_stateTo1d.exit.i.0.4 ], [ %x_2_2, %conv_stateTo1d.exit.i.0.5 ], [ %x_2_1, %conv_stateTo1d.exit.i.0.6 ], [ %x_2_0, %conv_stateTo1d.exit.i.0.7 ], [ %x_1_3, %conv_stateTo1d.exit.i.0.8 ], [ %x_1_2, %conv_stateTo1d.exit.i.0.9 ], [ %x_1_1, %conv_stateTo1d.exit.i.0.10 ], [ %x_1_0, %conv_stateTo1d.exit.i.0.11 ], [ %x_0_3, %conv_stateTo1d.exit.i.0.12 ], [ %x_0_2, %conv_stateTo1d.exit.i.0.13 ], [ %x_0_1, %conv_stateTo1d.exit.i.0.14 ], [ %x_0_0, %conv_stateTo1d.exit.i.0.15 ]

]]></Node>
<StgValue><ssdm name="ctx_Iv_assign_load_2"/></StgValue>
</operation>

<operation id="1365" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:1  %ctx_Iv_assign_addr_3 = phi i4 [ -1, %.preheader.preheader.0 ], [ -2, %conv_stateTo1d.exit.i.0.1 ], [ -3, %conv_stateTo1d.exit.i.0.2 ], [ -4, %conv_stateTo1d.exit.i.0.3 ], [ -5, %conv_stateTo1d.exit.i.0.4 ], [ -6, %conv_stateTo1d.exit.i.0.5 ], [ -7, %conv_stateTo1d.exit.i.0.6 ], [ -8, %conv_stateTo1d.exit.i.0.7 ], [ 7, %conv_stateTo1d.exit.i.0.8 ], [ 6, %conv_stateTo1d.exit.i.0.9 ], [ 5, %conv_stateTo1d.exit.i.0.10 ], [ 4, %conv_stateTo1d.exit.i.0.11 ], [ 3, %conv_stateTo1d.exit.i.0.12 ], [ 2, %conv_stateTo1d.exit.i.0.13 ], [ 1, %conv_stateTo1d.exit.i.0.14 ], [ 0, %conv_stateTo1d.exit.i.0.15 ]

]]></Node>
<StgValue><ssdm name="ctx_Iv_assign_addr_3"/></StgValue>
</operation>

<operation id="1366" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln55 = zext i4 %ctx_Iv_assign_addr_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="1367" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ctx_Iv_addr_16 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="ctx_Iv_addr_16"/></StgValue>
</operation>

<operation id="1368" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %add_ln591 = add i8 %ctx_Iv_assign_load_2, 1

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="1369" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  store i8 %add_ln591, i8* %ctx_Iv_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln591"/></StgValue>
</operation>

<operation id="1370" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %AES_CTR_xcrypt_buffer_label2_end

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="1371" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:0  %xor_ln597_16 = xor i8 %inout_load, %xor_ln246_36

]]></Node>
<StgValue><ssdm name="xor_ln597_16"/></StgValue>
</operation>

<operation id="1372" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:1  %xor_ln597 = xor i8 %xor_ln597_16, %x_0_0_2

]]></Node>
<StgValue><ssdm name="xor_ln597"/></StgValue>
</operation>

<operation id="1373" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:3  %xor_ln597_17 = xor i8 %inout_load_1, %xor_ln247_36

]]></Node>
<StgValue><ssdm name="xor_ln597_17"/></StgValue>
</operation>

<operation id="1374" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:4  %xor_ln597_1 = xor i8 %xor_ln597_17, %x_1_1_5

]]></Node>
<StgValue><ssdm name="xor_ln597_1"/></StgValue>
</operation>

<operation id="1375" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:5  %xor_ln597_18 = xor i8 %inout_load_2, %xor_ln248_36

]]></Node>
<StgValue><ssdm name="xor_ln597_18"/></StgValue>
</operation>

<operation id="1376" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:6  %xor_ln597_2 = xor i8 %xor_ln597_18, %x_2_2_5

]]></Node>
<StgValue><ssdm name="xor_ln597_2"/></StgValue>
</operation>

<operation id="1377" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:7  %xor_ln597_19 = xor i8 %inout_load_3, %xor_ln249_36

]]></Node>
<StgValue><ssdm name="xor_ln597_19"/></StgValue>
</operation>

<operation id="1378" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:8  %xor_ln597_3 = xor i8 %xor_ln597_19, %x_3_3_5

]]></Node>
<StgValue><ssdm name="xor_ln597_3"/></StgValue>
</operation>

<operation id="1379" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:9  %xor_ln597_20 = xor i8 %inout_load_4, %xor_ln246_37

]]></Node>
<StgValue><ssdm name="xor_ln597_20"/></StgValue>
</operation>

<operation id="1380" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:10  %xor_ln597_4 = xor i8 %xor_ln597_20, %x_1_0_2

]]></Node>
<StgValue><ssdm name="xor_ln597_4"/></StgValue>
</operation>

<operation id="1381" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:11  %xor_ln597_21 = xor i8 %inout_load_5, %xor_ln247_37

]]></Node>
<StgValue><ssdm name="xor_ln597_21"/></StgValue>
</operation>

<operation id="1382" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:12  %xor_ln597_5 = xor i8 %xor_ln597_21, %x_2_1_5

]]></Node>
<StgValue><ssdm name="xor_ln597_5"/></StgValue>
</operation>

<operation id="1383" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:13  %xor_ln597_22 = xor i8 %inout_load_6, %xor_ln248_37

]]></Node>
<StgValue><ssdm name="xor_ln597_22"/></StgValue>
</operation>

<operation id="1384" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:14  %xor_ln597_6 = xor i8 %xor_ln597_22, %x_3_2_5

]]></Node>
<StgValue><ssdm name="xor_ln597_6"/></StgValue>
</operation>

<operation id="1385" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:15  %xor_ln597_23 = xor i8 %inout_load_7, %xor_ln249_37

]]></Node>
<StgValue><ssdm name="xor_ln597_23"/></StgValue>
</operation>

<operation id="1386" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:16  %xor_ln597_7 = xor i8 %xor_ln597_23, %x_0_3_5

]]></Node>
<StgValue><ssdm name="xor_ln597_7"/></StgValue>
</operation>

<operation id="1387" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:17  %xor_ln597_24 = xor i8 %inout_load_8, %xor_ln246_38

]]></Node>
<StgValue><ssdm name="xor_ln597_24"/></StgValue>
</operation>

<operation id="1388" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:18  %xor_ln597_8 = xor i8 %xor_ln597_24, %x_2_0_2

]]></Node>
<StgValue><ssdm name="xor_ln597_8"/></StgValue>
</operation>

<operation id="1389" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:19  %xor_ln597_25 = xor i8 %inout_load_9, %xor_ln247_38

]]></Node>
<StgValue><ssdm name="xor_ln597_25"/></StgValue>
</operation>

<operation id="1390" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:20  %xor_ln597_9 = xor i8 %xor_ln597_25, %x_3_1_5

]]></Node>
<StgValue><ssdm name="xor_ln597_9"/></StgValue>
</operation>

<operation id="1391" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:21  %xor_ln597_26 = xor i8 %inout_load_10, %xor_ln248_38

]]></Node>
<StgValue><ssdm name="xor_ln597_26"/></StgValue>
</operation>

<operation id="1392" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:22  %xor_ln597_10 = xor i8 %xor_ln597_26, %x_0_2_5

]]></Node>
<StgValue><ssdm name="xor_ln597_10"/></StgValue>
</operation>

<operation id="1393" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:23  %xor_ln597_27 = xor i8 %inout_load_11, %xor_ln249_38

]]></Node>
<StgValue><ssdm name="xor_ln597_27"/></StgValue>
</operation>

<operation id="1394" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:24  %xor_ln597_11 = xor i8 %xor_ln597_27, %x_1_3_5

]]></Node>
<StgValue><ssdm name="xor_ln597_11"/></StgValue>
</operation>

<operation id="1395" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:25  %xor_ln597_28 = xor i8 %inout_load_12, %xor_ln246_39

]]></Node>
<StgValue><ssdm name="xor_ln597_28"/></StgValue>
</operation>

<operation id="1396" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:26  %xor_ln597_12 = xor i8 %xor_ln597_28, %x_3_0_2

]]></Node>
<StgValue><ssdm name="xor_ln597_12"/></StgValue>
</operation>

<operation id="1397" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:27  %xor_ln597_29 = xor i8 %inout_load_13, %xor_ln247_39

]]></Node>
<StgValue><ssdm name="xor_ln597_29"/></StgValue>
</operation>

<operation id="1398" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:28  %xor_ln597_13 = xor i8 %xor_ln597_29, %x_0_1_5

]]></Node>
<StgValue><ssdm name="xor_ln597_13"/></StgValue>
</operation>

<operation id="1399" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:29  %xor_ln597_30 = xor i8 %inout_load_14, %xor_ln248_39

]]></Node>
<StgValue><ssdm name="xor_ln597_30"/></StgValue>
</operation>

<operation id="1400" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:30  %xor_ln597_14 = xor i8 %xor_ln597_30, %x_1_2_5

]]></Node>
<StgValue><ssdm name="xor_ln597_14"/></StgValue>
</operation>

<operation id="1401" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:31  %xor_ln597_31 = xor i8 %inout_load_15, %xor_ln249_39

]]></Node>
<StgValue><ssdm name="xor_ln597_31"/></StgValue>
</operation>

<operation id="1402" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:32  %xor_ln597_15 = xor i8 %xor_ln597_31, %x_2_3_5

]]></Node>
<StgValue><ssdm name="xor_ln597_15"/></StgValue>
</operation>

<operation id="1403" st_id="109" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:33  store i8 %xor_ln597, i8* %inout_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1404" st_id="110" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:34  store i8 %xor_ln597_1, i8* %inout_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1405" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:49  %ctx_Iv_load = load i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1406" st_id="111" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:35  store i8 %xor_ln597_2, i8* %inout_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1407" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:49  %ctx_Iv_load = load i8* %ctx_Iv_addr, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load"/></StgValue>
</operation>

<operation id="1408" st_id="111" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:50  store i8 %ctx_Iv_load, i8* %iv_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1409" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:51  %ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1410" st_id="112" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:36  store i8 %xor_ln597_3, i8* %inout_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1411" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:51  %ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_1"/></StgValue>
</operation>

<operation id="1412" st_id="112" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:52  store i8 %ctx_Iv_load_1, i8* %iv_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1413" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:53  %ctx_Iv_load_2 = load i8* %ctx_Iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1414" st_id="113" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:37  store i8 %xor_ln597_4, i8* %inout_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1415" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:53  %ctx_Iv_load_2 = load i8* %ctx_Iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_2"/></StgValue>
</operation>

<operation id="1416" st_id="113" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:54  store i8 %ctx_Iv_load_2, i8* %iv_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1417" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:55  %ctx_Iv_load_3 = load i8* %ctx_Iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1418" st_id="114" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:38  store i8 %xor_ln597_5, i8* %inout_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1419" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:55  %ctx_Iv_load_3 = load i8* %ctx_Iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_3"/></StgValue>
</operation>

<operation id="1420" st_id="114" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:56  store i8 %ctx_Iv_load_3, i8* %iv_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1421" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:57  %ctx_Iv_load_4 = load i8* %ctx_Iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1422" st_id="115" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:39  store i8 %xor_ln597_6, i8* %inout_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1423" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:57  %ctx_Iv_load_4 = load i8* %ctx_Iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_4"/></StgValue>
</operation>

<operation id="1424" st_id="115" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:58  store i8 %ctx_Iv_load_4, i8* %iv_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1425" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:59  %ctx_Iv_load_5 = load i8* %ctx_Iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_5"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1426" st_id="116" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:40  store i8 %xor_ln597_7, i8* %inout_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1427" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:59  %ctx_Iv_load_5 = load i8* %ctx_Iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_5"/></StgValue>
</operation>

<operation id="1428" st_id="116" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:60  store i8 %ctx_Iv_load_5, i8* %iv_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1429" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:61  %ctx_Iv_load_6 = load i8* %ctx_Iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1430" st_id="117" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:41  store i8 %xor_ln597_8, i8* %inout_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1431" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:61  %ctx_Iv_load_6 = load i8* %ctx_Iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_6"/></StgValue>
</operation>

<operation id="1432" st_id="117" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:62  store i8 %ctx_Iv_load_6, i8* %iv_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1433" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:63  %ctx_Iv_load_7 = load i8* %ctx_Iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_7"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1434" st_id="118" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:42  store i8 %xor_ln597_9, i8* %inout_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1435" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:63  %ctx_Iv_load_7 = load i8* %ctx_Iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_7"/></StgValue>
</operation>

<operation id="1436" st_id="118" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:64  store i8 %ctx_Iv_load_7, i8* %iv_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1437" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:65  %ctx_Iv_load_8 = load i8* %ctx_Iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_8"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1438" st_id="119" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:43  store i8 %xor_ln597_10, i8* %inout_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1439" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:65  %ctx_Iv_load_8 = load i8* %ctx_Iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_8"/></StgValue>
</operation>

<operation id="1440" st_id="119" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:66  store i8 %ctx_Iv_load_8, i8* %iv_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1441" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:67  %ctx_Iv_load_9 = load i8* %ctx_Iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_9"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1442" st_id="120" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:44  store i8 %xor_ln597_11, i8* %inout_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1443" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:67  %ctx_Iv_load_9 = load i8* %ctx_Iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_9"/></StgValue>
</operation>

<operation id="1444" st_id="120" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:68  store i8 %ctx_Iv_load_9, i8* %iv_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1445" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:69  %ctx_Iv_load_10 = load i8* %ctx_Iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_10"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1446" st_id="121" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:45  store i8 %xor_ln597_12, i8* %inout_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1447" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:69  %ctx_Iv_load_10 = load i8* %ctx_Iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_10"/></StgValue>
</operation>

<operation id="1448" st_id="121" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:70  store i8 %ctx_Iv_load_10, i8* %iv_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1449" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:71  %ctx_Iv_load_11 = load i8* %ctx_Iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_11"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1450" st_id="122" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:46  store i8 %xor_ln597_13, i8* %inout_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1451" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:71  %ctx_Iv_load_11 = load i8* %ctx_Iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_11"/></StgValue>
</operation>

<operation id="1452" st_id="122" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:72  store i8 %ctx_Iv_load_11, i8* %iv_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1453" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:73  %ctx_Iv_load_12 = load i8* %ctx_Iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_12"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1454" st_id="123" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:47  store i8 %xor_ln597_14, i8* %inout_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1455" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:73  %ctx_Iv_load_12 = load i8* %ctx_Iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_12"/></StgValue>
</operation>

<operation id="1456" st_id="123" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:74  store i8 %ctx_Iv_load_12, i8* %iv_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1457" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:75  %ctx_Iv_load_13 = load i8* %ctx_Iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_13"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1458" st_id="124" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:48  store i8 %xor_ln597_15, i8* %inout_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1459" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:75  %ctx_Iv_load_13 = load i8* %ctx_Iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_13"/></StgValue>
</operation>

<operation id="1460" st_id="124" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:76  store i8 %ctx_Iv_load_13, i8* %iv_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1461" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:77  %ctx_Iv_load_14 = load i8* %ctx_Iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_14"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1462" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:77  %ctx_Iv_load_14 = load i8* %ctx_Iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_14"/></StgValue>
</operation>

<operation id="1463" st_id="125" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:78  store i8 %ctx_Iv_load_14, i8* %iv_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1464" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:79  %ctx_Iv_load_15 = load i8* %ctx_Iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_15"/></StgValue>
</operation>

<operation id="1465" st_id="125" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:81  ret void

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1466" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str8, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1467" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:79  %ctx_Iv_load_15 = load i8* %ctx_Iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="ctx_Iv_load_15"/></StgValue>
</operation>

<operation id="1468" st_id="126" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:80  store i8 %ctx_Iv_load_15, i8* %iv_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1469" st_id="126" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0">
<![CDATA[
AES_CTR_xcrypt_buffer_label2_end:81  ret void

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
