Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 01:39:02 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.628        0.000                      0                 1102        0.163        0.000                      0                 1102        4.500        0.000                       0                   418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.628        0.000                      0                 1102        0.163        0.000                      0                 1102        4.500        0.000                       0                   418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 2.965ns (32.560%)  route 6.141ns (67.440%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.583    13.068    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.192 r  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=4, routed)           0.452    13.644    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.768 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.548    14.316    game/controlUnit/randomGenerator_n_3
    SLICE_X62Y93         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509    14.913    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.205    14.945    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.965ns (33.186%)  route 5.970ns (66.814%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.583    13.068    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.192 r  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=4, routed)           0.452    13.644    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.768 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.377    14.145    game/controlUnit/randomGenerator_n_3
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509    14.913    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X62Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.970    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.965ns (33.186%)  route 5.970ns (66.814%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.583    13.068    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.192 r  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=4, routed)           0.452    13.644    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.768 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.377    14.145    game/controlUnit/randomGenerator_n_3
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509    14.913    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X62Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.970    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 2.965ns (33.186%)  route 5.970ns (66.814%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.583    13.068    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.192 r  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=4, routed)           0.452    13.644    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.768 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.377    14.145    game/controlUnit/randomGenerator_n_3
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509    14.913    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X62Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.970    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 2.965ns (33.259%)  route 5.950ns (66.741%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.806    13.291    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.415 r  game/controlUnit/M_registers_q[128]_i_4/O
                         net (fo=9, routed)           0.586    14.001    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]_6
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.125 r  game/controlUnit/randomGenerator/random_number/M_registers_q[48]_i_1/O
                         net (fo=1, routed)           0.000    14.125    game/regfiles/D[48]
    SLICE_X57Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.442    14.846    game/regfiles/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[48]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.029    15.098    game/regfiles/M_registers_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 2.965ns (33.258%)  route 5.950ns (66.742%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.806    13.291    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.415 r  game/controlUnit/M_registers_q[128]_i_4/O
                         net (fo=9, routed)           0.587    14.001    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]_6
    SLICE_X57Y93         LUT6 (Prop_lut6_I3_O)        0.124    14.125 r  game/controlUnit/randomGenerator/random_number/M_registers_q[80]_i_1/O
                         net (fo=1, routed)           0.000    14.125    game/regfiles/D[80]
    SLICE_X57Y93         FDRE                                         r  game/regfiles/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.443    14.847    game/regfiles/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  game/regfiles/M_registers_q_reg[80]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.029    15.099    game/regfiles/M_registers_q_reg[80]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 2.965ns (33.803%)  route 5.807ns (66.197%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.583    13.068    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT4 (Prop_lut4_I1_O)        0.124    13.192 r  game/controlUnit/FSM_sequential_M_full_fsm_q[4]_i_7/O
                         net (fo=4, routed)           0.452    13.644    game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q_reg[0]_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.768 r  game/controlUnit/randomGenerator/random_number/FSM_sequential_M_full_fsm_q[4]_i_1/O
                         net (fo=5, routed)           0.214    13.982    game/controlUnit/randomGenerator_n_3
    SLICE_X60Y93         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.508    14.912    game/controlUnit/clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y93         FDRE (Setup_fdre_C_CE)      -0.169    14.966    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.965ns (33.101%)  route 5.992ns (66.899%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.806    13.291    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.415 r  game/controlUnit/M_registers_q[128]_i_4/O
                         net (fo=9, routed)           0.629    14.043    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]_6
    SLICE_X59Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.167 r  game/controlUnit/randomGenerator/random_number/M_registers_q[128]_i_1/O
                         net (fo=1, routed)           0.000    14.167    game/regfiles/D[128]
    SLICE_X59Y91         FDRE                                         r  game/regfiles/M_registers_q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507    14.911    game/regfiles/clk_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  game/regfiles/M_registers_q_reg[128]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.031    15.165    game/regfiles/M_registers_q_reg[128]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.965ns (33.140%)  route 5.982ns (66.860%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.806    13.291    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.415 r  game/controlUnit/M_registers_q[128]_i_4/O
                         net (fo=9, routed)           0.618    14.033    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]_6
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.157 r  game/controlUnit/randomGenerator/random_number/M_registers_q[112]_i_1/O
                         net (fo=1, routed)           0.000    14.157    game/regfiles/D[112]
    SLICE_X58Y91         FDRE                                         r  game/regfiles/M_registers_q_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507    14.911    game/regfiles/clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  game/regfiles/M_registers_q_reg[112]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.031    15.165    game/regfiles/M_registers_q_reg[112]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regfiles/M_registers_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.965ns (33.411%)  route 5.909ns (66.589%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.626     5.210    game/controlUnit/clk_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/Q
                         net (fo=75, routed)          0.940     6.569    game/controlUnit/M_full_fsm_q[4]
    SLICE_X60Y94         LUT5 (Prop_lut5_I3_O)        0.325     6.894 f  game/controlUnit/M_registers_q[143]_i_38/O
                         net (fo=48, routed)          1.131     8.025    game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]_0[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.354     8.379 r  game/controlUnit/M_registers_q[131]_i_25/O
                         net (fo=1, routed)           0.436     8.815    game/controlUnit/M_registers_q[131]_i_25_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I0_O)        0.326     9.141 r  game/controlUnit/M_registers_q[131]_i_8/O
                         net (fo=6, routed)           0.959    10.101    game/controlUnit/M_registers_q_reg[130][0]
    SLICE_X57Y94         LUT4 (Prop_lut4_I3_O)        0.124    10.225 r  game/controlUnit/M_registers_q[131]_i_12/O
                         net (fo=1, routed)           0.000    10.225    game/controlUnit/M_registers_q[131]_i_12_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.775 r  game/controlUnit/M_registers_q_reg[131]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.775    game/controlUnit/M_registers_q_reg[131]_i_3_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 f  game/controlUnit/M_registers_q_reg[135]_i_3/O[3]
                         net (fo=10, routed)          1.090    12.178    game/controlUnit/M_registers_q_reg[135]_i_3_n_4
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    12.484 r  game/controlUnit/M_registers_q[128]_i_10/O
                         net (fo=2, routed)           0.806    13.291    game/controlUnit/M_registers_q[128]_i_10_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.415 r  game/controlUnit/M_registers_q[128]_i_4/O
                         net (fo=9, routed)           0.546    13.960    game/controlUnit/randomGenerator/random_number/M_registers_q_reg[0]_6
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.084 r  game/controlUnit/randomGenerator/random_number/M_registers_q[96]_i_1/O
                         net (fo=1, routed)           0.000    14.084    game/regfiles/D[96]
    SLICE_X58Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.507    14.911    game/regfiles/clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  game/regfiles/M_registers_q_reg[96]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.031    15.165    game/regfiles/M_registers_q_reg[96]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  1.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.507    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.082     1.730    game/controlUnit/randomGenerator/random_number/M_x_q[7]
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  game/controlUnit/randomGenerator/random_number/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.775    game/controlUnit/randomGenerator/random_number/M_w_d[18]
    SLICE_X48Y91         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     2.022    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[18]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.092     1.612    game/controlUnit/randomGenerator/random_number/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.504    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.060     1.728    game/controlUnit/randomGenerator/random_number/M_x_q[30]
    SLICE_X47Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  game/controlUnit/randomGenerator/random_number/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.773    game/controlUnit/randomGenerator/random_number/M_w_d[30]
    SLICE_X47Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.019    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[30]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.092     1.609    game/controlUnit/randomGenerator/random_number/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_w_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_z_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[20]/Q
                         net (fo=3, routed)           0.122     1.769    game/controlUnit/randomGenerator/random_number/M_w_q_reg_n_0_[20]
    SLICE_X53Y87         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.020    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[20]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.075     1.595    game/controlUnit/randomGenerator/random_number/M_z_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_w_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_z_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[13]/Q
                         net (fo=2, routed)           0.127     1.773    game/controlUnit/randomGenerator/random_number/M_w_q_reg_n_0_[13]
    SLICE_X49Y88         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     2.021    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y88         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[13]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X49Y88         FDSE (Hold_fdse_C_D)         0.076     1.598    game/controlUnit/randomGenerator/random_number/M_z_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.918%)  route 0.074ns (26.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y90         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.074     1.743    game/controlUnit/randomGenerator/random_number/M_x_q[6]
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  game/controlUnit/randomGenerator/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.788    game/controlUnit/randomGenerator/random_number/M_w_d[17]
    SLICE_X47Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     2.020    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.092     1.610    game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_y_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_x_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.504    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.776    game/controlUnit/randomGenerator/random_number/M_y_q[3]
    SLICE_X46Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.019    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.076     1.596    game/controlUnit/randomGenerator/random_number/M_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.209ns (73.142%)  route 0.077ns (26.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.561     1.505    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y90         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.746    game/controlUnit/randomGenerator/random_number/M_x_q[6]
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  game/controlUnit/randomGenerator/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    game/controlUnit/randomGenerator/random_number/M_w_d[6]
    SLICE_X47Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     2.020    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.092     1.610    game/controlUnit/randomGenerator/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.504    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDSE (Prop_fdse_C_Q)         0.148     1.652 r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[30]/Q
                         net (fo=1, routed)           0.057     1.709    game/controlUnit/randomGenerator/random_number/M_y_q[30]
    SLICE_X46Y89         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.019    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y89         FDSE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X46Y89         FDSE (Hold_fdse_C_D)         0.023     1.527    game/controlUnit/randomGenerator/random_number/M_x_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_y_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.504    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  game/controlUnit/randomGenerator/random_number/M_y_q_reg[8]/Q
                         net (fo=1, routed)           0.057     1.709    game/controlUnit/randomGenerator/random_number/M_y_q[8]
    SLICE_X46Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     2.019    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.023     1.527    game/controlUnit/randomGenerator/random_number/M_x_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/controlUnit/randomGenerator/random_number/M_z_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.506    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/controlUnit/randomGenerator/random_number/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.130     1.777    game/controlUnit/randomGenerator/random_number/M_w_q_reg_n_0_[19]
    SLICE_X49Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     2.021    game/controlUnit/randomGenerator/random_number/clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  game/controlUnit/randomGenerator/random_number/M_z_q_reg[19]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.075     1.594    game/controlUnit/randomGenerator/random_number/M_z_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   buttons/a_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y97   buttons/a_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y97   buttons/a_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y98   buttons/a_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y98   buttons/a_button/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y98   buttons/a_button/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y98   buttons/a_button/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y84   buttons/b_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   buttons/b_button/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90   game/controlUnit/randomGenerator/random_number/M_w_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y89   game/controlUnit/randomGenerator/random_number/M_w_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90   game/controlUnit/randomGenerator/random_number/M_w_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   game/controlUnit/randomGenerator/random_number/M_w_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y89   game/controlUnit/randomGenerator/random_number/M_w_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   game/controlUnit/randomGenerator/random_number/M_w_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y90   game/controlUnit/randomGenerator/random_number/M_y_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   game/controlUnit/randomGenerator/random_number/M_y_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   buttons/a_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   game/controlUnit/FSM_sequential_M_full_fsm_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   game/controlUnit/randomGenerator/M_seed_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   game/controlUnit/randomGenerator/M_seed_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88   game/controlUnit/randomGenerator/M_seed_q_reg[1]/C



