# ESP32-C6 Platform Configuration
# Espressif ESP32-C6 RISC-V dual-core SoC with Wi-Fi 6

[isa]
name = "riscv32imac"

[isa.instruction_timings]
alu = 1
load = 2
store = 2
branch = 2
multiply = 3
divide = 35

[core]
name = "esp32-c6-rv32imac"

[core.pipeline]
stages = 4
pipeline_type = "inorder"

[core.cache]
[core.cache.instruction_cache]
size_kb = 16
line_size_bytes = 32
associativity = 8
replacement_policy = "LRU"
hit_latency = 1
miss_latency = 12

[core.memory]
load_buffer_size = 2
store_buffer_size = 2

[core.memory.memory_latency]
type = "fixed"
cycles = 4

[soc]
name = "esp32c6"
cpu_frequency_mhz = 160

[[soc.memory_regions]]
name = "sram"
start = 0x40800000
size = 524288
latency = 1

[[soc.memory_regions]]
name = "rom"
start = 0x40000000
size = 327680
latency = 2

[board]
name = "esp32-c6-devkitc"
