
*** Running vivado
    with args -log _7Seg_Driver_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source _7Seg_Driver_Display.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source _7Seg_Driver_Display.tcl -notrace
Command: synth_design -top _7Seg_Driver_Display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.320 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_Display' [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3_1.v:23]
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_Choice' [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3.v:23]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_Choice' (0#1) [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3.v:23]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_Display' (0#1) [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3_1.v:23]
WARNING: [Synth 8-3848] Net AN in module/entity _7Seg_Driver_Choice does not have driver. [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3.v:26]
WARNING: [Synth 8-3848] Net LED in module/entity _7Seg_Driver_Choice does not have driver. [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/sources_1/new/lab2_3.v:27]
WARNING: [Synth 8-7129] Port AN[7] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module _7Seg_Driver_Choice is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module _7Seg_Driver_Choice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.180 ; gain = 546.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.180 ; gain = 546.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.180 ; gain = 546.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CS_Learning/class/Verilog/2/project_3/project_3.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/_7Seg_Driver_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/_7Seg_Driver_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1440.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT4 |     7|
|3     |IBUF |    16|
|4     |OBUF |    32|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.219 ; gain = 546.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.219 ; gain = 566.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1449.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 6528d535
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1457.266 ; gain = 992.129
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1457.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CS_Learning/class/Verilog/2/project_3/project_3.runs/synth_1/_7Seg_Driver_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file _7Seg_Driver_Display_utilization_synth.rpt -pb _7Seg_Driver_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 23:45:57 2024...
