# yaml-language-server: $schema=/usr/share/ypkg/schema/schema.json
name: verilator
version: '5.042'
release: 52
source:
    - https://github.com/verilator/verilator/archive/refs/tags/v5.042.tar.gz: bec14f17de724851b110b698f3bd25e22effaaced7265b26d2bc13075dbfb4bf
license:
    - LGPL-3.0-only
    - Artistic-2.0
homepage: https://www.veripool.org/wiki/verilator
component: programming.tools
summary: Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps:
    - help2man
rundeps:
    - ccache
checkdeps:
    - python-distro
setup: |
    autoconf
    %configure
build: |
    %make
install: |
    %make_install
check: |
    make test
