INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
ERROR: [VRFC 10-3353] formal port 'sensor1' has no actual or default value [D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd:39]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xmastn02/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd' ignored due to errors
