############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode axis "signatureMatch2" stream_out
set_directive_interface -mode axis "signatureMatch2" stream_garbage
set_directive_interface -mode axis "signatureMatch2" stream_in
set_directive_interface -mode ap_none "signatureMatch2" match_in
set_directive_array_partition -type complete -dim 1 "signatureMatch2" packetIn_array
set_directive_interface -mode ap_ctrl_none "signatureMatch2"
