Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 20 19:54:27 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     56.033        0.000                      0                 3897        0.029        0.000                      0                 3897        2.000        0.000                       0                  1915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       56.033        0.000                      0                 3897        0.029        0.000                      0                 3897       31.572        0.000                       0                  1910  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.033ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.584ns (40.265%)  route 5.317ns (59.735%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.322    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.635 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           1.369     5.005    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X83Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.709 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.998     6.929    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_7
    SLICE_X82Y48         LUT6 (Prop_lut6_I5_O)        0.299     7.228 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.228    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.608 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.931 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     7.931    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_6
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y49         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 56.033    

Slack (MET) :             56.041ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 3.576ns (40.212%)  route 5.317ns (59.788%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.322    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.635 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           1.369     5.005    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X83Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.709 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.998     6.929    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_7
    SLICE_X82Y48         LUT6 (Prop_lut6_I5_O)        0.299     7.228 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.228    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.608 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.923 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     7.923    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_4
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y49         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                 56.041    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.500ns (39.696%)  route 5.317ns (60.304%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.322    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.635 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           1.369     5.005    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X83Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.709 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.998     6.929    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_7
    SLICE_X82Y48         LUT6 (Prop_lut6_I5_O)        0.299     7.228 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.228    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.608 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     7.847    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_5
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y49         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.137ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 3.480ns (39.559%)  route 5.317ns (60.441%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.322 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.322    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.635 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           1.369     5.005    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X83Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.709 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.709    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X83Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.931 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.998     6.929    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_7
    SLICE_X82Y48         LUT6 (Prop_lut6_I5_O)        0.299     7.228 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.228    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__1_i_6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.608 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.608    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.827 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     7.827    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_7
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y49         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                 56.137    

Slack (MET) :             56.345ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 3.470ns (40.402%)  route 5.119ns (59.598%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.521 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.369     4.891    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X83Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.800     6.616    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_7
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.299     6.915 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.915    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.295 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.618 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     7.618    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_6
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y48         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 56.345    

Slack (MET) :             56.353ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.462ns (40.347%)  route 5.119ns (59.653%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.521 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.369     4.891    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X83Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.800     6.616    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_7
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.299     6.915 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.915    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.295 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.610 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     7.610    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_4
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y48         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 56.353    

Slack (MET) :             56.429ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.386ns (39.814%)  route 5.119ns (60.186%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.521 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.369     4.891    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X83Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.800     6.616    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_7
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.299     6.915 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.915    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.295 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.534 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     7.534    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_5
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y48         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 56.429    

Slack (MET) :             56.449ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 3.366ns (39.672%)  route 5.119ns (60.328%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.521 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.369     4.891    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X83Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.800     6.616    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_7
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.299     6.915 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.915    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.295 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.295    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     7.514    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_7
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y48         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                 56.449    

Slack (MET) :             56.696ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 3.119ns (37.863%)  route 5.119ns (62.137%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.521 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[3]
                         net (fo=2, routed)           1.369     4.891    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_4
    SLICE_X83Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X83Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.817 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[0]
                         net (fo=1, routed)           0.800     6.616    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_7
    SLICE_X82Y47         LUT6 (Prop_lut6_I5_O)        0.299     6.915 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.915    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_6__0_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.267 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     7.267    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_4
    SLICE_X82Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y47         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 56.696    

Slack (MET) :             56.711ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 3.375ns (41.043%)  route 4.848ns (58.957%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 63.523 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.722    -0.970    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1_reg[2]/Q
                         net (fo=3, routed)           0.873     0.359    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat1[2]
    SLICE_X85Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.483 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8/O
                         net (fo=3, routed)           0.988     1.471    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_8_n_0
    SLICE_X85Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.595 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.088     2.683    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.807    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X84Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.208 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.208    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.430 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[0]
                         net (fo=2, routed)           1.164     4.594    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_7
    SLICE_X83Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     5.294 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.294    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry_n_0
    SLICE_X83Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.516 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.735     6.251    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_7
    SLICE_X82Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.550 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.550    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry_i_6__1_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.930 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.930    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.253 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     7.253    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_6
    SLICE_X82Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        1.563    63.523    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/C
                         clock pessimism              0.453    63.975    
                         clock uncertainty           -0.121    63.855    
    SLICE_X82Y47         FDRE (Setup_fdre_C_D)        0.109    63.964    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         63.964    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 56.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X80Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[0][0]/Q
                         net (fo=3, routed)           0.233    -0.250    design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[0][0]
    SLICE_X79Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.858    -0.857    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X79Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][0]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X79Y47         FDRE (Hold_fdre_C_D)         0.070    -0.279    design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.240%)  route 0.169ns (39.760%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X84Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][13]/Q
                         net (fo=3, routed)           0.169    -0.308    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg_n_0_[1][13]
    SLICE_X87Y50         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_4_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.193 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.193    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__2_n_7
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.854    -0.861    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][12]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.501%)  route 0.222ns (46.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][44]/Q
                         net (fo=1, routed)           0.222    -0.235    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][44]
    SLICE_X96Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[47]_i_5/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[47]_i_5_n_0
    SLICE_X96Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.120 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[47]_i_1_n_7
    SLICE_X96Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X96Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[44]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X96Y47         FDRE (Hold_fdre_C_D)         0.134    -0.189    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[44]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.501%)  route 0.222ns (46.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y51        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][48]/Q
                         net (fo=1, routed)           0.222    -0.235    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][48]
    SLICE_X96Y48         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[51]_i_5/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[51]_i_5_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.120 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[51]_i_1_n_7
    SLICE_X96Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X96Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[48]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X96Y48         FDRE (Hold_fdre_C_D)         0.134    -0.189    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[48]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.501%)  route 0.222ns (46.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y52        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][52]/Q
                         net (fo=1, routed)           0.222    -0.235    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st2_reg[1][52]
    SLICE_X96Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[55]_i_5/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3[55]_i_5_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.120 r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[55]_i_1_n_7
    SLICE_X96Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X96Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[52]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.134    -0.189    design_1_i/top_0/inst/inst_pipe/inst_wah/sbx_st3_reg[52]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.025%)  route 0.279ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.586    -0.622    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X66Y47         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/i_dat_d1_reg[5]/Q
                         net (fo=1, routed)           0.279    -0.179    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.893    -0.822    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.547    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.251    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.123%)  route 0.245ns (59.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[6][7]/Q
                         net (fo=3, routed)           0.245    -0.191    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[6][7]
    SLICE_X98Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X98Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[7][7]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.059    -0.264    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.272ns (60.940%)  route 0.174ns (39.060%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/Q
                         net (fo=2, routed)           0.174    -0.279    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg_n_0_[1][15]
    SLICE_X87Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_1_n_0
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.171    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__2_n_4
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.854    -0.861    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][15]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][15]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.359%)  route 0.175ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.606    -0.602    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X92Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[65]/Q
                         net (fo=4, routed)           0.175    -0.262    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.523    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.340    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.283ns (63.336%)  route 0.164ns (36.664%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.591    -0.617    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X88Y49         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[11]/Q
                         net (fo=1, routed)           0.164    -0.312    design_1_i/top_0/inst/inst_i2s/reg_out[11]
    SLICE_X88Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_6/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/top_0/inst/inst_i2s/temp_out_i_6_n_0
    SLICE_X88Y50         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.193 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_3/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_3_n_0
    SLICE_X88Y50         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.170 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_2_n_0
    SLICE_X88Y50         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=1909, routed)        0.854    -0.861    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X88Y50         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                         clock pessimism              0.508    -0.353    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/top_0/inst/inst_i2s/temp_out_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X4Y22      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y19      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y18      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X4Y20      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y11      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y15      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X4Y12      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y10      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X2Y10      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[1]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         65.104      61.417     DSP48_X3Y23      design_1_i/top_0/inst/inst_pipe/inst_wah/bx_reg[5]__0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[70]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[71]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y50     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[72]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y50     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[73]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X90Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



