###############################################################################
#
# IAR ELF Linker V9.50.2.385/W64 for ARM                  15/Nov/2024  09:29:26
# Copyright 2007-2024 IAR Systems AB.
#
#    Output file  =  build/GN_Project.elf
#    Map file     =  build/GN_Project.map
#    Command line =
#        build/main.o build/stm32g0xx_ll_utils.o build/stm32g0xx_ll_exti.o
#        build/stm32g0xx_ll_gpio.o build/stm32g0xx_ll_tim.o
#        build/stm32g0xx_ll_spi.o build/stm32g0xx_ll_rcc.o
#        build/system_stm32g0xx.o build/stm32g0xx_hal.o
#        build/stm32g0xx_hal_cortex.o build/startup_stm32g071xx.o
#        C:/dev/libs/utilities/utilities-0.0.1/lib/utilities-0.0.1.a
#        C:/dev/libs/breaker_core/breaker_core-1.1.1/lib/breaker_core-1.1.1.a
#        --redirect _//printf=_//printfFull --redirect _Scanf=_ScanfFull
#        --no_out_extension --semihosting --entry __iar_program_start --vfe
#        --text_out locale --place_holder __build_checksum,4,.checksum,16
#        --keep=__build_checksum --place_holder __version,8,.version,16
#        --keep=__version --config src/sys/stm32g071xx_flash.icf -o
#        build/GN_Project.elf --map build/GN_Project.map
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__CPP_Runtime   = 1
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because --advanced_heap
was not specified and the application did not appear to
be primarily optimized for speed.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
define block CHECKSUM { section .checksum };
define block VERSION { section .version };
define block code_block
   with fixed order, maximum size = 98'116 {
      ro, block CHECKSUM, block VERSION };
"A1":  place at address 0x800'00bc { block code_block };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 512, alignment = 8 { };
"P1":  place in [from 0x2000'0000 to 0x2000'8fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section              Kind         Address  Aligment    Size  Object
  -------              ----         -------  --------    ----  ------
"A0":                                                    0xbc
  .intvec              ro code   0x800'0000         4    0xbc  startup_stm32g071xx.o [1]
                               - 0x800'00bc              0xbc

"A1":                                                  0x176c
  code_block                     0x800'00bc            0x176c  <Block>
    .rodata            const     0x800'00bc         4     0xc  main.o [1]
    .rodata            const     0x800'00c8         4     0xc  main.o [1]
    .rodata            const     0x800'00d4         4     0xc  main.o [1]
    .rodata            const     0x800'00e0         4     0xc  main.o [1]
    .text              ro code   0x800'00ec         4   0xac4  main.o [1]
    .text              ro code   0x800'0bb0         4    0x60  stm32g0xx_ll_utils.o [1]
    .text              ro code   0x800'0c10         4    0x4e  ABImemset.o [4]
    .text              ro code   0x800'0c5e         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'0c60         4   0x138  stm32g0xx_ll_gpio.o [1]
    .text              ro code   0x800'0d98         4   0x4ec  stm32g0xx_ll_tim.o [1]
    .text              ro code   0x800'1284         4    0x8c  stm32g0xx_ll_spi.o [1]
    .text              ro code   0x800'1310         4   0x184  stm32g0xx_ll_exti.o [1]
    .text              ro code   0x800'1494         4    0x2c  stm32g0xx_hal.o [1]
    .text              ro code   0x800'14c0         4    0x26  FltCmpLe.o [3]
    .text              ro code   0x800'14e6         2    0xae  I32DivModFast.o [4]
    .text              ro code   0x800'1594         4    0x5c  stm32g0xx_hal.o [1]
    .text              ro code   0x800'15f0         2     0x2  stm32g0xx_hal.o [1]
    .text              ro code   0x800'15f2         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'15f4         4     0x2  IntDivZer.o [4]
    .text              ro code   0x800'15f6         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'15f8         4    0xe0  stm32g0xx_hal_cortex.o [1]
    .text              ro code   0x800'16d8         4    0x10  startup_stm32g071xx.o [1]
    .text              ro code   0x800'16e8         4    0x1c  cstartup_M.o [4]
    .text              ro code   0x800'1704         4    0x1e  cmain.o [4]
    .text              ro code   0x800'1722         2     0x4  low_level_init.o [2]
    .text              ro code   0x800'1726         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1728         4    0x2a  data_init.o [4]
    .text              ro code   0x800'1752         2     0x8  exit.o [2]
    .text              ro code   0x800'175a         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'175c         4     0xa  cexit.o [4]
    .text              ro code   0x800'1766         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1768         4    0x14  exit.o [5]
    Initializer bytes  const     0x800'177c         4    0x14  <for P1-1>
    .text              ro code   0x800'1790         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1792         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1794         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1796         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'1798         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'179a         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'179c         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'179e         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17a0         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17a2         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17a4         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17a6         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17a8         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17aa         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17ac         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17ae         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17b0         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17b2         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17b4         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17b6         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17b8         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17ba         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17bc         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17be         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17c0         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17c2         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17c4         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17c6         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17c8         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17ca         2     0x2  startup_stm32g071xx.o [1]
    .text              ro code   0x800'17cc         2    0x30  copy_init3.o [4]
    .iar.init_table    const     0x800'17fc         4    0x14  - Linker created -
    .rodata            const     0x800'1810               0x0  copy_init3.o [4]
    CHECKSUM                     0x800'1810               0x4  <Block>
      .checksum        const     0x800'1810        16     0x4  Place holder __build_checksum
    VERSION                      0x800'1820               0x8  <Block>
      .version         const     0x800'1820        16     0x8  Place holder __version
                               - 0x800'1828            0x176c

"P1", part 1 of 2:                                       0x14
  P1-1                          0x2000'0000         4    0x14  <Init block>
    .data              inited   0x2000'0000         4     0x4  system_stm32g0xx.o [1]
    .data              inited   0x2000'0004         4     0x4  stm32g0xx_hal.o [1]
    .data              inited   0x2000'0008         4     0x4  stm32g0xx_hal.o [1]
    .bss               inited   0x2000'000c         4     0x4  main.o [1]
    .bss               inited   0x2000'0010         4     0x4  main.o [1]
                              - 0x2000'0014              0x14

"P1", part 2 of 2:                                      0x400
  CSTACK                        0x2000'0018         8   0x400  <Block>
    CSTACK             uninit   0x2000'0018             0x400  <Block tail>
                              - 0x2000'0418             0x400

Unused ranges:

         From           To    Size
         ----           --    ----
  0x2000'0014  0x2000'0017     0x4
  0x2000'0418  0x2000'8fff  0x8be8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy (__iar_copy_init3)
    1 source range, total size 0x14:
           0x800'177c  0x14
    1 destination range, total size 0x14:
          0x2000'0000  0x14



*******************************************************************************
*** MODULE SUMMARY
***

    Module                         ro code  ro data  rw data
    ------                         -------  -------  -------
command line/config:
    Place holder __build_checksum                 4
    Place holder __version                        8
    --------------------------------------------------------
    Total:                                       12

C:\GN_Project\build: [1]
    main.o                           2'756       56        8
    startup_stm32g071xx.o              276
    stm32g0xx_hal.o                    138        8        8
    stm32g0xx_hal_cortex.o             224
    stm32g0xx_ll_exti.o                388
    stm32g0xx_ll_gpio.o                312
    stm32g0xx_ll_spi.o                 140
    stm32g0xx_ll_tim.o               1'260
    stm32g0xx_ll_utils.o                96
    system_stm32g0xx.o                            4        4
    --------------------------------------------------------
    Total:                           5'590       68       20

dl6M_tln.a: [2]
    exit.o                               8
    low_level_init.o                     4
    --------------------------------------------------------
    Total:                              12

m6M_tl.a: [3]
    FltCmpLe.o                          38
    --------------------------------------------------------
    Total:                              38

rt6M_tl.a: [4]
    ABImemset.o                         78
    I32DivModFast.o                    174
    IntDivZer.o                          2
    cexit.o                             10
    cmain.o                             30
    copy_init3.o                        48
    cstartup_M.o                        28
    data_init.o                         42
    --------------------------------------------------------
    Total:                             412

shb_l.a: [5]
    exit.o                              20
    --------------------------------------------------------
    Total:                              20

    Linker created                               20    1'024
------------------------------------------------------------
    Grand Total:                     6'072      100    1'044


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'17fc          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'1810          --   Gb  - Linker created -
?main                    0x800'1705         Code  Gb  cmain.o [4]
ADC1_COMP_IRQHandler     0x800'17a7         Code  Wk  startup_stm32g071xx.o [1]
ADE9039_Init             0x800'0a71   0x5e  Code  Lc  main.o [1]
ADE9039_WriteReg         0x800'0a11   0x5c  Code  Lc  main.o [1]
CEC_IRQHandler           0x800'17cb         Code  Wk  startup_stm32g071xx.o [1]
CHECKSUM$$Base           0x800'1810          --   Gb  - Linker created -
CHECKSUM$$Limit          0x800'1814          --   Gb  - Linker created -
CSTACK$$Base            0x2000'0018          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0418          --   Gb  - Linker created -
ConfigurePulseInput      0x800'0ad5   0x4e  Code  Lc  main.o [1]
DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler
                         0x800'17a5         Code  Wk  startup_stm32g071xx.o [1]
DMA1_Channel1_IRQHandler
                         0x800'17a1         Code  Wk  startup_stm32g071xx.o [1]
DMA1_Channel2_3_IRQHandler
                         0x800'17a3         Code  Wk  startup_stm32g071xx.o [1]
EXTI0_1_IRQHandler       0x800'1799         Code  Wk  startup_stm32g071xx.o [1]
EXTI2_3_IRQHandler       0x800'179b         Code  Wk  startup_stm32g071xx.o [1]
EXTI4_15_IRQHandler      0x800'179d         Code  Wk  startup_stm32g071xx.o [1]
FLASH_IRQHandler         0x800'1795         Code  Wk  startup_stm32g071xx.o [1]
HAL_Init                 0x800'1495   0x28  Code  Gb  stm32g0xx_hal.o [1]
HAL_InitTick             0x800'1595   0x5c  Code  Wk  stm32g0xx_hal.o [1]
HAL_MspInit              0x800'15f1    0x2  Code  Wk  stm32g0xx_hal.o [1]
HAL_NVIC_SetPriority     0x800'16b3    0xa  Code  Gb  stm32g0xx_hal_cortex.o [1]
HAL_SYSTICK_Config       0x800'16bd    0x8  Code  Gb  stm32g0xx_hal_cortex.o [1]
HardFault_Handler        0x800'15f3         Code  Wk  startup_stm32g071xx.o [1]
I2C1_IRQHandler          0x800'17bd         Code  Wk  startup_stm32g071xx.o [1]
I2C2_IRQHandler          0x800'17bf         Code  Wk  startup_stm32g071xx.o [1]
LL_APB1_GRP1_EnableClock
                         0x800'0231   0x16  Code  Lc  main.o [1]
LL_APB2_GRP1_EnableClock
                         0x800'0247   0x16  Code  Lc  main.o [1]
LL_EXTI_DisableEvent_0_31
                         0x800'134d    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_DisableEvent_32_63
                         0x800'1357    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_DisableFallingTrig_0_31
                         0x800'137f    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_DisableIT_0_31   0x800'1325    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_DisableIT_32_63
                         0x800'132f    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_DisableRisingTrig_0_31
                         0x800'136b    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableEvent_0_31
                         0x800'1339    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableEvent_32_63
                         0x800'1343    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableFallingTrig_0_31
                         0x800'1375    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableIT_0_31    0x800'1311    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableIT_32_63   0x800'131b    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_EnableRisingTrig_0_31
                         0x800'1361    0xa  Code  Lc  stm32g0xx_ll_exti.o [1]
LL_EXTI_Init             0x800'13a1   0xf4  Code  Gb  stm32g0xx_ll_exti.o [1]
LL_FLASH_GetLatency      0x800'0281    0xa  Code  Lc  main.o [1]
LL_FLASH_SetLatency      0x800'0273    0xe  Code  Lc  main.o [1]
LL_GPIO_Init             0x800'0d15   0x84  Code  Gb  stm32g0xx_ll_gpio.o [1]
LL_GPIO_ResetOutputPin   0x800'0515    0x4  Code  Lc  main.o [1]
LL_GPIO_SetAFPin_0_7     0x800'0cc1   0x24  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_GPIO_SetAFPin_8_15    0x800'0ce5   0x30  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_GPIO_SetOutputPin     0x800'0511    0x4  Code  Lc  main.o [1]
LL_GPIO_SetPinMode       0x800'0c61   0x1c  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_GPIO_SetPinOutputType
                         0x800'0c7d    0xc  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_GPIO_SetPinPull       0x800'0ca5   0x1c  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_GPIO_SetPinSpeed      0x800'0c89   0x1c  Code  Lc  stm32g0xx_ll_gpio.o [1]
LL_IOP_GRP1_EnableClock
                         0x800'025d   0x16  Code  Lc  main.o [1]
LL_Init1msTick           0x800'0bcb    0xc  Code  Gb  stm32g0xx_ll_utils.o [1]
LL_InitTick              0x800'0bb1   0x1a  Code  Lc  stm32g0xx_ll_utils.o [1]
LL_RCC_GetSysClkSource   0x800'01b7    0xa  Code  Lc  main.o [1]
LL_RCC_HSI_Enable        0x800'018f    0xe  Code  Lc  main.o [1]
LL_RCC_HSI_IsReady       0x800'019d    0xc  Code  Lc  main.o [1]
LL_RCC_PLL_ConfigDomain_SYS
                         0x800'0209   0x1a  Code  Lc  main.o [1]
LL_RCC_PLL_Enable        0x800'01ef    0xe  Code  Lc  main.o [1]
LL_RCC_PLL_EnableDomain_SYS
                         0x800'0223    0xe  Code  Lc  main.o [1]
LL_RCC_PLL_IsReady       0x800'01fd    0xc  Code  Lc  main.o [1]
LL_RCC_SetAHBPrescaler   0x800'01c1    0xe  Code  Lc  main.o [1]
LL_RCC_SetAPB1Prescaler
                         0x800'01cf    0xe  Code  Lc  main.o [1]
LL_RCC_SetSysClkSource   0x800'01a9    0xe  Code  Lc  main.o [1]
LL_RCC_SetTIMClockSource
                         0x800'01dd   0x12  Code  Lc  main.o [1]
LL_SPI_Enable            0x800'0519    0xa  Code  Lc  main.o [1]
LL_SPI_Init              0x800'1295   0x6e  Code  Gb  stm32g0xx_ll_spi.o [1]
LL_SPI_IsActiveFlag_BSY
                         0x800'0539    0xa  Code  Lc  main.o [1]
LL_SPI_IsActiveFlag_TXE
                         0x800'052f    0xa  Code  Lc  main.o [1]
LL_SPI_IsEnabled         0x800'1285    0xa  Code  Lc  stm32g0xx_ll_spi.o [1]
LL_SPI_SetCRCPolynomial
                         0x800'128f    0x6  Code  Lc  stm32g0xx_ll_spi.o [1]
LL_SPI_SetStandard       0x800'0523    0xc  Code  Lc  main.o [1]
LL_SPI_TransmitData8     0x800'0543    0x4  Code  Lc  main.o [1]
LL_SetSystemCoreClock    0x800'0bfb    0x6  Code  Gb  stm32g0xx_ll_utils.o [1]
LL_TIM_BDTR_Init         0x800'0ed9   0x84  Code  Gb  stm32g0xx_ll_tim.o [1]
LL_TIM_CC_EnableChannel
                         0x800'029f    0x8  Code  Lc  main.o [1]
LL_TIM_DisableARRPreload
                         0x800'0295    0xa  Code  Lc  main.o [1]
LL_TIM_DisableDMAReq_TRIG
                         0x800'04fb    0xa  Code  Lc  main.o [1]
LL_TIM_DisableIT_TRIG    0x800'04f1    0xa  Code  Lc  main.o [1]
LL_TIM_DisableMasterSlaveMode
                         0x800'04dd    0xa  Code  Lc  main.o [1]
LL_TIM_EnableCounter     0x800'028b    0xa  Code  Lc  main.o [1]
LL_TIM_EnableIT_UPDATE   0x800'04e7    0xa  Code  Lc  main.o [1]
LL_TIM_GenerateEvent_UPDATE
                         0x800'0dbf    0xa  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_IC_SetFilter      0x800'0399   0x80  Code  Lc  main.o [1]
LL_TIM_IC_SetPolarity    0x800'0429   0x70  Code  Lc  main.o [1]
LL_TIM_Init              0x800'0dc9   0x92  Code  Gb  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_DisableFast    0x800'02a7   0x74  Code  Lc  main.o [1]
LL_TIM_OC_EnablePreload
                         0x800'031b   0x74  Code  Lc  main.o [1]
LL_TIM_OC_Init           0x800'0e61   0x64  Code  Gb  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH1
                         0x800'0da5    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH2
                         0x800'0da9    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH3
                         0x800'0dad    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH4
                         0x800'0db1    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH5
                         0x800'0db5    0x6  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_OC_SetCompareCH6
                         0x800'0dbb    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_SetAutoReload     0x800'0d9d    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_SetClockSource    0x800'04a1    0xc  Code  Lc  main.o [1]
LL_TIM_SetPrescaler      0x800'0d99    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_SetRepetitionCounter
                         0x800'0da1    0x4  Code  Lc  stm32g0xx_ll_tim.o [1]
LL_TIM_SetTriggerInput   0x800'04c5    0xc  Code  Lc  main.o [1]
LL_TIM_SetTriggerOutput
                         0x800'04ad    0xc  Code  Lc  main.o [1]
LL_TIM_SetTriggerOutput2
                         0x800'04b9    0xc  Code  Lc  main.o [1]
LL_mDelay                0x800'0bd7   0x24  Code  Gb  stm32g0xx_ll_utils.o [1]
MX_GPIO_Init             0x800'05b5   0x74  Code  Lc  main.o [1]
MX_SPI1_Init             0x800'098d   0x7c  Code  Lc  main.o [1]
MX_TIM14_Init            0x800'06d5   0x9e  Code  Lc  main.o [1]
MX_TIM1_Init             0x800'0785  0x128  Code  Lc  main.o [1]
MX_TIM2_Init             0x800'08b5   0xaa  Code  Lc  main.o [1]
MX_TIM3_Init             0x800'0629   0xa8  Code  Lc  main.o [1]
NMI_Handler              0x800'0c5f         Code  Wk  startup_stm32g071xx.o [1]
OC1Config                0x800'0f65   0x7e  Code  Lc  stm32g0xx_ll_tim.o [1]
OC2Config                0x800'0fe3   0x86  Code  Lc  stm32g0xx_ll_tim.o [1]
OC3Config                0x800'1069   0x82  Code  Lc  stm32g0xx_ll_tim.o [1]
OC4Config                0x800'10ed   0x66  Code  Lc  stm32g0xx_ll_tim.o [1]
OC5Config                0x800'1171   0x5e  Code  Lc  stm32g0xx_ll_tim.o [1]
OC6Config                0x800'11e5   0x62  Code  Lc  stm32g0xx_ll_tim.o [1]
OFFSET_TAB_CCMRx         0x800'00bc    0xc  Data  Lc  main.o [1]
PVD_IRQHandler           0x800'1791         Code  Wk  startup_stm32g071xx.o [1]
PendSV_Handler           0x800'1727         Code  Wk  startup_stm32g071xx.o [1]
RCC_IRQHandler           0x800'1797         Code  Wk  startup_stm32g071xx.o [1]
RTC_TAMP_IRQHandler      0x800'1793         Code  Wk  startup_stm32g071xx.o [1]
Region$$Table$$Base      0x800'17fc          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'1810          --   Gb  - Linker created -
Reset_Handler            0x800'16d9         Code  Wk  startup_stm32g071xx.o [1]
SHIFT_TAB_CCxP           0x800'00e0    0xc  Data  Lc  main.o [1]
SHIFT_TAB_ICxx           0x800'00d4    0xc  Data  Lc  main.o [1]
SHIFT_TAB_OCxx           0x800'00c8    0xc  Data  Lc  main.o [1]
SPI1_IRQHandler          0x800'17c1         Code  Wk  startup_stm32g071xx.o [1]
SPI2_IRQHandler          0x800'17c3         Code  Wk  startup_stm32g071xx.o [1]
SVC_Handler              0x800'15f7         Code  Wk  startup_stm32g071xx.o [1]
SysTick_Config           0x800'1683   0x30  Code  Lc  stm32g0xx_hal_cortex.o [1]
SysTick_Handler          0x800'175b         Code  Wk  startup_stm32g071xx.o [1]
SystemClock_Config       0x800'0547   0x64  Code  Lc  main.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_stm32g0xx.o [1]
TIM14_IRQHandler         0x800'17b5         Code  Wk  startup_stm32g071xx.o [1]
TIM15_IRQHandler         0x800'17b7         Code  Wk  startup_stm32g071xx.o [1]
TIM16_IRQHandler         0x800'17b9         Code  Wk  startup_stm32g071xx.o [1]
TIM17_IRQHandler         0x800'17bb         Code  Wk  startup_stm32g071xx.o [1]
TIM1_BRK_UP_TRG_COM_IRQHandler
                         0x800'17a9         Code  Wk  startup_stm32g071xx.o [1]
TIM1_CC_IRQHandler       0x800'17ab         Code  Wk  startup_stm32g071xx.o [1]
TIM2_IRQHandler          0x800'17ad         Code  Wk  startup_stm32g071xx.o [1]
TIM3_IRQHandler          0x800'17af         Code  Wk  startup_stm32g071xx.o [1]
TIM6_DAC_LPTIM1_IRQHandler
                         0x800'17b1         Code  Wk  startup_stm32g071xx.o [1]
TIM7_LPTIM2_IRQHandler   0x800'17b3         Code  Wk  startup_stm32g071xx.o [1]
UCPD1_2_IRQHandler       0x800'179f         Code  Wk  startup_stm32g071xx.o [1]
USART1_IRQHandler        0x800'17c5         Code  Wk  startup_stm32g071xx.o [1]
USART2_IRQHandler        0x800'17c7         Code  Wk  startup_stm32g071xx.o [1]
USART3_4_LPUART1_IRQHandler
                         0x800'17c9         Code  Wk  startup_stm32g071xx.o [1]
VERSION$$Base            0x800'1820          --   Gb  - Linker created -
VERSION$$Limit           0x800'1828          --   Gb  - Linker created -
WWDG_IRQHandler          0x800'1767         Code  Wk  startup_stm32g071xx.o [1]
__ICFEDIT_region_RAM_end__ {Abs}
                        0x2000'8fff         Data  Gb  <internal module>
__ICFEDIT_region_RAM_start__ {Abs}
                        0x2000'0000         Data  Gb  <internal module>
__NVIC_EnableIRQ         0x800'00ed   0x18  Code  Lc  main.o [1]
__NVIC_SetPriority       0x800'0105   0x8a  Code  Lc  main.o [1]
__NVIC_SetPriority       0x800'15f9   0x8a  Code  Lc  stm32g0xx_hal_cortex.o [1]
__aeabi_cfcmple          0x800'14c1         Code  Gb  FltCmpLe.o [3]
__aeabi_idiv0            0x800'15f5         Code  Gb  IntDivZer.o [4]
__aeabi_memset           0x800'0c11         Code  Gb  ABImemset.o [4]
__aeabi_uidiv            0x800'14e7         Code  Gb  I32DivModFast.o [4]
__aeabi_uidivmod         0x800'14e7         Code  Gb  I32DivModFast.o [4]
__build_checksum         0x800'1810    0x4  Data  Gb  Place holder __build_checksum
__cmain                  0x800'1705         Code  Gb  cmain.o [4]
__exit                   0x800'1769   0x14  Code  Gb  exit.o [5]
__iar_Memset4_word       0x800'0c31         Code  Gb  ABImemset.o [4]
__iar_Memset_word        0x800'0c1d         Code  Gb  ABImemset.o [4]
__iar_copy_init3         0x800'17cd   0x30  Code  Gb  copy_init3.o [4]
__iar_data_init3         0x800'1729   0x18  Code  Gb  data_init.o [4]
__iar_program_start      0x800'16e9         Code  Gb  cstartup_M.o [4]
__low_level_init         0x800'1723    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32g071xx.o [1]
__version                0x800'1820    0x8  Data  Gb  Place holder __version
_call_main               0x800'1711         Code  Gb  cmain.o [4]
_exit                    0x800'175d         Code  Gb  cexit.o [4]
code_block$$Base         0x800'00bc          --   Gb  - Linker created -
code_block$$Limit        0x800'1828          --   Gb  - Linker created -
exit                     0x800'1753    0x8  Code  Gb  exit.o [2]
frequency               0x2000'000c    0x4  Data  Lc  main.o [1]
main                     0x800'0b23   0x66  Code  Gb  main.o [1]
newFrequencyAvailable   0x2000'0010    0x4  Data  Lc  main.o [1]
startTIM14               0x800'095f    0xc  Code  Lc  main.o [1]
startTIM2                0x800'096b    0xe  Code  Lc  main.o [1]
startTIM3                0x800'0979    0xc  Code  Lc  main.o [1]
uwTickFreq              0x2000'0008    0x4  Data  Gb  stm32g0xx_hal.o [1]
uwTickPrio              0x2000'0004    0x4  Data  Gb  stm32g0xx_hal.o [1]


[1] = C:\GN_Project\build
[2] = dl6M_tln.a
[3] = m6M_tl.a
[4] = rt6M_tl.a
[5] = shb_l.a

  6'072 bytes of readonly  code memory
    100 bytes of readonly  data memory
  1'044 bytes of readwrite data memory

Errors: none
Warnings: none
