{
  "DESIGN_NAME": "islemci",
  "VERILOG_FILES": ["dir::src/*.v", "dir::src/*.vh"], 
  "CLOCK_PORT": "clk",
  "DIE_AREA": "0 0 5000 4000",
  "FP_SIZING": "absolute",
  "PL_TARGET_DENSITY": 0.12,
  "PL_MACRO_CHANNEL": "20 20",
  "PL_WIRELENGTH_COEF": 0.20,
  "FP_PDN_HORIZONTAL_HALO": 20,
  "FP_PDN_VERTICAL_HALO": 20,
  "FP_TAP_HORIZONTAL_HALO": 30,
  "FP_TAP_VERTICAL_HALO": 30,
  "CTS_CLK_MAX_WIRE_LENGTH": 170,
  "GLB_RESIZER_MAX_WIRE_LENGTH": 200,
  "PL_RESIZER_MAX_WIRE_LENGTH": 200,
  "DIODE_INSERTION_STRATEGY": 3,
  "PL_MACRO_HALO": "10 10",
  "DESIGN_IS_CORE": true,
  "FP_PDN_CORE_RING": true,
  "CLOCK_PERIOD": 40.0,
  "GLB_RESIZER_MAX_SLEW_MARGIN": 40,
  "GLB_RESIZER_MAX_CAP_MARGIN": 40,
  "GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT": 90,
  "GLB_RESIZER_HOLD_SLACK_MARGIN": 1.00,
  "PL_RESIZER_MAX_SLEW_MARGIN": 40,
  "PL_RESIZER_MAX_CAP_MARGIN": 40,
  "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 90,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 1.00,
  "EXTRA_LEFS": ["dir::lef/sram_336x128.lef", "dir::lef/sram_112x128.lef"],
  "EXTRA_GDS_FILES": ["dir::gds/sram_336x128.gds", "dir::gds/sram_112x128.gds"],
  "EXTRA_LIBS": ["dir::lib/sram_336x128_TT_1p8V_25C.lib", "dir::lib/sram_112x128_TT_1p8V_25C.lib"],
  "VDD_NETS": "vccd1",
  "GND_NETS": "vssd1",
  "FP_PDN_MACRO_HOOKS": "l1b_sram vccd1 vssd1 vccd1 vssd1, l1v_sram vccd1 vssd1 vccd1 vssd1",
  "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
  "GRT_OBS": [
    "li1 2200 3200 4742.22 3783.82,",
    "met1 2200 3200 4742.22 3783.82,",
    "met2 2200 3200 4742.22 3783.82,",
    "met3 2200 3200 4742.22 3783.82,",
    "met4 2200 3200 4742.22 3783.82,",
    "li1 3800 200 4703.42 575.06,",
    "met1 3800 200 4703.42 575.06,",
    "met2 3800 200 4703.42 575.06,",
    "met3 3800 200 4703.42 575.06,",
    "met4 3800 200 4703.42 575.06"
  ],
  "RUN_MAGIC_DRC": false,
  "RUN_KLAYOUT_DRC": true
}