<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: $unit::mem_monitor::mem_coverage</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : $unit::mem_monitor::mem_coverage</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | hierarchy | modlist | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('$unit::mem_monitor::mem_coverage')">$unit::mem_monitor::mem_coverage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/Reda_Alhashem/chip_ver/mem_uvm/mem_monitor.sv')">/home/Reda_Alhashem/chip_ver/mem_uvm/mem_monitor.sv</a><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   $unit::mem_monitor::mem_coverage
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_$unit::mem_monitor::mem_coverage" >Variables</a></td>
<td class="rt">38</td>
<td class="rt">0</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td><a href="#crs_tbl_$unit::mem_monitor::mem_coverage" >Crosses</a></td>
<td class="rt">192</td>
<td class="rt">0</td>
<td class="rt">192</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_$unit::mem_monitor::mem_coverage">Variables for Group  $unit::mem_monitor::mem_coverage
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.write"  onclick="checkLink(this)" target="detailFrame">vif.write</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.read"  onclick="checkLink(this)" target="detailFrame">vif.read</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.addr"  onclick="checkLink(this)" target="detailFrame">vif.addr</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.data_in"  onclick="checkLink(this)" target="detailFrame">vif.data_in</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_$unit::mem_monitor::mem_coverage">Crosses for Group  $unit::mem_monitor::mem_coverage
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc"  onclick="checkLink(this)" target="detailFrame">mem_coverage_cc</a></td>
<td class="rt">128</td>
<td class="rt">0</td>
<td class="rt">128</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc_0"  onclick="checkLink(this)" target="detailFrame">mem_coverage_cc_0</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.vif.write"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.vif.write">Summary for Variable vif.write</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for vif.write</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>wr_one</td>
<td class="rt">4974</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td class="rt">5121</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.vif.read"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.vif.read">Summary for Variable vif.read</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for vif.read</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>rd_one</td>
<td class="rt">5004</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td class="rt">5091</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.vif.addr"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.vif.addr">Summary for Variable vif.addr</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for vif.addr</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>all_addr_00</td>
<td class="rt">320</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_01</td>
<td class="rt">337</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_02</td>
<td class="rt">304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_03</td>
<td class="rt">315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_04</td>
<td class="rt">298</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_05</td>
<td class="rt">313</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_06</td>
<td class="rt">303</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_07</td>
<td class="rt">330</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_08</td>
<td class="rt">315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_09</td>
<td class="rt">339</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0a</td>
<td class="rt">334</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0b</td>
<td class="rt">340</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0c</td>
<td class="rt">304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0d</td>
<td class="rt">311</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0e</td>
<td class="rt">327</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_0f</td>
<td class="rt">305</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_10</td>
<td class="rt">300</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_11</td>
<td class="rt">340</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_12</td>
<td class="rt">302</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_13</td>
<td class="rt">324</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_14</td>
<td class="rt">315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_15</td>
<td class="rt">292</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_16</td>
<td class="rt">332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_17</td>
<td class="rt">326</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_18</td>
<td class="rt">305</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_19</td>
<td class="rt">293</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1a</td>
<td class="rt">315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1b</td>
<td class="rt">323</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1c</td>
<td class="rt">296</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1d</td>
<td class="rt">283</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1e</td>
<td class="rt">335</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>all_addr_1f</td>
<td class="rt">319</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.vif.data_in"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.vif.data_in">Summary for Variable vif.data_in</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for vif.data_in</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>random_range</td>
<td class="rt">9996</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>zero</td>
<td class="rt">99</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc">Summary for Cross mem_coverage_cc</span>
<br clear=all>
<br clear=all>
Samples crossed: vif.write vif.addr vif.data_in<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">128</td>
<td class="rt">0</td>
<td class="rt">128</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for mem_coverage_cc</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">vif.write</td><td class="alfsrt">vif.addr</td><td class="alfsrt">vif.data_in</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_00</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_00</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_01</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_01</td>
<td>random_range</td>
<td class="rt">150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_02</td>
<td>zero</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_02</td>
<td>random_range</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_03</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_03</td>
<td>random_range</td>
<td class="rt">157</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_04</td>
<td>zero</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_04</td>
<td>random_range</td>
<td class="rt">135</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_05</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_05</td>
<td>random_range</td>
<td class="rt">164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_06</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_06</td>
<td>random_range</td>
<td class="rt">151</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_07</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_07</td>
<td>random_range</td>
<td class="rt">151</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_08</td>
<td>zero</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_08</td>
<td>random_range</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_09</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_09</td>
<td>random_range</td>
<td class="rt">167</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0a</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0a</td>
<td>random_range</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0b</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0b</td>
<td>random_range</td>
<td class="rt">150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0c</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0c</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0d</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0d</td>
<td>random_range</td>
<td class="rt">143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0e</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0e</td>
<td>random_range</td>
<td class="rt">170</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0f</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_0f</td>
<td>random_range</td>
<td class="rt">164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_10</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_10</td>
<td>random_range</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_11</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_11</td>
<td>random_range</td>
<td class="rt">187</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_12</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_12</td>
<td>random_range</td>
<td class="rt">158</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_13</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_13</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_14</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_14</td>
<td>random_range</td>
<td class="rt">136</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_15</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_15</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_16</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_16</td>
<td>random_range</td>
<td class="rt">159</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_17</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_17</td>
<td>random_range</td>
<td class="rt">175</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_18</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_18</td>
<td>random_range</td>
<td class="rt">143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_19</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_19</td>
<td>random_range</td>
<td class="rt">135</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1a</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1a</td>
<td>random_range</td>
<td class="rt">154</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1b</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1b</td>
<td>random_range</td>
<td class="rt">176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1c</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1c</td>
<td>random_range</td>
<td class="rt">145</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1d</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1d</td>
<td>random_range</td>
<td class="rt">128</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1e</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1e</td>
<td>random_range</td>
<td class="rt">161</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1f</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_one</td>
<td>all_addr_1f</td>
<td>random_range</td>
<td class="rt">146</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_00</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_00</td>
<td>random_range</td>
<td class="rt">168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_01</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_01</td>
<td>random_range</td>
<td class="rt">185</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_02</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_02</td>
<td>random_range</td>
<td class="rt">144</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_03</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_03</td>
<td>random_range</td>
<td class="rt">154</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_04</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_04</td>
<td>random_range</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_05</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_05</td>
<td>random_range</td>
<td class="rt">146</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_06</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_06</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_07</td>
<td>zero</td>
<td class="rt">4</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_07</td>
<td>random_range</td>
<td class="rt">174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_08</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_08</td>
<td>random_range</td>
<td class="rt">155</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_09</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_09</td>
<td>random_range</td>
<td class="rt">170</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0a</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0a</td>
<td>random_range</td>
<td class="rt">174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0b</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0b</td>
<td>random_range</td>
<td class="rt">187</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0c</td>
<td>zero</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0c</td>
<td>random_range</td>
<td class="rt">151</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0d</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0d</td>
<td>random_range</td>
<td class="rt">165</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0e</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0e</td>
<td>random_range</td>
<td class="rt">154</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0f</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_0f</td>
<td>random_range</td>
<td class="rt">138</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_10</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_10</td>
<td>random_range</td>
<td class="rt">145</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_11</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_11</td>
<td>random_range</td>
<td class="rt">151</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_12</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_12</td>
<td>random_range</td>
<td class="rt">141</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_13</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_13</td>
<td>random_range</td>
<td class="rt">171</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_14</td>
<td>zero</td>
<td class="rt">3</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_14</td>
<td>random_range</td>
<td class="rt">174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_15</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_15</td>
<td>random_range</td>
<td class="rt">140</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_16</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_16</td>
<td>random_range</td>
<td class="rt">171</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_17</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_17</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_18</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_18</td>
<td>random_range</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_19</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_19</td>
<td>random_range</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1a</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1a</td>
<td>random_range</td>
<td class="rt">158</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1b</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1b</td>
<td>random_range</td>
<td class="rt">145</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1c</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1c</td>
<td>random_range</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1d</td>
<td>zero</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1d</td>
<td>random_range</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1e</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1e</td>
<td>random_range</td>
<td class="rt">172</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1f</td>
<td>zero</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>wr_zero</td>
<td>all_addr_1f</td>
<td>random_range</td>
<td class="rt">171</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc_0"></a><span class="repname" id="inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc_0">Summary for Cross mem_coverage_cc_0</span>
<br clear=all>
<br clear=all>
Samples crossed: vif.read vif.addr<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for mem_coverage_cc_0</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">vif.read</td><td class="alfsrt">vif.addr</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1e</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_10</td>
<td class="rt">157</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_03</td>
<td class="rt">163</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0f</td>
<td class="rt">162</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_15</td>
<td class="rt">132</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_06</td>
<td class="rt">155</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_08</td>
<td class="rt">148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0c</td>
<td class="rt">138</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1b</td>
<td class="rt">153</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_19</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_17</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_04</td>
<td class="rt">142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0a</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_12</td>
<td class="rt">142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_01</td>
<td class="rt">162</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0d</td>
<td class="rt">145</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1d</td>
<td class="rt">148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_11</td>
<td class="rt">172</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_02</td>
<td class="rt">153</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1a</td>
<td class="rt">165</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_14</td>
<td class="rt">155</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_07</td>
<td class="rt">172</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_09</td>
<td class="rt">178</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0b</td>
<td class="rt">174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1c</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_18</td>
<td class="rt">136</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_16</td>
<td class="rt">164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_05</td>
<td class="rt">149</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_1f</td>
<td class="rt">179</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_13</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_00</td>
<td class="rt">173</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_one</td>
<td>all_addr_0e</td>
<td class="rt">153</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1e</td>
<td class="rt">183</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_10</td>
<td class="rt">143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_03</td>
<td class="rt">152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0f</td>
<td class="rt">143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_15</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_06</td>
<td class="rt">148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_08</td>
<td class="rt">167</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0c</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1b</td>
<td class="rt">170</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_19</td>
<td class="rt">141</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_17</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_04</td>
<td class="rt">156</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0a</td>
<td class="rt">178</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_12</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_01</td>
<td class="rt">175</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0d</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1d</td>
<td class="rt">135</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_11</td>
<td class="rt">168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_02</td>
<td class="rt">151</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1a</td>
<td class="rt">150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_14</td>
<td class="rt">160</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_07</td>
<td class="rt">158</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_09</td>
<td class="rt">161</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0b</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1c</td>
<td class="rt">144</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_18</td>
<td class="rt">169</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_16</td>
<td class="rt">168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_05</td>
<td class="rt">164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_1f</td>
<td class="rt">140</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_13</td>
<td class="rt">168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_00</td>
<td class="rt">147</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rd_zero</td>
<td>all_addr_0e</td>
<td class="rt">174</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.write">Variable : vif.write</a>    </li>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.read">Variable : vif.read</a>    </li>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.addr">Variable : vif.addr</a>    </li>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.vif.data_in">Variable : vif.data_in</a>    </li>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc">Cross : mem_coverage_cc</a>    </li>
    <li>
      <a href="#inst_tag_$unit::mem_monitor::mem_coverage.mem_coverage_cc_0">Cross : mem_coverage_cc_0</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
