

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Mon Nov  1 19:13:22 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ dft                                       |     -|  0.04|  1049349|  1.049e+07|         -|  1049350|     -|        no|  4 (1%)|  16 (7%)|  1504 (1%)|  2595 (4%)|    -|
    | + grp_dft_Pipeline_VITIS_LOOP_23_1_fu_202  |     -|  0.57|      258|  2.580e+03|         -|      258|     -|        no|       -|        -|   21 (~0%)|   91 (~0%)|    -|
    |  o VITIS_LOOP_23_1                         |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|        -|          -|          -|    -|
    | o FOR1OUTER                                |     -|  7.30|  1049088|  1.049e+07|      4098|        -|   256|        no|       -|        -|          -|          -|    -|
    |  o FOR1NESTED                              |     -|  7.30|     4096|  4.096e+04|        16|        -|   256|        no|       -|        -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_CTRL | 32         | 4             |
+------------+------------+---------------+

* AP_FIFO
+------------+------------+
| Interface  | Data Width |
+------------+------------+
| INPUT_I_V  | 32         |
| INPUT_R_V  | 32         |
| OUTPUT_I_V | 32         |
| OUTPUT_R_V | 32         |
+------------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| INPUT_R  | in        | stream<float, 256>& |
| INPUT_I  | in        | stream<float, 256>& |
| OUTPUT_R | out       | stream<float, 256>& |
| OUTPUT_I | out       | stream<float, 256>& |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+------------+-----------+
| Argument | HW Name    | HW Type   |
+----------+------------+-----------+
| INPUT_R  | INPUT_R_V  | interface |
| INPUT_I  | INPUT_I_V  | interface |
| OUTPUT_R | OUTPUT_R_V | interface |
| OUTPUT_I | OUTPUT_I_V | interface |
+----------+------------+-----------+


================================================================
== M_AXI Burst Information
================================================================

