/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.33
Hash     : 92f1e7e
Date     : Feb  6 2024
Type     : Engineering
Log Time   : Tue Feb  6 11:48:53 2024 GMT

INFO: Created design: axis_async_fifo_wrapper. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: IP Catalog, browsing directory for IP generator(s): /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/share/raptor/IP_Catalog
INFO: IP Catalog, found 45 IPs
INFO: IPG: ##################################################
INFO: IPG: IP generation for design: axis_async_fifo_wrapper
INFO: IPG: ##################################################
INFO: IPG: IP Generate, generating IP /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/axis_async_fifo_default/EDA-2476/axis_async_fifo_wrapper/run_1/IPs/rapidsilicon/ip/axis_async_fifo/v1_0/axis_async_fifo_wrapper
INFO: IPG: Design axis_async_fifo_wrapper IPs are generated
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/axis_async_fifo_default/EDA-2476/./axis_async_fifo_wrapper/run_1/IPs/rapidsilicon/ip/axis_async_fifo/v1_0/axis_async_fifo_wrapper/src/axis_async_fifo_wrapper_v1_0.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/axis_async_fifo_default/EDA-2476/constraints.sdc
ERROR: File(s) do not exist: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/axis_async_fifo_default/EDA-2476/constraints.sdc

File(s) do not exist: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/axis_async_fifo_default/EDA-2476/constraints.sdc

    while executing
"add_constraint_file constraints.sdc"
    (file "raptor.tcl" line 8)
