module addsubTB();
  	reg [7:0] dataa;
	reg [7:0] datab;
	reg add_sub;	  // if this is 1, add; else subtract
	//input clk,
	wire [7:0] result;
	
	addsub addsubTB (dataa, datab, add_sub, result);
	
	initial begin 
	  dataa = 8'b00000010;
	  datab = 8'b00000100;
	  add_sub = 0;
	  #2 add_sub = 1;
	  #3 add_sub = 0;
	  #10 $ finish;
	  end 
	  
	  endmodule
	  
