$comment
	File created using the following command:
		vcd file four_bit_adder.msim.vcd -direction
$end
$date
	Thu Jan 23 10:15:29 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module four_bit_adder_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) Cout $end
$var wire 1 * S0 $end
$var wire 1 + S1 $end
$var wire 1 , S2 $end
$var wire 1 - S3 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 A0~input_o $end
$var wire 1 6 B0~input_o $end
$var wire 1 7 inst1|inst|inst5~0_combout $end
$var wire 1 8 A1~input_o $end
$var wire 1 9 B1~input_o $end
$var wire 1 : inst|inst1|inst5~0_combout $end
$var wire 1 ; B2~input_o $end
$var wire 1 < A2~input_o $end
$var wire 1 = inst2|inst1|inst5~0_combout $end
$var wire 1 > B3~input_o $end
$var wire 1 ? A3~input_o $end
$var wire 1 @ inst|inst2~combout $end
$var wire 1 A inst3|inst1|inst5~0_combout $end
$var wire 1 B inst3|inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
1%
1&
1'
1(
1)
0*
1+
1,
1-
0.
1/
x0
11
12
13
04
15
16
07
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
$end
#100000
0%
0&
0'
0(
06
09
0;
0>
0@
0A
17
1*
0-
0B
1A
1-
0)
#200000
