/*
Developer   - Sriram Venkata Krishna
Date        - 09-09-2025
Platform    - HDL Bits
*/

//053. Simple Circuit A

module top_module 
    (
        input x, y, 
        output z
    );
    
    assign z = (x ^ y) & x;

endmodule
