-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    reset_state : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv19_400 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal h_state_V_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal h_state_V_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal h_state_V_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal h_state_V_3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal h_state_V_4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal select_ln419_fu_166_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_reg_891 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_1_fu_175_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_1_reg_897 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_2_fu_184_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_2_reg_903 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_3_fu_193_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_3_reg_909 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_4_fu_202_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln419_4_reg_915 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_10 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_11 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_12 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_13 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret1_reg_921_14 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal call_ret_reg_940_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_state_zr_s_reg_954 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_state_zr_10_reg_959 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_state_zr_11_reg_964 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_state_zr_12_reg_969 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_state_zr_13_reg_974 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_0_V_fu_291_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_0_V_reg_979 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal inputacc_zr_1_V_fu_297_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_1_V_reg_984 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_2_V_fu_303_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_2_V_reg_989 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_3_V_fu_309_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_3_V_reg_994 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_4_V_fu_315_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_4_V_reg_999 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_5_V_fu_321_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_5_V_reg_1004 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_6_V_fu_327_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_6_V_reg_1009 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_7_V_fu_333_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_7_V_reg_1014 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_8_V_fu_339_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_8_V_reg_1019 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_9_V_fu_345_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_zr_9_V_reg_1024 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_zr_reg_1029 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmpres_zr_1_reg_1035 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_zr_2_reg_1041 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_zr_3_reg_1047 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmpres_zr_4_reg_1053 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_0_V_fu_486_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_0_V_reg_1059 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_1_V_fu_492_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_1_V_reg_1064 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_2_V_fu_498_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_2_V_reg_1069 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_3_V_fu_504_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_3_V_reg_1074 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_4_V_fu_510_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal inputacc_h_4_V_reg_1079 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln703_fu_791_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_reg_1084 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal mul_ln703_1_fu_797_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_1_reg_1089 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_2_fu_803_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_2_reg_1094 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_3_fu_809_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_3_reg_1099 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_4_fu_815_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln703_4_reg_1104 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_idle : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start : STD_LOGIC;
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_idle : STD_LOGIC;
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start : STD_LOGIC;
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_done : STD_LOGIC;
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_idle : STD_LOGIC;
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready : STD_LOGIC;
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start : STD_LOGIC;
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_done : STD_LOGIC;
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_idle : STD_LOGIC;
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready : STD_LOGIC;
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state6 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln419_fu_166_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln419_1_fu_175_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln419_2_fu_184_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln419_3_fu_193_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln419_4_fu_202_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1118_fu_756_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_1_fu_763_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_2_fu_770_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_3_fu_777_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1118_4_fu_784_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln_fu_413_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_1_fu_429_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_fu_445_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_3_fu_461_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_4_fu_477_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1193_fu_536_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_fu_539_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1193_1_fu_553_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_1_fu_556_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1193_2_fu_570_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_2_fu_573_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1193_3_fu_587_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_3_fu_590_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1193_4_fu_604_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1193_4_fu_607_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_821_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_829_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_837_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_845_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_853_p3 : STD_LOGIC_VECTOR (27 downto 0);

    component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_18s_18s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_19s_18s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_18s_18s_28s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94 : component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start,
        ap_done => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done,
        ap_idle => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_idle,
        ap_ready => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready,
        data_0_V_read => data_0_V_read,
        data_1_V_read => data_1_V_read,
        data_2_V_read => data_2_V_read,
        data_3_V_read => data_3_V_read,
        data_4_V_read => data_4_V_read,
        data_5_V_read => data_5_V_read,
        ap_return_0 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0,
        ap_return_1 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1,
        ap_return_2 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2,
        ap_return_3 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3,
        ap_return_4 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4,
        ap_return_5 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5,
        ap_return_6 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6,
        ap_return_7 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7,
        ap_return_8 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8,
        ap_return_9 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9,
        ap_return_10 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10,
        ap_return_11 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11,
        ap_return_12 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12,
        ap_return_13 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13,
        ap_return_14 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14);

    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110 : component dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start,
        ap_done => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done,
        ap_idle => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_idle,
        ap_ready => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready,
        data_0_V_read => select_ln419_reg_891,
        data_1_V_read => select_ln419_1_reg_897,
        data_2_V_read => select_ln419_2_reg_903,
        data_3_V_read => select_ln419_3_reg_909,
        data_4_V_read => select_ln419_4_reg_915,
        ap_return_0 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0,
        ap_return_1 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1,
        ap_return_2 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2,
        ap_return_3 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3,
        ap_return_4 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4,
        ap_return_5 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5,
        ap_return_6 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6,
        ap_return_7 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7,
        ap_return_8 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8,
        ap_return_9 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9,
        ap_return_10 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10,
        ap_return_11 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11,
        ap_return_12 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12,
        ap_return_13 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13,
        ap_return_14 => grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14);

    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119 : component sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start,
        ap_done => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_done,
        ap_idle => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_idle,
        ap_ready => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready,
        data_0_V_read => inputacc_zr_0_V_reg_979,
        data_1_V_read => inputacc_zr_1_V_reg_984,
        data_2_V_read => inputacc_zr_2_V_reg_989,
        data_3_V_read => inputacc_zr_3_V_reg_994,
        data_4_V_read => inputacc_zr_4_V_reg_999,
        data_5_V_read => inputacc_zr_5_V_reg_1004,
        data_6_V_read => inputacc_zr_6_V_reg_1009,
        data_7_V_read => inputacc_zr_7_V_reg_1014,
        data_8_V_read => inputacc_zr_8_V_reg_1019,
        data_9_V_read => inputacc_zr_9_V_reg_1024,
        ap_return_0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0,
        ap_return_1 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1,
        ap_return_2 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2,
        ap_return_3 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3,
        ap_return_4 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4,
        ap_return_5 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5,
        ap_return_6 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6,
        ap_return_7 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7,
        ap_return_8 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8,
        ap_return_9 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9);

    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135 : component tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start,
        ap_done => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_done,
        ap_idle => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_idle,
        ap_ready => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready,
        data_0_V_read => inputacc_h_0_V_reg_1059,
        data_1_V_read => inputacc_h_1_V_reg_1064,
        data_2_V_read => inputacc_h_2_V_reg_1069,
        data_3_V_read => inputacc_h_3_V_reg_1074,
        data_4_V_read => inputacc_h_4_V_reg_1079,
        ap_return_0 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0,
        ap_return_1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1,
        ap_return_2 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2,
        ap_return_3 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3,
        ap_return_4 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4);

    myproject_mul_mul_18s_18s_28_1_1_U180 : component myproject_mul_mul_18s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5,
        din1 => tmpres_state_zr_s_reg_954,
        dout => mul_ln1118_fu_756_p2);

    myproject_mul_mul_18s_18s_28_1_1_U181 : component myproject_mul_mul_18s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6,
        din1 => tmpres_state_zr_10_reg_959,
        dout => mul_ln1118_1_fu_763_p2);

    myproject_mul_mul_18s_18s_28_1_1_U182 : component myproject_mul_mul_18s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7,
        din1 => tmpres_state_zr_11_reg_964,
        dout => mul_ln1118_2_fu_770_p2);

    myproject_mul_mul_18s_18s_28_1_1_U183 : component myproject_mul_mul_18s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8,
        din1 => tmpres_state_zr_12_reg_969,
        dout => mul_ln1118_3_fu_777_p2);

    myproject_mul_mul_18s_18s_28_1_1_U184 : component myproject_mul_mul_18s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9,
        din1 => tmpres_state_zr_13_reg_974,
        dout => mul_ln1118_4_fu_784_p2);

    myproject_mul_mul_19s_18s_28_1_1_U185 : component myproject_mul_mul_19s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln1193_fu_539_p2,
        din1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0,
        dout => mul_ln703_fu_791_p2);

    myproject_mul_mul_19s_18s_28_1_1_U186 : component myproject_mul_mul_19s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln1193_1_fu_556_p2,
        din1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1,
        dout => mul_ln703_1_fu_797_p2);

    myproject_mul_mul_19s_18s_28_1_1_U187 : component myproject_mul_mul_19s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln1193_2_fu_573_p2,
        din1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2,
        dout => mul_ln703_2_fu_803_p2);

    myproject_mul_mul_19s_18s_28_1_1_U188 : component myproject_mul_mul_19s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln1193_3_fu_590_p2,
        din1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3,
        dout => mul_ln703_3_fu_809_p2);

    myproject_mul_mul_19s_18s_28_1_1_U189 : component myproject_mul_mul_19s_18s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 28)
    port map (
        din0 => sub_ln1193_4_fu_607_p2,
        din1 => grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4,
        dout => mul_ln703_4_fu_815_p2);

    myproject_mac_muladd_18s_18s_28s_28_1_1_U190 : component myproject_mac_muladd_18s_18s_28s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => tmpres_zr_reg_1029,
        din1 => select_ln419_reg_891,
        din2 => mul_ln703_reg_1084,
        dout => grp_fu_821_p3);

    myproject_mac_muladd_18s_18s_28s_28_1_1_U191 : component myproject_mac_muladd_18s_18s_28s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => tmpres_zr_1_reg_1035,
        din1 => select_ln419_1_reg_897,
        din2 => mul_ln703_1_reg_1089,
        dout => grp_fu_829_p3);

    myproject_mac_muladd_18s_18s_28s_28_1_1_U192 : component myproject_mac_muladd_18s_18s_28s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => tmpres_zr_2_reg_1041,
        din1 => select_ln419_2_reg_903,
        din2 => mul_ln703_2_reg_1094,
        dout => grp_fu_837_p3);

    myproject_mac_muladd_18s_18s_28s_28_1_1_U193 : component myproject_mac_muladd_18s_18s_28s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => tmpres_zr_3_reg_1047,
        din1 => select_ln419_3_reg_909,
        din2 => mul_ln703_3_reg_1099,
        dout => grp_fu_845_p3);

    myproject_mac_muladd_18s_18s_28s_28_1_1_U194 : component myproject_mac_muladd_18s_18s_28s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => tmpres_zr_4_reg_1053,
        din1 => select_ln419_4_reg_915,
        din2 => mul_ln703_4_reg_1104,
        dout => grp_fu_853_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready = ap_const_logic_1)) then 
                    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state6) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready = ap_const_logic_1)) then 
                    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                call_ret1_reg_921_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0;
                call_ret1_reg_921_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1;
                call_ret1_reg_921_10 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10;
                call_ret1_reg_921_11 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11;
                call_ret1_reg_921_12 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12;
                call_ret1_reg_921_13 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13;
                call_ret1_reg_921_14 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14;
                call_ret1_reg_921_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2;
                call_ret1_reg_921_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3;
                call_ret1_reg_921_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4;
                call_ret1_reg_921_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5;
                call_ret1_reg_921_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6;
                call_ret1_reg_921_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7;
                call_ret1_reg_921_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8;
                call_ret1_reg_921_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9;
                call_ret_reg_940_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0;
                call_ret_reg_940_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1;
                call_ret_reg_940_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2;
                call_ret_reg_940_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3;
                call_ret_reg_940_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4;
                call_ret_reg_940_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5;
                call_ret_reg_940_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6;
                call_ret_reg_940_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7;
                call_ret_reg_940_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8;
                call_ret_reg_940_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9;
                tmpres_state_zr_10_reg_959 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11;
                tmpres_state_zr_11_reg_964 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12;
                tmpres_state_zr_12_reg_969 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13;
                tmpres_state_zr_13_reg_974 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14;
                tmpres_state_zr_s_reg_954 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                h_state_V_0 <= grp_fu_821_p3(27 downto 10);
                h_state_V_1 <= grp_fu_829_p3(27 downto 10);
                h_state_V_2 <= grp_fu_837_p3(27 downto 10);
                h_state_V_3 <= grp_fu_845_p3(27 downto 10);
                h_state_V_4 <= grp_fu_853_p3(27 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                inputacc_h_0_V_reg_1059 <= inputacc_h_0_V_fu_486_p2;
                inputacc_h_1_V_reg_1064 <= inputacc_h_1_V_fu_492_p2;
                inputacc_h_2_V_reg_1069 <= inputacc_h_2_V_fu_498_p2;
                inputacc_h_3_V_reg_1074 <= inputacc_h_3_V_fu_504_p2;
                inputacc_h_4_V_reg_1079 <= inputacc_h_4_V_fu_510_p2;
                tmpres_zr_1_reg_1035 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1;
                tmpres_zr_2_reg_1041 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2;
                tmpres_zr_3_reg_1047 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3;
                tmpres_zr_4_reg_1053 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4;
                tmpres_zr_reg_1029 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                inputacc_zr_0_V_reg_979 <= inputacc_zr_0_V_fu_291_p2;
                inputacc_zr_1_V_reg_984 <= inputacc_zr_1_V_fu_297_p2;
                inputacc_zr_2_V_reg_989 <= inputacc_zr_2_V_fu_303_p2;
                inputacc_zr_3_V_reg_994 <= inputacc_zr_3_V_fu_309_p2;
                inputacc_zr_4_V_reg_999 <= inputacc_zr_4_V_fu_315_p2;
                inputacc_zr_5_V_reg_1004 <= inputacc_zr_5_V_fu_321_p2;
                inputacc_zr_6_V_reg_1009 <= inputacc_zr_6_V_fu_327_p2;
                inputacc_zr_7_V_reg_1014 <= inputacc_zr_7_V_fu_333_p2;
                inputacc_zr_8_V_reg_1019 <= inputacc_zr_8_V_fu_339_p2;
                inputacc_zr_9_V_reg_1024 <= inputacc_zr_9_V_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                mul_ln703_1_reg_1089 <= mul_ln703_1_fu_797_p2;
                mul_ln703_2_reg_1094 <= mul_ln703_2_fu_803_p2;
                mul_ln703_3_reg_1099 <= mul_ln703_3_fu_809_p2;
                mul_ln703_4_reg_1104 <= mul_ln703_4_fu_815_p2;
                mul_ln703_reg_1084 <= mul_ln703_fu_791_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                select_ln419_1_reg_897 <= select_ln419_1_fu_175_p3;
                select_ln419_2_reg_903 <= select_ln419_2_fu_184_p3;
                select_ln419_3_reg_909 <= select_ln419_3_fu_193_p3;
                select_ln419_4_reg_915 <= select_ln419_4_fu_202_p3;
                select_ln419_reg_891 <= select_ln419_fu_166_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);
    ap_NS_fsm_state6 <= ap_NS_fsm(5);

    ap_block_state2_on_subcall_done_assign_proc : process(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done, grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done = ap_const_logic_0) or (grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_fu_821_p3(27 downto 10);
    ap_return_1 <= grp_fu_829_p3(27 downto 10);
    ap_return_2 <= grp_fu_837_p3(27 downto 10);
    ap_return_3 <= grp_fu_845_p3(27 downto 10);
    ap_return_4 <= grp_fu_853_p3(27 downto 10);
    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg;
    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg;
    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg;
    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start <= grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg;
    inputacc_h_0_V_fu_486_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_10) + unsigned(trunc_ln_fu_413_p4));
    inputacc_h_1_V_fu_492_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_11) + unsigned(trunc_ln708_1_fu_429_p4));
    inputacc_h_2_V_fu_498_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_12) + unsigned(trunc_ln708_2_fu_445_p4));
    inputacc_h_3_V_fu_504_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_13) + unsigned(trunc_ln708_3_fu_461_p4));
    inputacc_h_4_V_fu_510_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_14) + unsigned(trunc_ln708_4_fu_477_p4));
    inputacc_zr_0_V_fu_291_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_0) + unsigned(call_ret_reg_940_0));
    inputacc_zr_1_V_fu_297_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_1) + unsigned(call_ret_reg_940_1));
    inputacc_zr_2_V_fu_303_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_2) + unsigned(call_ret_reg_940_2));
    inputacc_zr_3_V_fu_309_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_3) + unsigned(call_ret_reg_940_3));
    inputacc_zr_4_V_fu_315_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_4) + unsigned(call_ret_reg_940_4));
    inputacc_zr_5_V_fu_321_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_5) + unsigned(call_ret_reg_940_5));
    inputacc_zr_6_V_fu_327_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_6) + unsigned(call_ret_reg_940_6));
    inputacc_zr_7_V_fu_333_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_7) + unsigned(call_ret_reg_940_7));
    inputacc_zr_8_V_fu_339_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_8) + unsigned(call_ret_reg_940_8));
    inputacc_zr_9_V_fu_345_p2 <= std_logic_vector(unsigned(call_ret1_reg_921_9) + unsigned(call_ret_reg_940_9));
    select_ln419_1_fu_175_p0 <= (0=>reset_state, others=>'-');
    select_ln419_1_fu_175_p3 <= 
        ap_const_lv18_0 when (select_ln419_1_fu_175_p0(0) = '1') else 
        h_state_V_1;
    select_ln419_2_fu_184_p0 <= (0=>reset_state, others=>'-');
    select_ln419_2_fu_184_p3 <= 
        ap_const_lv18_0 when (select_ln419_2_fu_184_p0(0) = '1') else 
        h_state_V_2;
    select_ln419_3_fu_193_p0 <= (0=>reset_state, others=>'-');
    select_ln419_3_fu_193_p3 <= 
        ap_const_lv18_0 when (select_ln419_3_fu_193_p0(0) = '1') else 
        h_state_V_3;
    select_ln419_4_fu_202_p0 <= (0=>reset_state, others=>'-');
    select_ln419_4_fu_202_p3 <= 
        ap_const_lv18_0 when (select_ln419_4_fu_202_p0(0) = '1') else 
        h_state_V_4;
    select_ln419_fu_166_p0 <= (0=>reset_state, others=>'-');
    select_ln419_fu_166_p3 <= 
        ap_const_lv18_0 when (select_ln419_fu_166_p0(0) = '1') else 
        h_state_V_0;
        sext_ln1193_1_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmpres_zr_1_reg_1035),19));

        sext_ln1193_2_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmpres_zr_2_reg_1041),19));

        sext_ln1193_3_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmpres_zr_3_reg_1047),19));

        sext_ln1193_4_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmpres_zr_4_reg_1053),19));

        sext_ln1193_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmpres_zr_reg_1029),19));

    sub_ln1193_1_fu_556_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) - unsigned(sext_ln1193_1_fu_553_p1));
    sub_ln1193_2_fu_573_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) - unsigned(sext_ln1193_2_fu_570_p1));
    sub_ln1193_3_fu_590_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) - unsigned(sext_ln1193_3_fu_587_p1));
    sub_ln1193_4_fu_607_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) - unsigned(sext_ln1193_4_fu_604_p1));
    sub_ln1193_fu_539_p2 <= std_logic_vector(unsigned(ap_const_lv19_400) - unsigned(sext_ln1193_fu_536_p1));
    trunc_ln708_1_fu_429_p4 <= mul_ln1118_1_fu_763_p2(27 downto 10);
    trunc_ln708_2_fu_445_p4 <= mul_ln1118_2_fu_770_p2(27 downto 10);
    trunc_ln708_3_fu_461_p4 <= mul_ln1118_3_fu_777_p2(27 downto 10);
    trunc_ln708_4_fu_477_p4 <= mul_ln1118_4_fu_784_p2(27 downto 10);
    trunc_ln_fu_413_p4 <= mul_ln1118_fu_756_p2(27 downto 10);
end behav;
