<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>eSolid - Real-Time Kernel: cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="eSolid-logo_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">eSolid - Real-Time Kernel
   &#160;<span id="projectnumber">1.0BetaR02</span>
   </div>
   <div id="projectbrief">Event Based System</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cpu_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface of CPU port - Template.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="compiler_8h_source.html">arch/compiler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="cpu__cfg_8h_source.html">arch/cpu_cfg.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="kernel__cfg_8h_source.html">kernel_cfg.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for cpu.h:</div>
<div class="dyncontent">
<div class="center"><img src="cpu_8h__incl.png" border="0" usemap="#cpu_8h" alt=""/></div>
<map name="cpu_8h" id="cpu_8h">
<area shape="rect" id="node2" href="compiler_8h.html" title="Interface of Compiler port &#45; Template. " alt="" coords="27,80,137,107"/><area shape="rect" id="node5" href="cpu__cfg_8h.html" title="Configuration of CPU port &#45; Template. " alt="" coords="162,80,269,107"/><area shape="rect" id="node6" href="kernel__cfg_8h.html" title="Configuration of Kernel &#45; Template. " alt="" coords="295,80,388,107"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="cpu_8h__dep__incl.png" border="0" usemap="#cpu_8hdep" alt=""/></div>
<map name="cpu_8hdep" id="cpu_8hdep">
<area shape="rect" id="node2" href="kernel_8h.html" title="Main kernel interface. " alt="" coords="126,155,193,181"/><area shape="rect" id="node6" href="bitop_8h.html" title="General purpose bit operations. " alt="" coords="164,80,225,107"/><area shape="rect" id="node7" href="dbg_8c.html" title="Implementation of Debug module. " alt="" coords="250,80,304,107"/><area shape="rect" id="node3" href="semaphore_8h.html" title="Interface of semaphore. " alt="" coords="5,229,101,256"/><area shape="rect" id="node4" href="kernel_8c.html" title="Implementation of kernel port independent code. " alt="" coords="126,229,193,256"/><area shape="rect" id="node5" href="cpu_8c.html" title="Implementation of CPU port &#45; Template. " alt="" coords="218,229,272,256"/></map>
</div>
</div>
<p><a href="cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structportStck.html">portStck</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack structure used for stack declaration in order to force the alignment Alignment of stack structure.  <a href="structportStck.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structportCtx.html">portCtx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port context structure.  <a href="structportCtx.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Port constants</div></td></tr>
<tr class="memitem:ga94f9e2f68916ed411c14b60ebf2fe79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga94f9e2f68916ed411c14b60ebf2fe79a">PORT_DEF_DATA_WIDTH</a>&#160;&#160;&#160;8u</td></tr>
<tr class="memdesc:ga94f9e2f68916ed411c14b60ebf2fe79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro specifies the bit width of atomic data type portReg_T.  <a href="group__template__cpu__intf.html#ga94f9e2f68916ed411c14b60ebf2fe79a">More...</a><br/></td></tr>
<tr class="separator:ga94f9e2f68916ed411c14b60ebf2fe79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace74a9ab1eb5ab018bd8a8850696cdb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gace74a9ab1eb5ab018bd8a8850696cdb7">PORT_DEF_DATA_ALIGNMENT</a>&#160;&#160;&#160;1u</td></tr>
<tr class="memdesc:gace74a9ab1eb5ab018bd8a8850696cdb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines required data alignment in bytes.  <a href="group__template__cpu__intf.html#gace74a9ab1eb5ab018bd8a8850696cdb7">More...</a><br/></td></tr>
<tr class="separator:gace74a9ab1eb5ab018bd8a8850696cdb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bd14c990686d81c1e06bcd1791a8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga54bd14c990686d81c1e06bcd1791a8d7">PORT_DEF_MAX_ISR_PRIO</a>&#160;&#160;&#160;(<a class="el" href="group__template__cpu__cfg.html#ga8abe1fb72026056f261164fafd3ba9f6">PORT_CFG_MAX_ISR_PRIO</a>)</td></tr>
<tr class="memdesc:ga54bd14c990686d81c1e06bcd1791a8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines maximum interrupt priority which can use kernel services.  <a href="group__template__cpu__intf.html#ga54bd14c990686d81c1e06bcd1791a8d7">More...</a><br/></td></tr>
<tr class="separator:ga54bd14c990686d81c1e06bcd1791a8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a629fee11006b5b0b97f7cb7176efd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga5a629fee11006b5b0b97f7cb7176efd4">PORT_DEF_STCK_MINSIZE</a>&#160;&#160;&#160;(sizeof(struct <a class="el" href="structportCtx.html">portCtx</a>) / sizeof(<a class="el" href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">portReg_T</a>))</td></tr>
<tr class="memdesc:ga5a629fee11006b5b0b97f7cb7176efd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro specifies the minimal size of the thread stack.  <a href="group__template__cpu__intf.html#ga5a629fee11006b5b0b97f7cb7176efd4">More...</a><br/></td></tr>
<tr class="separator:ga5a629fee11006b5b0b97f7cb7176efd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">System timer constants</div></td></tr>
<tr class="memitem:ga9b9c4658370f93af1dc12ff6fda1f747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga9b9c4658370f93af1dc12ff6fda1f747">PORT_DEF_SYSTMR_ONE_TICK</a>&#160;&#160;&#160;(CFG_SYSTMR_CLOCK_FREQUENCY / <a class="el" href="group__template__kern__cfg.html#ga4e46164ae5a37bfc54c67b6f01d93eb1">CFG_SYSTMR_EVENT_FREQUENCY</a>)</td></tr>
<tr class="memdesc:ga9b9c4658370f93af1dc12ff6fda1f747"><td class="mdescLeft">&#160;</td><td class="mdescRight">System timer reload value for one tick.  <a href="group__template__cpu__intf.html#ga9b9c4658370f93af1dc12ff6fda1f747">More...</a><br/></td></tr>
<tr class="separator:ga9b9c4658370f93af1dc12ff6fda1f747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4b8b0c2d2a3348d14c7c6190e99e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga6a4b8b0c2d2a3348d14c7c6190e99e31">PORT_DEF_SYSTMR_MAX_TICKS</a>&#160;&#160;&#160;(<a class="el" href="group__template__family__cfg.html#gaed6437f330e7be6f8d5a04a19cbe8776">CPU_DEF_SYSTMR_MAX_VAL</a> / <a class="el" href="group__template__cpu__intf.html#ga9b9c4658370f93af1dc12ff6fda1f747">PORT_DEF_SYSTMR_ONE_TICK</a>)</td></tr>
<tr class="memdesc:ga6a4b8b0c2d2a3348d14c7c6190e99e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of ticks without overflowing the system timer.  <a href="group__template__cpu__intf.html#ga6a4b8b0c2d2a3348d14c7c6190e99e31">More...</a><br/></td></tr>
<tr class="separator:ga6a4b8b0c2d2a3348d14c7c6190e99e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e15dd16b285b0feb6e225b0834ad10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga96e15dd16b285b0feb6e225b0834ad10">PORT_DEF_SYSTMR_WAKEUP_TH_VAL</a>&#160;&#160;&#160;600u</td></tr>
<tr class="memdesc:ga96e15dd16b285b0feb6e225b0834ad10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold system timer value for new tick.  <a href="group__template__cpu__intf.html#ga96e15dd16b285b0feb6e225b0834ad10">More...</a><br/></td></tr>
<tr class="separator:ga96e15dd16b285b0feb6e225b0834ad10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Kernel threads port dependent settings</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Kernel uses several threads for system management. This section defines port dependent settings for the threads. </p>
</div></td></tr>
<tr class="memitem:gabaa296d76c28043a60531ad8ed81504b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gabaa296d76c28043a60531ad8ed81504b">PORT_DEF_KVTMR_STCK_SIZE</a>&#160;&#160;&#160;40u</td></tr>
<tr class="memdesc:gabaa296d76c28043a60531ad8ed81504b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel Virtual Timer Thread stack size.  <a href="group__template__cpu__intf.html#gabaa296d76c28043a60531ad8ed81504b">More...</a><br/></td></tr>
<tr class="separator:gabaa296d76c28043a60531ad8ed81504b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d47ffb78c3755575e66821b3a72a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga31d47ffb78c3755575e66821b3a72a62">PORT_DEF_KIDLE_STCK_SIZE</a>&#160;&#160;&#160;40u</td></tr>
<tr class="memdesc:ga31d47ffb78c3755575e66821b3a72a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel Idle Thread stack size.  <a href="group__template__cpu__intf.html#ga31d47ffb78c3755575e66821b3a72a62">More...</a><br/></td></tr>
<tr class="separator:ga31d47ffb78c3755575e66821b3a72a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt management</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PORT_ISR_... macros are used by esKernIsrEnter() and esKernIsrExit() functions. They are used to keep the current level of ISR nesting. Scheduler should be invoked only from the last ISR that is executing. </p>
</div></td></tr>
<tr class="memitem:ga5419ad6790aa74c8bc670237f4f9792c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga5419ad6790aa74c8bc670237f4f9792c">PORT_INT_ENABLE</a>()</td></tr>
<tr class="memdesc:ga5419ad6790aa74c8bc670237f4f9792c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Enable interrupt sources.  <a href="group__template__cpu__intf.html#ga5419ad6790aa74c8bc670237f4f9792c">More...</a><br/></td></tr>
<tr class="separator:ga5419ad6790aa74c8bc670237f4f9792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a0b0b3d8a130a8d8283be5bba057d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gac73a0b0b3d8a130a8d8283be5bba057d">PORT_INT_DISABLE</a>()</td></tr>
<tr class="memdesc:gac73a0b0b3d8a130a8d8283be5bba057d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Disable all interrupt sources.  <a href="group__template__cpu__intf.html#gac73a0b0b3d8a130a8d8283be5bba057d">More...</a><br/></td></tr>
<tr class="separator:gac73a0b0b3d8a130a8d8283be5bba057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef714a3cbef7493876ce0db1ca3b7752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gaef714a3cbef7493876ce0db1ca3b7752">PORT_INT_PRIO_SET</a>(prio)</td></tr>
<tr class="memdesc:gaef714a3cbef7493876ce0db1ca3b7752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt priority mask.  <a href="group__template__cpu__intf.html#gaef714a3cbef7493876ce0db1ca3b7752">More...</a><br/></td></tr>
<tr class="separator:gaef714a3cbef7493876ce0db1ca3b7752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14788ec3924ab88d0c30cf111d1f961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gaf14788ec3924ab88d0c30cf111d1f961">PORT_INT_PRIO_GET</a>(prio)</td></tr>
<tr class="memdesc:gaf14788ec3924ab88d0c30cf111d1f961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current interrupt priority mask.  <a href="group__template__cpu__intf.html#gaf14788ec3924ab88d0c30cf111d1f961">More...</a><br/></td></tr>
<tr class="separator:gaf14788ec3924ab88d0c30cf111d1f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60a2367e9911a383e1c6fe58b4e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga85a60a2367e9911a383e1c6fe58b4e2c">PORT_INT_PRIO_REPLACE</a>(oldPrio, newPrio)</td></tr>
<tr class="memdesc:ga85a60a2367e9911a383e1c6fe58b4e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current and set new interrupt priority mask.  <a href="group__template__cpu__intf.html#ga85a60a2367e9911a383e1c6fe58b4e2c">More...</a><br/></td></tr>
<tr class="separator:ga85a60a2367e9911a383e1c6fe58b4e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccad9298c874b29753b318d4f900cb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gaccad9298c874b29753b318d4f900cb75">PORT_ISR_ENTER</a>()</td></tr>
<tr class="memdesc:gaccad9298c874b29753b318d4f900cb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter ISR. Increment PortIsrNesting variable to keep track of ISR nesting.  <a href="group__template__cpu__intf.html#gaccad9298c874b29753b318d4f900cb75">More...</a><br/></td></tr>
<tr class="separator:gaccad9298c874b29753b318d4f900cb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267c312d7321e9361b454f4274bbc087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga267c312d7321e9361b454f4274bbc087">PORT_ISR_EXIT</a>()</td></tr>
<tr class="memdesc:ga267c312d7321e9361b454f4274bbc087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit ISR. Decrement PortIsrNesting variable to keep track of ISR nesting.  <a href="group__template__cpu__intf.html#ga267c312d7321e9361b454f4274bbc087">More...</a><br/></td></tr>
<tr class="separator:ga267c312d7321e9361b454f4274bbc087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0ea20c8e1f6b9751f51916da8e2aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga6c0ea20c8e1f6b9751f51916da8e2aee">PORT_ISR_IS_LAST</a>()&#160;&#160;&#160;(0u == PortIsrNesting ? TRUE : FALSE)</td></tr>
<tr class="memdesc:ga6c0ea20c8e1f6b9751f51916da8e2aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">If isrNesting variable is zero then the last ISR is executing and scheduler should be invoked.  <a href="group__template__cpu__intf.html#ga6c0ea20c8e1f6b9751f51916da8e2aee">More...</a><br/></td></tr>
<tr class="separator:ga6c0ea20c8e1f6b9751f51916da8e2aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">System timer management</div></td></tr>
<tr class="memitem:ga2174da5f10720a244c612252cad024d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga2174da5f10720a244c612252cad024d4">PORT_SYSTMR_INIT</a>(val)</td></tr>
<tr class="memdesc:ga2174da5f10720a244c612252cad024d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize system timer and associated interrupt.  <a href="group__template__cpu__intf.html#ga2174da5f10720a244c612252cad024d4">More...</a><br/></td></tr>
<tr class="separator:ga2174da5f10720a244c612252cad024d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da245ecf0f472f0e749fb360d1dd056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga9da245ecf0f472f0e749fb360d1dd056">PORT_SYSTMR_TERM</a>()</td></tr>
<tr class="memdesc:ga9da245ecf0f472f0e749fb360d1dd056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the timer if it is running and disable associated interrupt.  <a href="group__template__cpu__intf.html#ga9da245ecf0f472f0e749fb360d1dd056">More...</a><br/></td></tr>
<tr class="separator:ga9da245ecf0f472f0e749fb360d1dd056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b9eebb96ac28f7e84b94602d3b971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga148b9eebb96ac28f7e84b94602d3b971">PORT_SYSTMR_GET_RVAL</a>()</td></tr>
<tr class="memdesc:ga148b9eebb96ac28f7e84b94602d3b971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get system timer reload value.  <a href="group__template__cpu__intf.html#ga148b9eebb96ac28f7e84b94602d3b971">More...</a><br/></td></tr>
<tr class="separator:ga148b9eebb96ac28f7e84b94602d3b971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf78b07f0013cd7a1d06b258e37016e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gacf78b07f0013cd7a1d06b258e37016e3">PORT_SYSTMR_GET_CVAL</a>()</td></tr>
<tr class="memdesc:gacf78b07f0013cd7a1d06b258e37016e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get system timer current value.  <a href="group__template__cpu__intf.html#gacf78b07f0013cd7a1d06b258e37016e3">More...</a><br/></td></tr>
<tr class="separator:gacf78b07f0013cd7a1d06b258e37016e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978c719faf8d3026aa9714561e8cd522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga978c719faf8d3026aa9714561e8cd522">PORT_SYSTMR_RLD</a>(val)</td></tr>
<tr class="memdesc:ga978c719faf8d3026aa9714561e8cd522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reload the system timer with specified number.  <a href="group__template__cpu__intf.html#ga978c719faf8d3026aa9714561e8cd522">More...</a><br/></td></tr>
<tr class="separator:ga978c719faf8d3026aa9714561e8cd522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566d86ffb8459153b9bc95a7d9dfb8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga566d86ffb8459153b9bc95a7d9dfb8ca">PORT_SYSTMR_ENABLE</a>()</td></tr>
<tr class="memdesc:ga566d86ffb8459153b9bc95a7d9dfb8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the system timer.  <a href="group__template__cpu__intf.html#ga566d86ffb8459153b9bc95a7d9dfb8ca">More...</a><br/></td></tr>
<tr class="separator:ga566d86ffb8459153b9bc95a7d9dfb8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a361d660165aff766184242c274fe40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga2a361d660165aff766184242c274fe40">PORT_SYSTMR_DISABLE</a>()</td></tr>
<tr class="memdesc:ga2a361d660165aff766184242c274fe40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the system timer.  <a href="group__template__cpu__intf.html#ga2a361d660165aff766184242c274fe40">More...</a><br/></td></tr>
<tr class="separator:ga2a361d660165aff766184242c274fe40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3863363d274eeebcf2ad0a3887068e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga3863363d274eeebcf2ad0a3887068e87">PORT_SYSTMR_ISR_ENABLE</a>()</td></tr>
<tr class="memdesc:ga3863363d274eeebcf2ad0a3887068e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the system timer interrupt.  <a href="group__template__cpu__intf.html#ga3863363d274eeebcf2ad0a3887068e87">More...</a><br/></td></tr>
<tr class="separator:ga3863363d274eeebcf2ad0a3887068e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2054b84d008e800a13b0e25f93e2dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gac2054b84d008e800a13b0e25f93e2dd9">PORT_SYSTMR_ISR_DISABLE</a>()</td></tr>
<tr class="memdesc:gac2054b84d008e800a13b0e25f93e2dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the system timer interrupt.  <a href="group__template__cpu__intf.html#gac2054b84d008e800a13b0e25f93e2dd9">More...</a><br/></td></tr>
<tr class="separator:gac2054b84d008e800a13b0e25f93e2dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Scheduler bit operations support</div></td></tr>
<tr class="memitem:gad77a6570361843fdf0aafde890682a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gad77a6570361843fdf0aafde890682a9a">PORT_BIT_FIND_LAST_SET</a>(val)&#160;&#160;&#160;<a class="el" href="group__template__cpu__impl.html#ga9d0c9dd1722f6025086dcd437c1cd2b5">portFindLastSet</a>(val)</td></tr>
<tr class="memdesc:gad77a6570361843fdf0aafde890682a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find last set bit in a word.  <a href="group__template__cpu__intf.html#gad77a6570361843fdf0aafde890682a9a">More...</a><br/></td></tr>
<tr class="separator:gad77a6570361843fdf0aafde890682a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e9e677828a5a45989ba97e7f5b68ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gac2e9e677828a5a45989ba97e7f5b68ea">PORT_BIT_PWR2</a>(pwr)&#160;&#160;&#160;(1U &lt;&lt; (pwr))</td></tr>
<tr class="memdesc:gac2e9e677828a5a45989ba97e7f5b68ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro: calculate 2^pwr expression.  <a href="group__template__cpu__intf.html#gac2e9e677828a5a45989ba97e7f5b68ea">More...</a><br/></td></tr>
<tr class="separator:gac2e9e677828a5a45989ba97e7f5b68ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">General port macros</div></td></tr>
<tr class="memitem:gac9622b857ad35f73ae92a44a9d0f717c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gac9622b857ad35f73ae92a44a9d0f717c">PORT_INIT_EARLY</a>()</td></tr>
<tr class="memdesc:gac9622b857ad35f73ae92a44a9d0f717c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Early port initialization.  <a href="group__template__cpu__intf.html#gac9622b857ad35f73ae92a44a9d0f717c">More...</a><br/></td></tr>
<tr class="separator:gac9622b857ad35f73ae92a44a9d0f717c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da077bab2264b11c4107f0bef279b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga0da077bab2264b11c4107f0bef279b86">PORT_INIT</a>()</td></tr>
<tr class="memdesc:ga0da077bab2264b11c4107f0bef279b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port initialization.  <a href="group__template__cpu__intf.html#ga0da077bab2264b11c4107f0bef279b86">More...</a><br/></td></tr>
<tr class="separator:ga0da077bab2264b11c4107f0bef279b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfda2e0a8029092d0377640ba228b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga8bfda2e0a8029092d0377640ba228b6d">PORT_INIT_LATE</a>()</td></tr>
<tr class="memdesc:ga8bfda2e0a8029092d0377640ba228b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Late port initialization.  <a href="group__template__cpu__intf.html#ga8bfda2e0a8029092d0377640ba228b6d">More...</a><br/></td></tr>
<tr class="separator:ga8bfda2e0a8029092d0377640ba228b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a39b200d6e6806896ba45a9c3a9d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gab2a39b200d6e6806896ba45a9c3a9d1e">PORT_TERM</a>()</td></tr>
<tr class="memdesc:gab2a39b200d6e6806896ba45a9c3a9d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Terminate port.  <a href="group__template__cpu__intf.html#gab2a39b200d6e6806896ba45a9c3a9d1e">More...</a><br/></td></tr>
<tr class="separator:gab2a39b200d6e6806896ba45a9c3a9d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3a46e89d327fbaf5c122fe23877b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gacb3a46e89d327fbaf5c122fe23877b24">PORT_STCK_SIZE</a>(size)</td></tr>
<tr class="memdesc:gacb3a46e89d327fbaf5c122fe23877b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the stack size.  <a href="group__template__cpu__intf.html#gacb3a46e89d327fbaf5c122fe23877b24">More...</a><br/></td></tr>
<tr class="separator:gacb3a46e89d327fbaf5c122fe23877b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad699a79233d442ae90a69c113e314542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gad699a79233d442ae90a69c113e314542">PORT_CRITICAL_EXIT_SLEEP</a>()&#160;&#160;&#160;portIntSetSleepEnter_(intStatus_)</td></tr>
<tr class="memdesc:gad699a79233d442ae90a69c113e314542"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit critical section and enter sleep state.  <a href="group__template__cpu__intf.html#gad699a79233d442ae90a69c113e314542">More...</a><br/></td></tr>
<tr class="separator:gad699a79233d442ae90a69c113e314542"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga99980ab56ce9857e7380210d12e3d41f"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">portReg_T</a></td></tr>
<tr class="memdesc:ga99980ab56ce9857e7380210d12e3d41f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type which corresponds to the general purpose register.  <a href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">More...</a><br/></td></tr>
<tr class="separator:ga99980ab56ce9857e7380210d12e3d41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cc91970e3e05fe4210440c068d3f4a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structportStck.html">portStck</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga13cc91970e3e05fe4210440c068d3f4a">portStck_T</a></td></tr>
<tr class="memdesc:ga13cc91970e3e05fe4210440c068d3f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack type.  <a href="group__template__cpu__intf.html#ga13cc91970e3e05fe4210440c068d3f4a">More...</a><br/></td></tr>
<tr class="separator:ga13cc91970e3e05fe4210440c068d3f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Scheduler support</div></td></tr>
<tr><td colspan="2"><div class="groupText"><dl class="section note"><dt>Note</dt><dd>These functions are extensively used by the scheduler and therefore they should be optimized for the architecture being used. </dd></dl>
</div></td></tr>
<tr class="memitem:ga9d0c9dd1722f6025086dcd437c1cd2b5"><td class="memItemLeft" align="right" valign="top">uint_fast8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga9d0c9dd1722f6025086dcd437c1cd2b5">portFindLastSet</a> (<a class="el" href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">portReg_T</a> val)</td></tr>
<tr class="memdesc:ga9d0c9dd1722f6025086dcd437c1cd2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find last set bit in a word.  <a href="group__template__cpu__intf.html#ga9d0c9dd1722f6025086dcd437c1cd2b5">More...</a><br/></td></tr>
<tr class="separator:ga9d0c9dd1722f6025086dcd437c1cd2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab0ad3c664e66a9a334daa4109c14e585"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">portReg_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gab0ad3c664e66a9a334daa4109c14e585">PortIsrNesting</a></td></tr>
<tr class="memdesc:gab0ad3c664e66a9a334daa4109c14e585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Variable to keep track of ISR nesting.  <a href="group__template__cpu__intf.html#gab0ad3c664e66a9a334daa4109c14e585">More...</a><br/></td></tr>
<tr class="separator:gab0ad3c664e66a9a334daa4109c14e585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b2af2d2db913d66f3cfba16b8e8a57"><td class="memItemLeft" align="right" valign="top">const PORT_C_ROM <a class="el" href="group__template__cpu__intf.html#ga99980ab56ce9857e7380210d12e3d41f">portReg_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga15b2af2d2db913d66f3cfba16b8e8a57">Pwr2LKP</a> [<a class="el" href="group__template__cpu__intf.html#ga94f9e2f68916ed411c14b60ebf2fe79a">PORT_DEF_DATA_WIDTH</a>]</td></tr>
<tr class="memdesc:ga15b2af2d2db913d66f3cfba16b8e8a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look up table for: 2^n expression.  <a href="group__template__cpu__intf.html#ga15b2af2d2db913d66f3cfba16b8e8a57">More...</a><br/></td></tr>
<tr class="separator:ga15b2af2d2db913d66f3cfba16b8e8a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Dispatcher context switching</h2></td></tr>
<tr class="memitem:ga80d15a56d61c9d4e786e52006ff4ac43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga80d15a56d61c9d4e786e52006ff4ac43">PORT_CTX_INIT</a>(stck, stackSize, thread, arg)</td></tr>
<tr class="memdesc:ga80d15a56d61c9d4e786e52006ff4ac43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the thread context.  <a href="group__template__cpu__intf.html#ga80d15a56d61c9d4e786e52006ff4ac43">More...</a><br/></td></tr>
<tr class="separator:ga80d15a56d61c9d4e786e52006ff4ac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a3b72a7f2065922811f0d6dedda01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga50a3b72a7f2065922811f0d6dedda01a">PORT_CTX_SW</a>()</td></tr>
<tr class="memdesc:ga50a3b72a7f2065922811f0d6dedda01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do the context switch - invoked from API level.  <a href="group__template__cpu__intf.html#ga50a3b72a7f2065922811f0d6dedda01a">More...</a><br/></td></tr>
<tr class="separator:ga50a3b72a7f2065922811f0d6dedda01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bba8f9c5a2f38fd7c63b9d2320e511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga20bba8f9c5a2f38fd7c63b9d2320e511">PORT_CTX_SW_ISR</a>()</td></tr>
<tr class="memdesc:ga20bba8f9c5a2f38fd7c63b9d2320e511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do the context switch - invoked from ISR level.  <a href="group__template__cpu__intf.html#ga20bba8f9c5a2f38fd7c63b9d2320e511">More...</a><br/></td></tr>
<tr class="separator:ga20bba8f9c5a2f38fd7c63b9d2320e511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58056289ebeda87723f99f5431c6239e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#ga58056289ebeda87723f99f5431c6239e">PORT_CTX_SW_START</a>()</td></tr>
<tr class="memdesc:ga58056289ebeda87723f99f5431c6239e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the first thread.  <a href="group__template__cpu__intf.html#ga58056289ebeda87723f99f5431c6239e">More...</a><br/></td></tr>
<tr class="separator:ga58056289ebeda87723f99f5431c6239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097ec2ead487892969bcd2806539822"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__template__cpu__intf.html#gaa097ec2ead487892969bcd2806539822">portCtxInit</a> (void *stck, size_t stckSize, void(*fn)(void *), void *arg)</td></tr>
<tr class="memdesc:gaa097ec2ead487892969bcd2806539822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the thread context.  <a href="group__template__cpu__intf.html#gaa097ec2ead487892969bcd2806539822">More...</a><br/></td></tr>
<tr class="separator:gaa097ec2ead487892969bcd2806539822"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface of CPU port - Template. </p>
<dl class="section author"><dt>Author</dt><dd>Nenad Radulovic </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5dcb426c2a26785a9186e5a750ea9ecc.html">template</a></li><li class="navelem"><a class="el" href="dir_3c291e347ba3a838a1b5fb117ce659dd.html">generic</a></li><li class="navelem"><a class="el" href="dir_d3796dece4cd703eae2c0cb246618fc0.html">_port_</a></li><li class="navelem"><a class="el" href="dir_c264374e925ab6122fef0d5b41a5c5af.html">_cpu_</a></li><li class="navelem"><a class="el" href="dir_42697db81fb3204dbc4d298b1bba76ec.html">arch</a></li><li class="navelem"><a class="el" href="cpu_8h.html">cpu.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
