============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 15 2024  12:13:22 pm
  Module:                 aska_dig
  Operating conditions:   slow_3_00V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (53 ps) Late External Delay Assertion at pin down_switches[0]
          Group: CLK
     Startpoint: (R) npg1_phase_down_state_reg/C
          Clock: (R) CLK
       Endpoint: (R) down_switches[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)     2000 (I) 
           Arrival:=   20000         2000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    2000                  
     Required Time:=    8000                  
      Launch Clock:-    2000                  
         Data Path:-    5947                  
             Slack:=      53                  

Exceptions/Constraints:
  output_delay            10000            ou_del_63_1 

#--------------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge    Cell      Fanout  Load  Trans Delay Arrival Instance 
#                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  npg1_phase_down_state_reg/C -       -     R     (arrival)      322      -     0     0    2000    (-,-) 
  npg1_phase_down_state_reg/Q -       C->Q  R     DFRRQJI3VX1     17   80.4   762  1298    3298    (-,-) 
  g11901__6260/Q              -       AN->Q R     NO2I1JI3VX1      8   37.0   738   753    4051    (-,-) 
  g11871/Q                    -       A->Q  R     BUJI3VX2        14   76.8   351   517    4568    (-,-) 
  g11862/Q                    -       A->Q  F     INJI3VX2        32  223.7  1286  1104    5672    (-,-) 
  g11760__1666/Q              -       A->Q  R     ON21JI3VX4       1 1000.4  2145  2268    7940    (-,-) 
  down_switches[0]            <<<     -     R     (port)           -      -     -     7    7947    (-,-) 
#--------------------------------------------------------------------------------------------------------

