{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478542148112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478542148122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 13:09:07 2016 " "Processing started: Mon Nov 07 13:09:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478542148122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478542148122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7Part2 -c Lab7Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7Part2 -c Lab7Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478542148122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478542148432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478542148432 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab7Part2.v(85) " "Verilog HDL Module Instantiation warning at Lab7Part2.v(85): ignored dangling comma in List of Port Connections" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1478542156195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7part2.v 3 3 " "Found 3 design units, including 3 entities, in source file lab7part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7Part2 " "Found entity 1: Lab7Part2" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478542156195 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478542156195 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478542156195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478542156195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7Part2 " "Elaborating entity \"Lab7Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478542156225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "Lab7Part2.v" "c0" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478542156265 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab7Part2.v(140) " "Verilog HDL Case Statement warning at Lab7Part2.v(140): incomplete case statement has no default case item" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1478542156265 "|Lab7Part2|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab7Part2.v(140) " "Verilog HDL Case Statement information at Lab7Part2.v(140): all case item expressions in this case statement are onehot" {  } { { "Lab7Part2.v" "" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1478542156265 "|Lab7Part2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "Lab7Part2.v" "d0" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478542156305 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Lab7Part2.v" "VGA" { Text "W:/ECE241/Lab7/Lab7/Lab7Part2.v" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1478542156355 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478542156535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 07 13:09:16 2016 " "Processing ended: Mon Nov 07 13:09:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478542156535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478542156535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478542156535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478542156535 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478542157225 ""}
