# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_lib.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_ShiftRows.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_addition.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_mixColumns.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/aes_encryption_rounds.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/imports/Downloads/aes_encryption_sbox.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/mult_by_2.vhd" \
"../../../../aes_encryption_implementation.srcs/sources_1/new/mult_by_3.vhd" \
"../../../../aes_encryption_implementation.srcs/sim_1/new/aes_encryption_round_tb.vhd" \

# Do not sort compile order
nosort
