#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 10 14:24:46 2022
# Process ID: 50988
# Current directory: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54688 C:\Users\mathi\Desktop\Kandidat\Embedded\Project\cannyProjectFolder\cannyproject\cannyproject.xpr
# Log file: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/vivado.log
# Journal file: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uni/VIVADO/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 843.703 ; gain = 2.945
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {1 239 -436} [get_bd_cells axi_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 124 -369} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_gpio_0/S_AXI" intc_ip "/axi_interconnect_0" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( btns_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_ports btns_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.676 ; gain = 4.258
set_property  ip_repo_paths  C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:testFlow:1.1 testFlow_0
endgroup
set_property location {2 524 -323} [get_bd_cells testFlow_0]
set_property location {1 578 -520} [get_bd_cells testFlow_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins testFlow_0/s_axi_AXILiteS]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</testFlow_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.203 ; gain = 0.000
make_wrapper -files [get_files C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block testFlow_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1293.738 ; gain = 20.160
export_ip_user_files -of_objects [get_files C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 {design_1_processing_system7_0_0_synth_1 design_1_testFlow_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_auto_pc_0_synth_1}
[Thu Nov 10 15:31:18 2011] Launched design_1_processing_system7_0_0_synth_1, design_1_testFlow_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_testFlow_0_0_synth_1: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/design_1_testFlow_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.ip_user_files -ipstatic_source_dir C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.cache/compile_simlib/modelsim} {questa=C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.cache/compile_simlib/questa} {riviera=C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.cache/compile_simlib/riviera} {activehdl=C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 10 15:33:10 2011] Launched synth_1...
Run output will be captured here: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/synth_1/runme.log
[Thu Nov 10 15:33:10 2011] Launched impl_1...
Run output will be captured here: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/impl_1/runme.log
file mkdir C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk
file copy -force C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/impl_1/design_1_wrapper.sysdef C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk -hwspec C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk -hwspec C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk
file copy -force C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.runs/impl_1/design_1_wrapper.sysdef C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk -hwspec C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk -hwspec C:/Users/mathi/Desktop/Kandidat/Embedded/Project/cannyProjectFolder/cannyproject/cannyproject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 15:54:16 2011...
