{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:43 2024 " "Info: Processing started: Sat Dec 21 16:44:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myComputer -c myComputer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myComputer -c myComputer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ir:inst1\|x\[1\] memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 1.649 ns " "Info: Slack time is 1.649 ns for clock \"clk\" between source register \"ir:inst1\|x\[1\]\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "46.08 MHz 21.702 ns " "Info: Fmax is 46.08 MHz (period= 21.702 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.253 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.253 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 12.500 ns " "Info: - Launch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 12.500 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with inverted offset of 12.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.103 ns + Largest " "Info: + Largest clock skew is 0.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.857 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.857 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.04 % ) " "Info: Total cell delay = 1.944 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.913 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[1\] 3 REG LCFF_X19_Y5_N23 12 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N23; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.604 ns - Longest register memory " "Info: - Longest register to memory delay is 10.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[1\] 1 REG LCFF_X19_Y5_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N23; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.624 ns) 1.443 ns reg_group:inst9\|Mux1~0 2 COMB LCCOMB_X20_Y5_N10 1 " "Info: 2: + IC(0.819 ns) + CELL(0.624 ns) = 1.443 ns; Loc. = LCCOMB_X20_Y5_N10; Fanout = 1; COMB Node = 'reg_group:inst9\|Mux1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.206 ns) 3.503 ns reg_group:inst9\|Mux1~1 3 COMB LCCOMB_X19_Y6_N8 5 " "Info: 3: + IC(1.854 ns) + CELL(0.206 ns) = 3.503 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 5; COMB Node = 'reg_group:inst9\|Mux1~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 4.251 ns au:inst11\|Add0~21 4 COMB LCCOMB_X19_Y6_N12 2 " "Info: 4: + IC(0.378 ns) + CELL(0.370 ns) = 4.251 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'au:inst11\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { reg_group:inst9|Mux1~1 au:inst11|Add0~21 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.735 ns) 6.079 ns au:inst11\|Add0~23 5 COMB LCCOMB_X18_Y5_N14 1 " "Info: 5: + IC(1.093 ns) + CELL(0.735 ns) = 6.079 ns; Loc. = LCCOMB_X18_Y5_N14; Fanout = 1; COMB Node = 'au:inst11\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { au:inst11|Add0~21 au:inst11|Add0~23 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.585 ns au:inst11\|Add0~25 6 COMB LCCOMB_X18_Y5_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.585 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; COMB Node = 'au:inst11\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst11|Add0~23 au:inst11|Add0~25 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 7.503 ns inst20\[7\]~29 7 COMB LCCOMB_X19_Y5_N6 2 " "Info: 7: + IC(0.712 ns) + CELL(0.206 ns) = 7.503 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'inst20\[7\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { au:inst11|Add0~25 inst20[7]~29 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 8.561 ns inst20\[7\]~30 8 COMB LCCOMB_X19_Y5_N24 4 " "Info: 8: + IC(0.407 ns) + CELL(0.651 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'inst20\[7\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { inst20[7]~29 inst20[7]~30 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.128 ns) 10.604 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 9 MEM M4K_X23_Y5 1 " "Info: 9: + IC(1.915 ns) + CELL(0.128 ns) = 10.604 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.426 ns ( 32.31 % ) " "Info: Total cell delay = 3.426 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.178 ns ( 67.69 % ) " "Info: Total interconnect delay = 7.178 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 au:inst11|Add0~21 au:inst11|Add0~23 au:inst11|Add0~25 inst20[7]~29 inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { ir:inst1|x[1] {} reg_group:inst9|Mux1~0 {} reg_group:inst9|Mux1~1 {} au:inst11|Add0~21 {} au:inst11|Add0~23 {} au:inst11|Add0~25 {} inst20[7]~29 {} inst20[7]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.819ns 1.854ns 0.378ns 1.093ns 0.000ns 0.712ns 0.407ns 1.915ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.735ns 0.506ns 0.206ns 0.651ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 au:inst11|Add0~21 au:inst11|Add0~23 au:inst11|Add0~25 inst20[7]~29 inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { ir:inst1|x[1] {} reg_group:inst9|Mux1~0 {} reg_group:inst9|Mux1~1 {} au:inst11|Add0~21 {} au:inst11|Add0~23 {} au:inst11|Add0~25 {} inst20[7]~29 {} inst20[7]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.819ns 1.854ns 0.378ns 1.093ns 0.000ns 0.712ns 0.407ns 1.915ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.735ns 0.506ns 0.206ns 0.651ns 0.128ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register counter4:inst2\|74161:inst\|f74161:sub\|87 register counter4:inst2\|74161:inst\|f74161:sub\|87 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"counter4:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"counter4:inst2\|74161:inst\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X12_Y11_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter4:inst2\|74161:inst\|f74161:sub\|87~0 2 COMB LCCOMB_X12_Y11_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y11_N26; Fanout = 1; COMB Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 {} counter4:inst2|74161:inst|f74161:sub|87~0 {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 {} counter4:inst2|74161:inst|f74161:sub|87~0 {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst9\|R3\[0\] input\[0\] clk 9.974 ns register " "Info: tsu for register \"reg_group:inst9\|R3\[0\]\" (data pin = \"input\[0\]\", clock pin = \"clk\") is 9.974 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.755 ns + Longest pin register " "Info: + Longest pin to register delay is 12.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[0\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.594 ns) + CELL(0.616 ns) 8.154 ns inst20\[0\]~31 2 COMB LCCOMB_X19_Y5_N0 1 " "Info: 2: + IC(6.594 ns) + CELL(0.616 ns) = 8.154 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 1; COMB Node = 'inst20\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { input[0] inst20[0]~31 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 8.723 ns inst20\[0\]~33 3 COMB LCCOMB_X19_Y5_N4 2 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.723 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'inst20\[0\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { inst20[0]~31 inst20[0]~33 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 9.715 ns inst20\[0\]~34 4 COMB LCCOMB_X19_Y5_N30 4 " "Info: 4: + IC(0.368 ns) + CELL(0.624 ns) = 9.715 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 4; COMB Node = 'inst20\[0\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { inst20[0]~33 inst20[0]~34 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.370 ns) 10.802 ns mux2_1:inst10\|y\[0\]~9 5 COMB LCCOMB_X20_Y5_N26 4 " "Info: 5: + IC(0.717 ns) + CELL(0.370 ns) = 10.802 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[0\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { inst20[0]~34 mux2_1:inst10|y[0]~9 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.370 ns) 12.647 ns reg_group:inst9\|R3\[0\]~1 6 COMB LCCOMB_X19_Y6_N10 1 " "Info: 6: + IC(1.475 ns) + CELL(0.370 ns) = 12.647 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 1; COMB Node = 'reg_group:inst9\|R3\[0\]~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.755 ns reg_group:inst9\|R3\[0\] 7 REG LCFF_X19_Y6_N11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 12.755 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'reg_group:inst9\|R3\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.238 ns ( 25.39 % ) " "Info: Total cell delay = 3.238 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.517 ns ( 74.61 % ) " "Info: Total interconnect delay = 9.517 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.755 ns" { input[0] inst20[0]~31 inst20[0]~33 inst20[0]~34 mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.755 ns" { input[0] {} input[0]~combout {} inst20[0]~31 {} inst20[0]~33 {} inst20[0]~34 {} mux2_1:inst10|y[0]~9 {} reg_group:inst9|R3[0]~1 {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 6.594ns 0.363ns 0.368ns 0.717ns 1.475ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.206ns 0.624ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.741 ns reg_group:inst9\|R3\[0\] 3 REG LCFF_X19_Y6_N11 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'reg_group:inst9\|R3\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.79 % ) " "Info: Total cell delay = 1.776 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.21 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.755 ns" { input[0] inst20[0]~31 inst20[0]~33 inst20[0]~34 mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.755 ns" { input[0] {} input[0]~combout {} inst20[0]~31 {} inst20[0]~33 {} inst20[0]~34 {} mux2_1:inst10|y[0]~9 {} reg_group:inst9|R3[0]~1 {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 6.594ns 0.363ns 0.368ns 0.717ns 1.475ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.206ns 0.624ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qg ir:inst1\|x\[0\] 21.998 ns register " "Info: tco from clock \"clk\" to destination pin \"qg\" through register \"ir:inst1\|x\[0\]\" is 21.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[0\] 3 REG LCFF_X19_Y5_N13 12 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N13; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.940 ns + Longest register pin " "Info: + Longest register to pin delay is 18.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[0\] 1 REG LCFF_X19_Y5_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N13; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.366 ns) 1.540 ns reg_group:inst9\|Mux7~0 2 COMB LCCOMB_X17_Y5_N2 1 " "Info: 2: + IC(1.174 ns) + CELL(0.366 ns) = 1.540 ns; Loc. = LCCOMB_X17_Y5_N2; Fanout = 1; COMB Node = 'reg_group:inst9\|Mux7~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.651 ns) 2.894 ns reg_group:inst9\|Mux7~1 3 COMB LCCOMB_X18_Y5_N28 5 " "Info: 3: + IC(0.703 ns) + CELL(0.651 ns) = 2.894 ns; Loc. = LCCOMB_X18_Y5_N28; Fanout = 5; COMB Node = 'reg_group:inst9\|Mux7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.623 ns) 3.895 ns au:inst11\|Add0~2 4 COMB LCCOMB_X18_Y5_N30 2 " "Info: 4: + IC(0.378 ns) + CELL(0.623 ns) = 3.895 ns; Loc. = LCCOMB_X18_Y5_N30; Fanout = 2; COMB Node = 'au:inst11\|Add0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { reg_group:inst9|Mux7~1 au:inst11|Add0~2 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.596 ns) 4.863 ns au:inst11\|Add0~6 5 COMB LCCOMB_X18_Y5_N2 2 " "Info: 5: + IC(0.372 ns) + CELL(0.596 ns) = 4.863 ns; Loc. = LCCOMB_X18_Y5_N2; Fanout = 2; COMB Node = 'au:inst11\|Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { au:inst11|Add0~2 au:inst11|Add0~6 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.949 ns au:inst11\|Add0~8 6 COMB LCCOMB_X18_Y5_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.949 ns; Loc. = LCCOMB_X18_Y5_N4; Fanout = 2; COMB Node = 'au:inst11\|Add0~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~6 au:inst11|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.035 ns au:inst11\|Add0~14 7 COMB LCCOMB_X18_Y5_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.035 ns; Loc. = LCCOMB_X18_Y5_N6; Fanout = 2; COMB Node = 'au:inst11\|Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~8 au:inst11|Add0~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.121 ns au:inst11\|Add0~16 8 COMB LCCOMB_X18_Y5_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.121 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 2; COMB Node = 'au:inst11\|Add0~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~14 au:inst11|Add0~16 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.627 ns au:inst11\|Add0~17 9 COMB LCCOMB_X18_Y5_N10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; COMB Node = 'au:inst11\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst11|Add0~16 au:inst11|Add0~17 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.370 ns) 7.019 ns inst20\[4\]~36 10 COMB LCCOMB_X22_Y5_N18 1 " "Info: 10: + IC(1.022 ns) + CELL(0.370 ns) = 7.019 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 1; COMB Node = 'inst20\[4\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { au:inst11|Add0~17 inst20[4]~36 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 7.585 ns inst20\[4\]~37 11 COMB LCCOMB_X22_Y5_N28 2 " "Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 7.585 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 2; COMB Node = 'inst20\[4\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst20[4]~36 inst20[4]~37 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.159 ns inst20\[4\]~38 12 COMB LCCOMB_X22_Y5_N16 4 " "Info: 12: + IC(0.368 ns) + CELL(0.206 ns) = 8.159 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 4; COMB Node = 'inst20\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst20[4]~37 inst20[4]~38 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.370 ns) 10.369 ns mux4_3_1:inst3\|dout\[0\]~14 13 COMB LCCOMB_X20_Y7_N30 1 " "Info: 13: + IC(1.840 ns) + CELL(0.370 ns) = 10.369 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { inst20[4]~38 mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.624 ns) 11.409 ns mux4_3_1:inst3\|dout\[0\]~15 14 COMB LCCOMB_X20_Y7_N0 7 " "Info: 14: + IC(0.416 ns) + CELL(0.624 ns) = 11.409 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 7; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.624 ns) 12.452 ns HDdecoder:inst16\|Mux6~0 15 COMB LCCOMB_X20_Y7_N22 1 " "Info: 15: + IC(0.419 ns) + CELL(0.624 ns) = 12.452 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'HDdecoder:inst16\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 } "NODE_NAME" } } { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.536 ns) 18.940 ns qg 16 PIN PIN_141 0 " "Info: 16: + IC(2.952 ns) + CELL(3.536 ns) = 18.940 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1568 1544 1720 1584 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.936 ns ( 47.18 % ) " "Info: Total cell delay = 8.936 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.004 ns ( 52.82 % ) " "Info: Total interconnect delay = 10.004 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.940 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 au:inst11|Add0~2 au:inst11|Add0~6 au:inst11|Add0~8 au:inst11|Add0~14 au:inst11|Add0~16 au:inst11|Add0~17 inst20[4]~36 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.940 ns" { ir:inst1|x[0] {} reg_group:inst9|Mux7~0 {} reg_group:inst9|Mux7~1 {} au:inst11|Add0~2 {} au:inst11|Add0~6 {} au:inst11|Add0~8 {} au:inst11|Add0~14 {} au:inst11|Add0~16 {} au:inst11|Add0~17 {} inst20[4]~36 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 1.174ns 0.703ns 0.378ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.360ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.366ns 0.651ns 0.623ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.940 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 au:inst11|Add0~2 au:inst11|Add0~6 au:inst11|Add0~8 au:inst11|Add0~14 au:inst11|Add0~16 au:inst11|Add0~17 inst20[4]~36 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.940 ns" { ir:inst1|x[0] {} reg_group:inst9|Mux7~0 {} reg_group:inst9|Mux7~1 {} au:inst11|Add0~2 {} au:inst11|Add0~6 {} au:inst11|Add0~8 {} au:inst11|Add0~14 {} au:inst11|Add0~16 {} au:inst11|Add0~17 {} inst20[4]~36 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 1.174ns 0.703ns 0.378ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.360ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.366ns 0.651ns 0.623ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[4\] qg 20.229 ns Longest " "Info: Longest tpd from source pin \"input\[4\]\" to destination pin \"qg\" is 20.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns input\[4\] 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.549 ns) + CELL(0.651 ns) 8.134 ns inst20\[4\]~35 2 COMB LCCOMB_X22_Y5_N24 1 " "Info: 2: + IC(6.549 ns) + CELL(0.651 ns) = 8.134 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'inst20\[4\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { input[4] inst20[4]~35 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 8.874 ns inst20\[4\]~37 3 COMB LCCOMB_X22_Y5_N28 2 " "Info: 3: + IC(0.374 ns) + CELL(0.366 ns) = 8.874 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 2; COMB Node = 'inst20\[4\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst20[4]~35 inst20[4]~37 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 9.448 ns inst20\[4\]~38 4 COMB LCCOMB_X22_Y5_N16 4 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 9.448 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 4; COMB Node = 'inst20\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst20[4]~37 inst20[4]~38 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.370 ns) 11.658 ns mux4_3_1:inst3\|dout\[0\]~14 5 COMB LCCOMB_X20_Y7_N30 1 " "Info: 5: + IC(1.840 ns) + CELL(0.370 ns) = 11.658 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { inst20[4]~38 mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.624 ns) 12.698 ns mux4_3_1:inst3\|dout\[0\]~15 6 COMB LCCOMB_X20_Y7_N0 7 " "Info: 6: + IC(0.416 ns) + CELL(0.624 ns) = 12.698 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 7; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.624 ns) 13.741 ns HDdecoder:inst16\|Mux6~0 7 COMB LCCOMB_X20_Y7_N22 1 " "Info: 7: + IC(0.419 ns) + CELL(0.624 ns) = 13.741 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'HDdecoder:inst16\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 } "NODE_NAME" } } { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.536 ns) 20.229 ns qg 8 PIN PIN_141 0 " "Info: 8: + IC(2.952 ns) + CELL(3.536 ns) = 20.229 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1568 1544 1720 1584 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.311 ns ( 36.14 % ) " "Info: Total cell delay = 7.311 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.918 ns ( 63.86 % ) " "Info: Total interconnect delay = 12.918 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.229 ns" { input[4] inst20[4]~35 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "20.229 ns" { input[4] {} input[4]~combout {} inst20[4]~35 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 0.000ns 6.549ns 0.374ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.934ns 0.651ns 0.366ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst1\|x\[7\] input\[7\] clk -5.831 ns register " "Info: th for register \"ir:inst1\|x\[7\]\" (data pin = \"input\[7\]\", clock pin = \"clk\") is -5.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[7\] 3 REG LCFF_X19_Y5_N25 14 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 14; REG Node = 'ir:inst1\|x\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.891 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns input\[7\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'input\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.865 ns) + CELL(0.206 ns) 8.035 ns inst20\[7\]~28 2 COMB LCCOMB_X19_Y5_N20 2 " "Info: 2: + IC(6.865 ns) + CELL(0.206 ns) = 8.035 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'inst20\[7\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { input[7] inst20[7]~28 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 8.783 ns inst20\[7\]~30 3 COMB LCCOMB_X19_Y5_N24 4 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 8.783 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'inst20\[7\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { inst20[7]~28 inst20[7]~30 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.891 ns ir:inst1\|x\[7\] 4 REG LCFF_X19_Y5_N25 14 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.891 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 14; REG Node = 'ir:inst1\|x\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 18.54 % ) " "Info: Total cell delay = 1.648 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 81.46 % ) " "Info: Total interconnect delay = 7.243 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { input[7] inst20[7]~28 inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { input[7] {} input[7]~combout {} inst20[7]~28 {} inst20[7]~30 {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 6.865ns 0.378ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { input[7] inst20[7]~28 inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { input[7] {} input[7]~combout {} inst20[7]~28 {} inst20[7]~30 {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 6.865ns 0.378ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:44 2024 " "Info: Processing ended: Sat Dec 21 16:44:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
