Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d2502c4eadea4ff1a31a69395e803f25 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_state_machine_behav xil_defaultlib.tb_main_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.main_state_machine [main_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main_state_machine
Built simulation snapshot tb_main_state_machine_behav
