data DESIGN PROC_SUBSYSTEM
data HPATH '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM'
data CPATH '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint/io'
data CDIR '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint'
data ETYPE IO
data FAM SmartFusion2
data DIE PA4M2500_N
data PACKAGE vf256
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR COM
data VCCI_1.5_VOLTR COM
data VCCI_1.8_VOLTR COM
data VCCI_2.5_VOLTR COM
data VCCI_3.3_VOLTR COM
data FLOW_TYPE NEW
data AFL '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/COMPILE/PROC_SUBSYSTEM.afl'
data ADL '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/PROC_SUBSYSTEM.adl'
data LOC '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/COMPILE/PROC_SUBSYSTEM.loc'
data SEG '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/COMPILE/PROC_SUBSYSTEM.seg'

data IO_PDC_0 '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint/io/user.pdc'
data TARGET_IOPDC  '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint/io/user.pdc'
data TARGET_FPPDC  '/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/CoreRISCV_AXI4_BaseDesign/constraint/fp/user.pdc'
data TARGET_DEVICES_FOR_MIGRATION 'PA4M2500_N '
data RESTRICTPROBEPINS 1
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data IO_DEFT_STD LVCMOS25

