**Digital Design with Verilog**
This repository contains Verilog implementations of various combinational and sequential circuits using different modeling styles.

**Features**
1.Implementations using Gate-Level, Dataflow, Behavioral, and Structural Modeling.
2.Covers fundamental digital design components such as:
      Adders, Subtractors, Decoders, Multiplexers, ALU, Parity Generators, and more
3.Includes Verilog code and simulation outputs

**Prerequisites**
Verilog simulator (Icarus Verilog, EDA Playground)

**Run Simulation**
 simulate using Icarus Verilog:

**Contributing**
Feel free to contribute by adding new modules or improving existing ones!

**License**
This project is licensed under the MIT License.
