{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711741220404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711741220406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:40:20 2024 " "Processing started: Fri Mar 29 15:40:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711741220406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741220406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741220406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711741220553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711741220553 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(214) " "Verilog HDL warning at library.sv(214): extended using \"x\" or \"z\"" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711741224952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(231) " "Verilog HDL warning at library.sv(231): extended using \"x\" or \"z\"" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711741224952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv 17 17 " "Found 17 design units, including 17 entities, in source file /afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "2 BarrelShifter " "Found entity 2: BarrelShifter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "5 MagComp " "Found entity 5: MagComp" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "6 Comparator " "Found entity 6: Comparator" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder " "Found entity 7: Adder" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtracter " "Found entity 8: Subtracter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFlipFlop " "Found entity 9: DFlipFlop" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "10 Register " "Found entity 10: Register" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "11 Counter " "Found entity 11: Counter" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "12 Synchronizer " "Found entity 12: Synchronizer" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "13 ShiftRegisterSIPO " "Found entity 13: ShiftRegisterSIPO" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "14 ShiftRegisterPIPO " "Found entity 14: ShiftRegisterPIPO" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "15 BarrelShiftRegister " "Found entity 15: BarrelShiftRegister" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "16 BusDriver " "Found entity 16: BusDriver" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""} { "Info" "ISGN_ENTITY_NAME" "17 Memory " "Found entity 17: Memory" {  } { { "../../library.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/library.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741224954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Guess guess zorgGame.sv(469) " "Verilog HDL Declaration information at zorgGame.sv(469): object \"Guess\" differs only in case from object \"guess\" in the same scope" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 469 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711741224955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zorgGame.sv 9 9 " "Found 9 design units, including 9 entities, in source file zorgGame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "2 myAbstractFSMExpanded " "Found entity 2: myAbstractFSMExpanded" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "3 ZorgGame " "Found entity 3: ZorgGame" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "4 masterPatternFSM " "Found entity 4: masterPatternFSM" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "5 numOfGameFSM " "Found entity 5: numOfGameFSM" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "6 Grader " "Found entity 6: Grader" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 867 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "7 Shape_Counter " "Found entity 7: Shape_Counter" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "8 SevenSegmentDisplay " "Found entity 8: SevenSegmentDisplay" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""} { "Info" "ISGN_ENTITY_NAME" "9 BCDtoSevenSegment " "Found entity 9: BCDtoSevenSegment" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741224956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741224956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711741225029 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] zorgGame.sv(7) " "Output port \"LEDG\[7..1\]\" at zorgGame.sv(7) has no driver" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711741225030 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR zorgGame.sv(8) " "Output port \"LEDR\" at zorgGame.sv(8) has no driver" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711741225030 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZorgGame ZorgGame:game " "Elaborating entity \"ZorgGame\" for hierarchy \"ZorgGame:game\"" {  } { { "zorgGame.sv" "game" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAbstractFSMExpanded ZorgGame:game\|myAbstractFSMExpanded:takeCoins " "Elaborating entity \"myAbstractFSMExpanded\" for hierarchy \"ZorgGame:game\|myAbstractFSMExpanded:takeCoins\"" {  } { { "zorgGame.sv" "takeCoins" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer ZorgGame:game\|Synchronizer:sync1 " "Elaborating entity \"Synchronizer\" for hierarchy \"ZorgGame:game\|Synchronizer:sync1\"" {  } { { "zorgGame.sv" "sync1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterPatternFSM ZorgGame:game\|masterPatternFSM:f1 " "Elaborating entity \"masterPatternFSM\" for hierarchy \"ZorgGame:game\|masterPatternFSM:f1\"" {  } { { "zorgGame.sv" "f1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numOfGameFSM ZorgGame:game\|numOfGameFSM:f2 " "Elaborating entity \"numOfGameFSM\" for hierarchy \"ZorgGame:game\|numOfGameFSM:f2\"" {  } { { "zorgGame.sv" "f2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ZorgGame:game\|Counter:numberOfGames " "Elaborating entity \"Counter\" for hierarchy \"ZorgGame:game\|Counter:numberOfGames\"" {  } { { "zorgGame.sv" "numberOfGames" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ZorgGame:game\|Comparator:paidOrNot " "Elaborating entity \"Comparator\" for hierarchy \"ZorgGame:game\|Comparator:paidOrNot\"" {  } { { "zorgGame.sv" "paidOrNot" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ZorgGame:game\|Comparator:locationOne " "Elaborating entity \"Comparator\" for hierarchy \"ZorgGame:game\|Comparator:locationOne\"" {  } { { "zorgGame.sv" "locationOne" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagComp ZorgGame:game\|MagComp:c1 " "Elaborating entity \"MagComp\" for hierarchy \"ZorgGame:game\|MagComp:c1\"" {  } { { "zorgGame.sv" "c1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ZorgGame:game\|BarrelShifter:moveShape " "Elaborating entity \"BarrelShifter\" for hierarchy \"ZorgGame:game\|BarrelShifter:moveShape\"" {  } { { "zorgGame.sv" "moveShape" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ZorgGame:game\|Register:saveShiftValue " "Elaborating entity \"Register\" for hierarchy \"ZorgGame:game\|Register:saveShiftValue\"" {  } { { "zorgGame.sv" "saveShiftValue" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer ZorgGame:game\|Multiplexer:m1 " "Elaborating entity \"Multiplexer\" for hierarchy \"ZorgGame:game\|Multiplexer:m1\"" {  } { { "zorgGame.sv" "m1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grader ZorgGame:game\|Grader:grade " "Elaborating entity \"Grader\" for hierarchy \"ZorgGame:game\|Grader:grade\"" {  } { { "zorgGame.sv" "grade" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ZorgGame:game\|Grader:grade\|Adder:zna1 " "Elaborating entity \"Adder\" for hierarchy \"ZorgGame:game\|Grader:grade\|Adder:zna1\"" {  } { { "zorgGame.sv" "zna1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shape_Counter ZorgGame:game\|Grader:grade\|Shape_Counter:tc " "Elaborating entity \"Shape_Counter\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\"" {  } { { "zorgGame.sv" "tc" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Adder:zoamp1 " "Elaborating entity \"Adder\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Adder:zoamp1\"" {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagComp ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|MagComp:mg " "Elaborating entity \"MagComp\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|MagComp:mg\"" {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Mux2to1:mult " "Elaborating entity \"Mux2to1\" for hierarchy \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|Mux2to1:mult\"" {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracter ZorgGame:game\|Grader:grade\|Subtracter:sub " "Elaborating entity \"Subtracter\" for hierarchy \"ZorgGame:game\|Grader:grade\|Subtracter:sub\"" {  } { { "zorgGame.sv" "sub" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ZorgGame:game\|Grader:grade\|Register:z1 " "Elaborating entity \"Register\" for hierarchy \"ZorgGame:game\|Grader:grade\|Register:z1\"" {  } { { "zorgGame.sv" "z1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:vgaDisplay " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:vgaDisplay\"" {  } { { "zorgGame.sv" "vgaDisplay" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 "|ChipInterface|mastermindVGA:vgaDisplay"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:vgaDisplay\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:vgaDisplay\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:vgaDisplay\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:vgaDisplay\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:vgaDisplay\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:vgaDisplay\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:vgaDisplay\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:vgaDisplay\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:vgaDisplay\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:vgaDisplay\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:vgaDisplay\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:vgaDisplay\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:vgaDisplay\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:vgaDisplay\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:seg " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:seg\"" {  } { { "zorgGame.sv" "seg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentDisplay:seg\|BCDtoSevenSegment:d0 " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentDisplay:seg\|BCDtoSevenSegment:d0\"" {  } { { "zorgGame.sv" "d0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 SevenSegmentDisplay:seg\|Mux2to1:m0 " "Elaborating entity \"Mux2to1\" for hierarchy \"SevenSegmentDisplay:seg\|Mux2to1:m0\"" {  } { { "zorgGame.sv" "m0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225165 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225246 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225247 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225247 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225247 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225248 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225249 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225249 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225249 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225250 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225250 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225251 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225251 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I0 mult 4 3 " "Port \"I0\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "I1 mult 4 3 " "Port \"I1\" on the entity instantiation of \"mult\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mult" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1003 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Mux2to1:mult"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mg 4 3 " "Port \"A\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mg 4 3 " "Port \"B\" on the entity instantiation of \"mg\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "mg" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 1000 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|MagComp:mg"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoag3 4 3 " "Port \"A\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoag3 4 3 " "Port \"B\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag3 32 1 " "Port \"cin\" on the entity instantiation of \"zoag3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag3 4 3 " "Port \"sum\" on the entity instantiation of \"zoag3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 996 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag2 1 3 " "Port \"A\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag2 1 3 " "Port \"B\" on the entity instantiation of \"zoag2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag2 32 1 " "Port \"cin\" on the entity instantiation of \"zoag2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag2 4 3 " "Port \"sum\" on the entity instantiation of \"zoag2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 994 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoag1 1 3 " "Port \"A\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoag1 1 3 " "Port \"B\" on the entity instantiation of \"zoag1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoag1 32 1 " "Port \"cin\" on the entity instantiation of \"zoag1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoag1 4 3 " "Port \"sum\" on the entity instantiation of \"zoag1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoag1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 992 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225251 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoag1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A zoamp3 4 3 " "Port \"A\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B zoamp3 4 3 " "Port \"B\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp3 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp3 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp3\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 979 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp2 1 3 " "Port \"A\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp2 1 3 " "Port \"B\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp2 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp2 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp2\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 977 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A zoamp1 1 3 " "Port \"A\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B zoamp1 1 3 " "Port \"B\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin zoamp1 32 1 " "Port \"cin\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "sum zoamp1 4 3 " "Port \"sum\" on the entity instantiation of \"zoamp1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "zorgGame.sv" "zoamp1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 975 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1711741225252 "|ChipInterface|ZorgGame:game|Grader:grade|Shape_Counter:tc|Adder:zoamp1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:tc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225253 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225253 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum4\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum4\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum4\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum5\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum5\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum5\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum6\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum6\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum6\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|sum7\[3\] " "Net \"ZorgGame:game\|Grader:grade\|sum7\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "sum7\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 873 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|zoodOut\[3\] " "Net \"ZorgGame:game\|Grader:grade\|zoodOut\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "zoodOut\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 875 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|T_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|T_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "T_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|C_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|C_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "C_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|O_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|O_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "O_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|D_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|D_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "D_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|I_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|I_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "I_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Z_count\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Z_count\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "Z_count\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 896 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:zc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:ic\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:dc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:oc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|mp_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "mp_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 959 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum1\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum1\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum2\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum2\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\] " "Net \"ZorgGame:game\|Grader:grade\|Shape_Counter:cc\|g_sum3\[3\]\" is missing source, defaulting to GND" {  } { { "zorgGame.sv" "g_sum3\[3\]" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 961 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711741225255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711741225255 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:vgaDisplay\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:vgaDisplay\|Div1\"" {  } { { "mastermindVGA.sv" "Div1" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741225647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:vgaDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:vgaDisplay\|Div0\"" {  } { { "mastermindVGA.sv" "Div0" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741225647 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:vgaDisplay\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:vgaDisplay\|Mult2\"" {  } { { "mastermindVGA.sv" "Mult2" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741225647 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:vgaDisplay\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:vgaDisplay\|Mult3\"" {  } { { "mastermindVGA.sv" "Mult3" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741225647 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711741225647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:vgaDisplay\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_divide:Div1\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:vgaDisplay\|lpm_divide:Div1 " "Instantiated megafunction \"mastermindVGA:vgaDisplay\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225664 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711741225664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741225684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741225684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741225687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741225687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741225692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741225692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741225713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741225713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711741225732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741225732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Instantiated megafunction \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711741225751 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711741225751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|altshift:external_latency_ffs mastermindVGA:vgaDisplay\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mastermindVGA:vgaDisplay\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "mastermindVGA.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741225768 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711741225890 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711741226217 "|ChipInterface|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711741226217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711741226260 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711741226634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741226663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711741226825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711741226825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741226933 "|ChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741226933 "|ChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "zorgGame.sv" "" { Text "/afs/andrew.cmu.edu/usr12/tbeasley/private/240/Labs/Lab4/zorgGame.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711741226933 "|ChipInterface|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711741226933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1465 " "Implemented 1465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711741226934 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711741226934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1368 " "Implemented 1368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711741226934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711741226934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 256 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711741226989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:40:26 2024 " "Processing ended: Fri Mar 29 15:40:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711741226989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711741226989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711741226989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711741226989 ""}
