Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,92
design__inferred_latch__count,0
design__instance__count,308
design__instance__area,6343.14
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00012922295718453825
power__switching__total,0.000059296085964888334
power__leakage__total,0.0000014546877764587407
power__total,0.00018997372535523027
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25032404635447714
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25032404635447714
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.2142273918895319
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.537203963185448
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.214227
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.691111
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.250290850685102
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.250290850685102
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8471439900461841
timing__setup__ws__corner:nom_slow_1p08V_125C,15.226723424229885
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.847144
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.191656
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25030594971866393
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25030594971866393
timing__hold__ws__corner:nom_typ_1p20V_25C,0.4466548923810832
timing__setup__ws__corner:nom_typ_1p20V_25C,15.425584801668087
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.446655
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.138420
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.250290850685102
clock__skew__worst_setup,0.250290850685102
timing__hold__ws,0.2142273918895319
timing__setup__ws,15.226723424229885
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.214227
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.191656
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,308
design__instance__area__stdcell,6343.14
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.219171
design__instance__utilization__stdcell,0.219171
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,4
design__instance__area__class:inverter,23.5872
design__instance__count__class:sequential_cell,76
design__instance__area__class:sequential_cell,3585.25
design__instance__count__class:multi_input_combinational_cell,181
design__instance__area__class:multi_input_combinational_cell,2162.76
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,42
design__instance__area__class:timing_repair_buffer,529.805
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7314.29
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,13
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,403
route__net__special,2
route__drc_errors__iter:0,119
route__wirelength__iter:0,7675
route__drc_errors__iter:1,25
route__wirelength__iter:1,7565
route__drc_errors__iter:2,37
route__wirelength__iter:2,7552
route__drc_errors__iter:3,0
route__wirelength__iter:3,7533
route__drc_errors,0
route__wirelength,7533
route__vias,1819
route__vias__singlecut,1819
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,190.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,81
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,81
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,81
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,81
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000127597
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000122251
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000167524
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000122251
design_powergrid__voltage__worst,0.0000122251
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000127597
design_powergrid__drop__worst__net:VPWR,0.0000127597
design_powergrid__voltage__worst__net:VGND,0.0000122251
design_powergrid__drop__worst__net:VGND,0.0000122251
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000002110000000000000126864664606873844832080067135393619537353515625
ir__drop__worst,0.000012799999999999999420775831371344111175858415663242340087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
