17:21:29.387 > [37m[37m
17:21:29.387 > 
17:21:29.387 > 
17:21:29.387 > >>> SERIAL PORT ACTIVE <<<
17:21:29.387 > >>> STARTING SX1262 TEST <<<
17:21:29.882 > [37m[37m
17:21:29.888 > ################################################################################
17:21:29.888 > #                                                                              #
17:21:29.888 > #           SX1262 LoRa Mo[37mdule SPI Configuration Test                         #
17:21:29.888 > #           Seeed Studio XIAO ESP32-S3 + Wio-SX1262                        [37m   #
17:21:29.889 > #                                                                              #
17:21:29.889 > ################################################################################
17:21:29.889 > 
17:21:29.889 > [0000001 ms] [INFO ] Test sequence started
17:21:29.889 > [0000002 ms] [INFO ] Board: XIAO ESP32-S3
17:21:29.889 > [37m[[37m0000003 ms] [INFO ] Module: Wio-SX1262 (Semtech SX1262)
17:21:29.889 > 
17:21:29.889 > ==================================================================[37m=[37m=========
17:21:29.889 >   PIN CONFIGURATION VERIFICATION
17:21:29.889 > ============================================================================
17:21:29.889 >   NSS (Chip Select): GPIO 41 (expected: 7)
17:21:29.889 >   MOSI:              GPIO 9 (expected: 10)
17:21:29.889 >   MISO:              GPIO 8 (expected: 9)
17:21:29.889 >   SCK:               GPIO 7 (expected: 8)
17:21:29.889 >   RST:               GPIO 42 (expected: 3)
17:21:29.889 >   BUSY:              GPIO 40 (expected: 4)
17:21:29.889 >   DIO1:              GPIO 2 (expected: 2)
17:21:29.889 > 
17:21:29.889 > 
17:21:29.889 > ============================================================================
17:21:29.889 >   GPIO INITIALIZATION
17:21:29.889 > [37m============================================================================
17:21:29.889 > [37m [37m NSS pin configured (GPIO 41)
17:21:29.889 >   RESET pin configured (GPIO 42)
17:21:29.889 > [37m  BUSY pin configured (GPIO 40)
17:21:29.889 >   DIO1 pin configured (GPIO 2)
17:21:29.889 > [37m[0000005 ms] [PASS ] All GPIO pins initialized successfully
17:21:29.993 > [37m[37m
17:21:29.993 > ============================================================================
17:21:29.993 >   SPI BUS INITIALIZATION
17:21:29.993 > ============================================================================
17:21:29.993 > [37m[[37m0000107 ms] [INFO ] SPI bus initialized:
17:21:29.993 > [37m [37m SCK:  GPIO 7
17:21:29.993 >   MISO: GPIO 8
17:21:29.993 >   MOSI: GPIO 9
17:21:29.993 >   NSS:  GPIO 41
17:21:29.993 > [37m[0000108 ms] [PASS ] SPI initialization completed
17:21:30.097 > [37m[37m
17:21:30.097 > ============================================================================
17:21:30.097 >   HARDWARE RESET
17:21:30.097 > ============================================================================
17:21:30.097 > [37m[[37m0000210 ms] [INFO ] Performing hardware reset...
17:21:30.104 > [37m[[37m0000221 ms] [PASS ] Hardware reset completed successfully
17:21:30.207 > [37m[37m
17:21:30.207 > ============================================================================
17:21:30.207 >   TEST 1: SPI COMMUNICATION
17:21:30.207 > ============================================================================
17:21:30.207 > [37m[[37m0000323 ms] [INFO ] Reading firmware version register...
17:21:30.207 > [37m [37m Firmware Version: 0x53
17:21:30.207 > [0000324 ms] [PASS ] SPI communication verified successfully
17:21:30.262 > [37m[37m
17:21:30.262 > ============================================================================
17:21:30.262 >   TEST 2: REGISTER READ/WRITE
17:21:30.262 > ============================================================================
17:21:30.262 > [37m[[37m0000376 ms] [INFO ] Testing register write and read-back...
17:21:30.262 > [37m [37m Original value at 0x0911: 0x12
17:21:30.262 > [37m [37m Wrote 0x55, read back 0x15
17:21:30.262 > [37m[0000378 ms] [FAIL ] Register read/write test failed
17:21:30.311 > [37m[37m
17:21:30.311 > ============================================================================
17:21:30.311 >   TEST 3: STANDBY MODE CONFIGURATION
17:21:30.311 > ============================================================================
17:21:30.318 > [37m[[37m0000430 ms] [INFO ] Setting module to STDBY_RC mode...
17:21:30.327 > [37m [37m Status Byte: 0x22
17:21:30.327 >     Chip Mode:     STDBY_RC
17:21:30.327 >     Command Status: RFU
17:21:30.327 > [0000441 ms] [PASS ] Module successfully entered STDBY_RC mode
17:21:30.379 > [37m[37m
17:21:30.379 > ============================================================================
17:21:30.379 >   TEST 4: TCXO CONFIGURATION
17:21:30.379 > ============================================================================
17:21:30.381 > [37m[[37m0000493 ms] [INFO ] Configuring TCXO via DIO3...
17:21:30.381 > [37m [37m TCXO Configuration:
17:21:30.381 >     Voltage: 3.3V (via DIO3)
17:21:30.381 >     Timeout: ~1ms
17:21:30.386 > [37m[[37m0000499 ms] [PASS ] TCXO configuration completed
17:21:30.436 > [37m[37m
17:21:30.436 > ============================================================================
17:21:30.436 >   TEST 5: MODULE CALIBRATION
17:21:30.436 > ============================================================================
17:21:30.436 > [37m[[37m0000551 ms] [INFO ] Calibrating all module subsystems...
17:21:30.471 > [37m [37m Calibrating:
17:21:30.471 >     - 64kHz RC oscillator
17:21:30.471 >     - 13MHz RC oscillator
17:21:30.471 >     - PLL
17:21:30.471 >     - ADC pulse
17:21:30.471 >     - ADC bulk N
17:21:30.471 >     - ADC bulk P
17:21:30.471 >     - Image rejection
17:21:30.571 > [37m[[37m0000684 ms] [PASS ] Module calibration completed successfully
17:21:30.619 > [37m[37m
17:21:30.619 > ============================================================================
17:21:30.619 >   TEST 6: KEY REGISTER VALUES
17:21:30.619 > ============================================================================
17:21:30.624 > [37m[[37m0000736 ms] [INFO ] Reading important configuration registers...
17:21:30.624 > [37m[37m
17:21:30.624 >   Firmware Ve[37mrsion          [0x0320] = 0x53 (0b1010011)
17:21:30.624 >   LNA Regime                [0x08E2] = 0x0C (0b1100)
17:21:30.624 > [37m  RX Gain                   [0x08AC] = 0x94 (0b10010100)
17:21:30.624 >   XTA Trim                  [0x0911] = 0x2F (0b101111)
17:21:30.625 > [37m  XTB Trim                  [0x0912] = 0x00 (0b0)
17:21:30.625 >   OCP Config                [0x08E7] = 0x18 (0b11000)
17:21:30.625 > [37m[0000738 ms] [PASS ] Register read completed
17:21:30.673 > [37m[37m
17:21:30.673 > ============================================================================
17:21:30.673 >   TEST 7: DEVICE ERROR CHECK
17:21:30.673 > ==============================================[37m==============================
17:21:30.673 > [37m[[37m0000790 ms] [INFO ] Checking for device errors...
17:21:30.673 > [37m [37m Error Register: 0x0020
17:21:30.673 >   Error flags set:
17:21:30.673 >     - XOSC failed to start
17:21:30.673 > [37m[0000791 ms] [WARN ] Device errors detected - module may not function properly
17:21:30.729 > [37m[37m
17:21:30.729 > ============================================================================
17:21:30.729 >   TEST 8: CLOCK CONFIGURATION
17:21:30.729 > ============================================================================
17:21:30.729 > [37m[[37m0000843 ms] [INFO ] Configuring module clock settings...
17:21:30.729 >   Clock Configuration:[37m
17:21:30.729 >     XTA Trim: 0x12
17:21:30.729 >     XTB Trim: 0x12
17:21:30.729 >     Crystal: 32 MHz (external TCXO)
17:21:30.779 > [37m[[37m0000843 ms] [PASS ] Clock configuration completed successfully
17:21:30.779 > 
17:21:30.779 > ============================================================================
17:21:30.779 >   TEST SUMMARY
17:21:30.779 > =============================[37m===============================================
17:21:30.779 > [37m[37m
17:21:30.779 > [37m  Test 1 - SPI Communication:      PASS
17:21:30.779 >   Test 2 - Register Access:        FAIL
17:21:30.779 >   Test 3 - Standby Mode:           PASS
17:21:30.779 >   Test 4 - TCXO Configuration:     PASS
17:21:30.779 >   Test 5 - Module Calibration:     PASS
17:21:30.779 >   Tes[37mt 6 - Key Registers:          PASS
17:21:30.779 >   Test 7 - Device Errors:          FAIL
17:21:30.779 >   Test 8 - Clock Configuration:    PASS
17:21:30.779 > 
17:21:30.779 >   â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•[37m[37mâ•â•â•â•â•—
17:21:30.779 >   â•‘  SOME TESTS FAILED - CHECK ERRORS ABOVE    â•‘
17:21:30.779 > [37m [37m â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
17:21:30.779 > 
17:21:30.779 > Total test duration: 895 ms
17:21:30.779 > 
17:21:30.779 > ################################################################################
17:21:30.779 > [37m[37m
17:21:30.784 > [0000896 ms] [INFO ] Test sequence completed
17:21:30.784 > [37m[[37m0000897 ms] [INFO ] To save this output to a file, run: pio device monitor | tee logs/test_output.log
