// Seed: 1983612589
module module_0 (
    input  wand  id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5,
    input  uwire id_6
);
  logic id_8;
  ;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    output wor  id_0,
    output tri1 id_1,
    input  wand id_2
);
  wire id_4;
  not primCall (id_1, id_4);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_0.id_5 = 0;
  generate
    assign id_3 = id_2;
  endgenerate
endmodule
