// Seed: 1250367762
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  logic id_3 = id_2;
  logic id_5 = id_2;
  logic id_6;
  logic id_7;
  type_13(
      1'h0, id_6, 1
  );
endmodule
