---
title: "[OS] Chapter 13 â€” I/O System"
date: 2022-01-31 18:12:24
tags:
    - Operating System
    - Notes
categories: Operating System Notes
---

{% note default %}
[Notion å¥½è®€ç‰ˆ](https://www.notion.so/arui-tw/Chapter-13-I-O-System-7f1b37167d5b4a77bc4e18c96b74ed95)
{% endnote %}

# Overview

- é›»è…¦ä¸æ˜¯åœ¨åš I/O å°±æ˜¯åœ¨åšè¨ˆç®—
- **I/O devices**: tape, HD, mouse, joystick, network card, screen, flash disks, etc
- **I/O subsystem**: the methods to **control all I/O devices**
- Two conflicting trends
    - æˆ‘å€‘å¸Œæœ›ä»–æ˜¯ interfaceï¼Œé€™æ¨£æ‰å¯ä»¥ standardization çš„æ§åˆ¶
    - ä½†æ˜¯ä»–åˆå¾ˆå¤šæ¨£æ€§
- **Device drivers**: a uniform device-access **interface** to the I/O subsystem
    
    â‡’ Similar to system calls between apps and OS
    
- Device categories
    - Storage devices: disks, tapes
    - Transmission devices: network cards, modems
    - Human-interface devices: keyboard, screen, mouse
    - Specialized devices: joystick, touchpad

# I/O Hardware

- **Port**: A **connection point** between I/O devices and the host. æ¯å€‹ port éƒ½æœ‰è‡ªå·±çš„ IDï¼Œé‚£å°±æ˜¯ device å°æ–¼é›»è…¦çš„ identifierã€‚
    
    â†’ E.g.: USB ports
    
- **Controller**: A collection of electronics that can operate a port, a bus, or a device
    
    â‡’ A controller could have its own processor, memory, etc. (E.g.: SCSI controller)
    
- **Bus**: A set of **wires and a well-defined protocol** that specifies messages sent over the wiresï¼ˆé€£æ¥çš„æ–¹å¼ï¼Œé™¤äº†ç‰©ç†ç›¸æ¥ï¼Œé‚„æœ‰ protocol çš„éƒ¨åˆ†ï¼‰
    
    â†’ E.g.: PCI bus

<!-- more -->

![](/assets/[OS]Chapter-13/Untitled.png)

![](/assets/[OS]Chapter-13/Untitled%201.png)


# I/O Methods

- é€é `port address` åš `ä»€éº¼äº‹`
- Port address ç”¨ä¸€å€‹ç°¡å–®çš„ table å°±å¥½äº†ï¼Œåæ­£ä¹Ÿæ²’æœ‰å¾ˆå¤§
- Each I/O port consists of four registers (1~4 Bytes)
    - Data-in register â€” In buffer
    - Data-out register â€” Out buffer
    - Status register â€” ç‹€æ…‹çš„å€¼
    - Control register â€” command

## I/O Methods Categorization

- Depending on how to address a device
    - Port-mapped I/O
        - ç›´æ¥ç”¨ I/O instruction (e.g. `IN`, `OUT`)
    - Memory-mapped I/O
        - Access by standard data-transfer instruction (e.g. `MOV`)
        
        ğŸ™‚Â More efficient for **large memory I/O** (e.g. graphic card)
        
        â˜¹ï¸Â Vulnerable to accidental modification, error
        
- Depending on how to interact with a device:
    - **Poll** (busy-waiting): processor periodically check status register of a device. ä¸åœåœ°ç¢ºèªå¥½äº†æ²’ï¼Œå•¥æ™‚å¯ä»¥ä½œä¸‹ä¸€å€‹
        
        â†’ å¦‚æœé‡ä¸å¤šï¼Œç”¨é€™å€‹
        
    - **Interrupt**: device notify processor of its completion. I/O å¥½äº†ä»–æœƒç›´æ¥ call interrupt è·Ÿä½ çš„ç¨‹å¼è¬›ã€‚
    
    â‡’ é€šå¸¸æœƒ Memory-mapped I/O ï¼‹ Interrupt æˆ–æ˜¯å¦å¤–å…©å€‹ç›¸åŠ ï¼Œä¸ç„¶æœƒäº’ç›¸æŠµéŠ·å¥½è™•ã€‚
    
- Depending on who to control the transfer:
    - **Programmed I/O**: transfer controlled by CPU
        
        â†’ éœ€è¦ä¸€ç›´ç”¨ CPU
        
    - **Direct memory access** (DMA) I/O: controlled by **DMA controller** (a special purpose controller)
        
        â†’ åªè² è²¬ I/O
        
        - Design for **large data transfer**

## Interrupt

- Interrupt Vector Table
    
    ![æ•¸å­—è¶Šå°è¶Šé‡è¦](/assets/[OS]Chapter-13/Untitled%202.png)
    
- Interrupt Prioritization
    - Maskable interrupt â€” æœ‰ä¸€äº›ä¸é‡è¦çš„ interrupt æœƒè¢« mask æ‰
    - Non-maskable interrupt (NMI): highest-priority, never masked
        
        â†’ Often used for power-down, memory error
        
- Interrupt-Driven I/O
    
    ![](/assets/[OS]Chapter-13/Untitled%203.png)
    
- CPU and device Interrupt handshake
    1. Device asserts **interrupt request** (IRQ) â†’ I/O è¦è¨»å†Šä»–çš„ interruptï¼Œé€™æ¨£ OS æ‰çŸ¥é“è¦å»è™•ç†èª°
    2. CPU checks the **interrupt request line** at the beginning of each instruction cycle
    3. Save the status and address of interrupted process
    4. CPU acknowledges the interrupt and search the **interrupt vector** table for interrupt handler routines
    5. CPU fetches the next instruction from the **handler routine**
    6. Restore interrupted process after executing interrupt handler routine

## DMA (Direct Memory Access)

![](/assets/[OS]Chapter-13/Untitled%204.png)

File System â†’ ï¼ˆæˆ‘è¦è®€å¤šå°‘è³‡æ–™ï¼Œè¦è®€åˆ° Xï¼‰â†’ device driver â†’ ï¼ˆèªªã€Œæˆ‘è¦è®€å¤šå°‘è³‡æ–™ï¼Œè¦è®€åˆ° Xã€ï¼Œä¸¦ register ä¸€å€‹ interrupt èªªã€Œåšå®Œä¹‹å¾Œè·Ÿæˆ‘èªªæ¬¸ã€ï¼‰ â†’ disk controller â†’ ï¼ˆåˆå§‹åŒ– DMAï¼Œå› ç‚ºä»–åªèƒ½å‚³å¾ˆå°‘çš„è³‡æ–™ï¼Œæ‰€ä»¥ DMA å°±é–‹å§‹ä¸åœåœ°é€æ¬ç§»çš„æŒ‡ä»¤åˆ° disk controllerï¼Œç„¶å¾Œå­˜åˆ° Xï¼‰â†’ DMA â†’ ï¼ˆThrough interrupt åˆ° CPU èªªæˆ‘æ¬å®Œäº†ï¼‰â†’ CPU â†’ çœ‹åˆ°æ¬å®Œäº†ï¼Œé–‹å¿ƒï¼šï¼‰

æ³¨æ„é‚£å€‹ X é€šå¸¸æ˜¯ physical çš„ addressï¼Œä¸ç„¶å°±è¦å»çœ‹ page tableï¼Œé‚£å°±éœ€è¦ CPU å»è·‘ OS ä¾†çœ‹ã€‚

â†’ é€™æ¨£ Virtual Memory å°±æœ‰é»å¤±æ•ˆï¼Œå› ç‚ºé‚£å¡Šå°±è¢« fix ä½äº†ã€‚

## Review Slides ( I )

- Definition of I/O port? Bus? Controller?
- **I/O device and CPU communication?**
    - **Port-mapped vs. Memory-mapped**
    - **Poll vs. Interrupt**
    - **Programmed I/O vs. DMA**
- Steps to handle an interrupt I/O and DMA request?

# Kernel I/O Subsystem

- **I/O Scheduling**
- **Buffering â€” Bridge é€Ÿå·®**
- **Caching â€”** Always just a copy; Key to performance
- **Spooling â€” åƒ bufferï¼Œä½†æ˜¯æ˜¯ all or nothing**
- **Error handling â€”** when I/O error happens
- **I/O protection â€”** Privileged instructions
- Device-status Table
    
    ![](/assets/[OS]Chapter-13/Untitled%205.png)
    
- Life Cycle of An I/O Request
    
    ![](/assets/[OS]Chapter-13/Untitled%206.png)
    

# Performance

- Intercomputer Communications

# Application Interface

# Textbook Questions

![](/assets/[OS]Chapter-13/Untitled%207.png)

![](/assets/[OS]Chapter-13/Untitled%208.png)

{% note warning %}  
æ­¤ç­†è¨˜ç‚ºæ¸…è¯å¤§å­¸å‘¨å¿—é æ•™æˆä½œæ¥­ç³»çµ±ä¹‹èª²å ‚ç­†è¨˜ï¼Œæ‰€æœ‰å…§å®¹åŠåœ–ç‰‡çš†å–ææ–¼èª²å ‚å…§å®¹ã€‚<br />
å¦‚å…§å®¹æœ‰èª¤ï¼Œæ­¡è¿ä¾†ä¿¡ [mail@arui.dev](mailto:mail@arui.dev)ã€‚
{% endnote %}