INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/本科学习/大二上/数字逻辑/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/本科学习/大二上/数字逻辑/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScriptMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/本科学习/大二上/数字逻辑/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTTransmitter
INFO: [VRFC 10-311] analyzing module UARTReceiver
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/本科学习/大二上/数字逻辑/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DemoTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/本科学习/大二上/数字逻辑/Project/HDL_Framework/GenshinKitchen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
