Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.097,0.66
"Bus Turnaround Time (Slow 900mV 85C Model)",5.438,--
"Core (Slow 900mV 85C Model)",0.481,0.097
"Core Recovery/Removal (Slow 900mV 85C Model)",0.977,0.471
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.521,5.272
"Write (Slow 900mV 85C Model)",-0.078,-0.078
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.09,0.708
"Bus Turnaround Time (Slow 900mV 0C Model)",5.464,--
"Core (Slow 900mV 0C Model)",0.687,0.133
"Core Recovery/Removal (Slow 900mV 0C Model)",1.232,0.454
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.592,5.319
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.065,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.603,0.107
"Core Recovery/Removal (Fast 900mV 0C Model)",1.686,0.273
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.133,5.767
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
