// Seed: 1901137343
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output uwire id_5
);
  logic id_7 = -1'b0;
  logic [1 'h0 : {  1  ==  -1 'b0 ,  -1  }] id_8[1 'h0 : -1];
  assign id_4 = id_8 - id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wand id_21,
    output tri1 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_22,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
