14:56:58 **** Incremental Build of configuration Debug for project EX_1_ROT_ENC_App_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 61593 C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/EX_1_ROT_ENC.xpfm standalone_domain C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App_system/Debug/system.bif
sdcard_gen --xpfm C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/EX_1_ROT_ENC.xpfm --sys_config EX_1_ROT_ENC --bif C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App_system/Debug/system.bif --bitstream C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit --elf C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:57:08 Build Finished (took 9s.717ms)

