// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/08/2024 14:24:50"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module aula08 (
	CLOCK_50,
	KEY,
	SW,
	FPGA_RESET_N,
	LEDR,
	PC_OUT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	MEM,
	bolso);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	FPGA_RESET_N;
output 	[9:0] LEDR;
output 	[8:0] PC_OUT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] MEM;
output 	[7:0] bolso;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PC_OUT[0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// MEM[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM[7]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[0]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bolso[7]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~14_combout ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|MUX2|saida_MUX[0]~0_combout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \ROM1|memROM~13_combout ;
wire \ROM1|memROM~16_combout ;
wire \CPU|MUX2|saida_MUX[1]~1_combout ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~18_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~17_combout ;
wire \CPU|LDESV|saida[0]~1_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~22_combout ;
wire \CPU|MUX2|saida_MUX[6]~6_combout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~21_combout ;
wire \CPU|MUX2|saida_MUX[7]~7_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|MUX2|saida_MUX[8]~8_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~19_combout ;
wire \CPU|decoderInstru|saida~2_combout ;
wire \CPU|decoderInstru|Equal11~2_combout ;
wire \CPU|decoderInstru|Equal11~3_combout ;
wire \CPU|decoderInstru|saida~3_combout ;
wire \CPU|decoderInstru|saida[4]~7_combout ;
wire \SW[6]~input_o ;
wire \CPU|decoderInstru|saida[1]~1_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \buff3_K4|saida~0_combout ;
wire \ROM1|memROM~12_combout ;
wire \comb~0_combout ;
wire \comb~9_combout ;
wire \CPU|decoderInstru|Equal11~1_combout ;
wire \DEC1|Mux3~1_combout ;
wire \CPU|MUX1|saida_MUX[6]~5_combout ;
wire \DEC1|Mux3~0_combout ;
wire \RAM4|dado_out~8_combout ;
wire \CPU|decoderInstru|Equal11~0_combout ;
wire \RAM4|process_0~0_combout ;
wire \RAM4|ram~555_combout ;
wire \RAM4|ram~319_q ;
wire \RAM4|ram~550_combout ;
wire \RAM4|ram~557_combout ;
wire \RAM4|ram~39_q ;
wire \RAM4|ram~556_combout ;
wire \RAM4|ram~279_q ;
wire \RAM4|ram~549_combout ;
wire \RAM4|ram~551_combout ;
wire \RAM4|dado_out[6]~30_combout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|decoderInstru|saida[4]~4_combout ;
wire \CPU|decoderInstru|saida[5]~5_combout ;
wire \CPU|MUX1|saida_MUX[6]~12_combout ;
wire \SW[5]~input_o ;
wire \RAM4|dado_out[1]~14_combout ;
wire \CPU|MUX1|saida_MUX[5]~4_combout ;
wire \RAM4|ram~318_q ;
wire \RAM4|ram~547_combout ;
wire \RAM4|ram~38_q ;
wire \RAM4|ram~278_q ;
wire \RAM4|ram~546_combout ;
wire \RAM4|ram~548_combout ;
wire \RAM4|dado_out[5]~29_combout ;
wire \CPU|MUX1|saida_MUX[5]~11_combout ;
wire \SW[4]~input_o ;
wire \RAM4|ram~37_q ;
wire \RAM4|ram~277_q ;
wire \RAM4|ram~543_combout ;
wire \RAM4|ram~317_q ;
wire \RAM4|ram~544_combout ;
wire \RAM4|ram~545_combout ;
wire \RAM4|dado_out[4]~28_combout ;
wire \CPU|MUX1|saida_MUX[3]~3_combout ;
wire \CPU|MUX1|saida_MUX[4]~10_combout ;
wire \SW[3]~input_o ;
wire \RAM4|ram~316feeder_combout ;
wire \RAM4|ram~316_q ;
wire \RAM4|ram~541_combout ;
wire \RAM4|ram~36_q ;
wire \RAM4|ram~276_q ;
wire \RAM4|ram~540_combout ;
wire \RAM4|ram~542_combout ;
wire \RAM4|dado_out[3]~27_combout ;
wire \CPU|MUX1|saida_MUX[3]~9_combout ;
wire \SW[2]~input_o ;
wire \CPU|MUX1|saida_MUX[2]~2_combout ;
wire \SW[1]~input_o ;
wire \CPU|MUX1|saida_MUX[1]~1_combout ;
wire \FPGA_RESET_N~input_o ;
wire \comb~3_combout ;
wire \buff3_K4|saida~1_combout ;
wire \RAM4|dado_out[0]~23_combout ;
wire \comb~8_combout ;
wire \KEY[0]~input_o ;
wire \buff3_K0|saida~0_combout ;
wire \SW[8]~input_o ;
wire \buff3_8|saida~0_combout ;
wire \SW[9]~input_o ;
wire \buff3_9|saida~0_combout ;
wire \SW[0]~input_o ;
wire \RAM4|dado_out[0]~9_combout ;
wire \RAM4|dado_out[0]~33_combout ;
wire \RAM4|dado_out[0]~13_combout ;
wire \buff3_K4|saida~2_combout ;
wire \CPU|MUX1|saida_MUX[0]~0_combout ;
wire \KEY[3]~input_o ;
wire \KEY[1]~input_o ;
wire \detectorK0|saidaQ~0_combout ;
wire \detectorK0|saidaQ~q ;
wire \detectorK0|saida~combout ;
wire \FLAG|DOUT~feeder_combout ;
wire \comb~10_combout ;
wire \comb~11_combout ;
wire \FLAG|DOUT~q ;
wire \RAM4|dado_out[0]~32_combout ;
wire \CPU|MUX1|saida_MUX[0]~6_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \RAM4|dado_out[0]~10_combout ;
wire \buff3_K3|saida~0_combout ;
wire \comb~6_combout ;
wire \buff3_K1|saida~0_combout ;
wire \RAM4|dado_out[0]~24_combout ;
wire \CPU|ULA1|saida~0_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \RAM4|ram~314_q ;
wire \RAM4|ram~535_combout ;
wire \RAM4|ram~34_q ;
wire \RAM4|ram~533_combout ;
wire \RAM4|ram~274_q ;
wire \RAM4|ram~534_combout ;
wire \RAM4|ram~536_combout ;
wire \RAM4|dado_out[1]~25_combout ;
wire \CPU|MUX1|saida_MUX[1]~7_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \RAM4|ram~315_q ;
wire \RAM4|ram~538_combout ;
wire \RAM4|ram~35_q ;
wire \RAM4|ram~275_q ;
wire \RAM4|ram~537_combout ;
wire \RAM4|ram~539_combout ;
wire \RAM4|dado_out[2]~26_combout ;
wire \CPU|MUX1|saida_MUX[2]~8_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|decoderInstru|saida[2]~6_combout ;
wire \CPU|FLAG|DOUT~0_combout ;
wire \SW[7]~input_o ;
wire \RAM4|ram~40_q ;
wire \RAM4|ram~280_q ;
wire \RAM4|ram~552_combout ;
wire \RAM4|ram~320_q ;
wire \RAM4|ram~553_combout ;
wire \RAM4|ram~554_combout ;
wire \RAM4|dado_out[7]~31_combout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \CPU|MUX1|saida_MUX[7]~13_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \RAM4|dado_out[4]~19_combout ;
wire \CPU|ULA1|saida[4]~10_combout ;
wire \RAM4|dado_out[3]~18_combout ;
wire \CPU|ULA1|saida[3]~11_combout ;
wire \RAM4|dado_out[6]~21_combout ;
wire \CPU|ULA1|saida[6]~8_combout ;
wire \RAM4|dado_out[7]~22_combout ;
wire \CPU|FLAG|DOUT~1_combout ;
wire \RAM4|dado_out[2]~17_combout ;
wire \CPU|ULA1|saida[2]~12_combout ;
wire \RAM4|dado_out[5]~20_combout ;
wire \CPU|ULA1|saida[5]~9_combout ;
wire \CPU|FLAG|DOUT~2_combout ;
wire \CPU|FLAG|DOUT~3_combout ;
wire \CPU|FLAG|DOUT~4_combout ;
wire \CPU|FLAG|DOUT~5_combout ;
wire \CPU|FLAG|DOUT~6_combout ;
wire \CPU|FLAG|DOUT~q ;
wire \CPU|LDESV|saida[0]~0_combout ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|MUX2|saida_MUX[5]~5_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~20_combout ;
wire \CPU|decoderInstru|saida[9]~0_combout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|MUX2|saida_MUX[2]~2_combout ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|MUX2|saida_MUX[3]~3_combout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \CPU|MUX2|saida_MUX[4]~4_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~15_combout ;
wire \RAM4|ram~313_q ;
wire \RAM4|ram~531_combout ;
wire \RAM4|ram~273_q ;
wire \RAM4|ram~530_combout ;
wire \RAM4|ram~33_q ;
wire \RAM4|ram~529_combout ;
wire \RAM4|ram~532_combout ;
wire \RAM4|dado_out[0]~11_combout ;
wire \RAM4|dado_out[0]~12_combout ;
wire \RAM4|dado_out[0]~15_combout ;
wire \RAM4|dado_out[1]~16_combout ;
wire \comb~1_combout ;
wire \REGleds|DOUT[3]~feeder_combout ;
wire \REGled2|DOUT~q ;
wire \REGled2|DOUT~feeder_combout ;
wire \REGled2|DOUT~DUPLICATE_q ;
wire \comb~2_combout ;
wire \REGled1|DOUT~0_combout ;
wire \REGled1|DOUT~q ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \reg4b0|DOUT[1]~feeder_combout ;
wire \comb~4_combout ;
wire \conv0|rascSaida7seg[0]~0_combout ;
wire \conv0|rascSaida7seg[1]~1_combout ;
wire \conv0|rascSaida7seg[2]~2_combout ;
wire \conv0|rascSaida7seg[3]~3_combout ;
wire \conv0|rascSaida7seg[4]~4_combout ;
wire \conv0|rascSaida7seg[5]~5_combout ;
wire \conv0|rascSaida7seg[6]~6_combout ;
wire \comb~5_combout ;
wire \conv4|rascSaida7seg[0]~0_combout ;
wire \conv4|rascSaida7seg[1]~1_combout ;
wire \conv4|rascSaida7seg[2]~2_combout ;
wire \conv4|rascSaida7seg[3]~3_combout ;
wire \conv4|rascSaida7seg[4]~4_combout ;
wire \conv4|rascSaida7seg[5]~5_combout ;
wire \conv4|rascSaida7seg[6]~6_combout ;
wire \reg4b5|DOUT[1]~feeder_combout ;
wire \comb~7_combout ;
wire \reg4b5|DOUT[2]~feeder_combout ;
wire \conv5|rascSaida7seg[0]~0_combout ;
wire \conv5|rascSaida7seg[1]~1_combout ;
wire \conv5|rascSaida7seg[2]~2_combout ;
wire \conv5|rascSaida7seg[3]~3_combout ;
wire \conv5|rascSaida7seg[4]~4_combout ;
wire \conv5|rascSaida7seg[5]~5_combout ;
wire \conv5|rascSaida7seg[6]~6_combout ;
wire [3:0] \reg4b4|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [7:0] \REGleds|DOUT ;
wire [3:0] \reg4b5|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [8:0] \CPU|RET|DOUT ;
wire [3:0] \reg4b0|DOUT ;


// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \MEM[0]~output (
	.i(\RAM4|dado_out[0]~12_combout ),
	.oe(\RAM4|dado_out[0]~15_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[0]),
	.obar());
// synopsys translate_off
defparam \MEM[0]~output .bus_hold = "false";
defparam \MEM[0]~output .open_drain_output = "false";
defparam \MEM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \MEM[1]~output (
	.i(\RAM4|dado_out[1]~16_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[1]),
	.obar());
// synopsys translate_off
defparam \MEM[1]~output .bus_hold = "false";
defparam \MEM[1]~output .open_drain_output = "false";
defparam \MEM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \MEM[2]~output (
	.i(\RAM4|dado_out[2]~17_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[2]),
	.obar());
// synopsys translate_off
defparam \MEM[2]~output .bus_hold = "false";
defparam \MEM[2]~output .open_drain_output = "false";
defparam \MEM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \MEM[3]~output (
	.i(\RAM4|dado_out[3]~18_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[3]),
	.obar());
// synopsys translate_off
defparam \MEM[3]~output .bus_hold = "false";
defparam \MEM[3]~output .open_drain_output = "false";
defparam \MEM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \MEM[4]~output (
	.i(\RAM4|dado_out[4]~19_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[4]),
	.obar());
// synopsys translate_off
defparam \MEM[4]~output .bus_hold = "false";
defparam \MEM[4]~output .open_drain_output = "false";
defparam \MEM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \MEM[5]~output (
	.i(\RAM4|dado_out[5]~20_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[5]),
	.obar());
// synopsys translate_off
defparam \MEM[5]~output .bus_hold = "false";
defparam \MEM[5]~output .open_drain_output = "false";
defparam \MEM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \MEM[6]~output (
	.i(\RAM4|dado_out[6]~21_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[6]),
	.obar());
// synopsys translate_off
defparam \MEM[6]~output .bus_hold = "false";
defparam \MEM[6]~output .open_drain_output = "false";
defparam \MEM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \MEM[7]~output (
	.i(\RAM4|dado_out[7]~22_combout ),
	.oe(\RAM4|dado_out[1]~14_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM[7]),
	.obar());
// synopsys translate_off
defparam \MEM[7]~output .bus_hold = "false";
defparam \MEM[7]~output .open_drain_output = "false";
defparam \MEM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\REGleds|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\REGleds|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\REGleds|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\REGleds|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\REGleds|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\REGleds|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\REGleds|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\REGleds|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\REGled2|DOUT~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\REGled1|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\CPU|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\CPU|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\CPU|PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\CPU|PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\conv0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\conv0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\conv0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\conv0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\conv0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\conv0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\conv0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\conv4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\conv4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\conv4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\conv4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\conv4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\conv4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\conv4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\conv5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\conv5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\conv5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\conv5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\conv5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\conv5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\conv5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \bolso[0]~output (
	.i(\CPU|REGA|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[0]),
	.obar());
// synopsys translate_off
defparam \bolso[0]~output .bus_hold = "false";
defparam \bolso[0]~output .open_drain_output = "false";
defparam \bolso[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \bolso[1]~output (
	.i(\CPU|REGA|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[1]),
	.obar());
// synopsys translate_off
defparam \bolso[1]~output .bus_hold = "false";
defparam \bolso[1]~output .open_drain_output = "false";
defparam \bolso[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \bolso[2]~output (
	.i(\CPU|REGA|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[2]),
	.obar());
// synopsys translate_off
defparam \bolso[2]~output .bus_hold = "false";
defparam \bolso[2]~output .open_drain_output = "false";
defparam \bolso[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \bolso[3]~output (
	.i(\CPU|REGA|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[3]),
	.obar());
// synopsys translate_off
defparam \bolso[3]~output .bus_hold = "false";
defparam \bolso[3]~output .open_drain_output = "false";
defparam \bolso[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \bolso[4]~output (
	.i(\CPU|REGA|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[4]),
	.obar());
// synopsys translate_off
defparam \bolso[4]~output .bus_hold = "false";
defparam \bolso[4]~output .open_drain_output = "false";
defparam \bolso[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \bolso[5]~output (
	.i(\CPU|REGA|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[5]),
	.obar());
// synopsys translate_off
defparam \bolso[5]~output .bus_hold = "false";
defparam \bolso[5]~output .open_drain_output = "false";
defparam \bolso[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \bolso[6]~output (
	.i(\CPU|REGA|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[6]),
	.obar());
// synopsys translate_off
defparam \bolso[6]~output .bus_hold = "false";
defparam \bolso[6]~output .open_drain_output = "false";
defparam \bolso[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \bolso[7]~output (
	.i(\CPU|REGA|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bolso[7]),
	.obar());
// synopsys translate_off
defparam \bolso[7]~output .bus_hold = "false";
defparam \bolso[7]~output .open_drain_output = "false";
defparam \bolso[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X35_Y9_N41
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N50
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT[2]~DUPLICATE_q ))) # (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT[1]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h696969691C1C1C1C;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~11_combout  & ( (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \CPU|RET|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX2|saida_MUX[0]~0_combout  = ( \CPU|RET|DOUT [0] & ( (!\CPU|LDESV|saida[0]~0_combout  & (((\CPU|incrementaPC|Add0~1_sumout )) # (\CPU|decoderInstru|saida[9]~0_combout ))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~14_combout )))) ) ) # ( 
// !\CPU|RET|DOUT [0] & ( (!\CPU|LDESV|saida[0]~0_combout  & (!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~1_sumout )))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~14_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\CPU|incrementaPC|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\CPU|RET|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[0]~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \CPU|MUX2|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N52
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N35
dffeas \CPU|RET|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((\CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) 
// # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q )))) # (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h01A001A008A008A0;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \ROM1|memROM~13_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX2|saida_MUX[1]~1_combout  = ( \ROM1|memROM~16_combout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~5_sumout ))) # (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [1]))) # (\CPU|LDESV|saida[0]~0_combout ) ) ) # 
// ( !\ROM1|memROM~16_combout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~5_sumout ))) # (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [1])))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|RET|DOUT [1]),
	.datad(!\CPU|incrementaPC|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[1]~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \CPU|MUX2|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N49
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [5])))) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & 
// (\CPU|PC|DOUT [1] & \CPU|PC|DOUT [5]))) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [1])))) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0920092002300230;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [2]) # ((!\CPU|PC|DOUT [3])))) # (\CPU|PC|DOUT [5] & (((!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [3])))) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [1] & 
// \CPU|PC|DOUT [3])) # (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [3]))) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0FC00FC0FCA0FCA0;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \CPU|LDESV|saida[0]~1 (
// Equation(s):
// \CPU|LDESV|saida[0]~1_combout  = ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~17_combout  & \ROM1|memROM~20_combout )) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|LDESV|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|LDESV|saida[0]~1 .extended_lut = "off";
defparam \CPU|LDESV|saida[0]~1 .lut_mask = 64'h0202020200000000;
defparam \CPU|LDESV|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N49
dffeas \CPU|RET|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [5] & \CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h2020202004040404;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \ROM1|memROM~22 (
// Equation(s):
// \ROM1|memROM~22_combout  = ( !\CPU|PC|DOUT [3] & ( (\ROM1|memROM~1_combout  & \ROM1|memROM~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~22 .extended_lut = "off";
defparam \ROM1|memROM~22 .lut_mask = 64'h000F000F00000000;
defparam \ROM1|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX2|saida_MUX[6]~6_combout  = ( \ROM1|memROM~22_combout  & ( \CPU|incrementaPC|Add0~25_sumout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|RET|DOUT [6])) # (\CPU|LDESV|saida[0]~0_combout ) ) ) ) # ( !\ROM1|memROM~22_combout  & ( 
// \CPU|incrementaPC|Add0~25_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|RET|DOUT [6]))) ) ) ) # ( \ROM1|memROM~22_combout  & ( !\CPU|incrementaPC|Add0~25_sumout  & ( 
// ((\CPU|decoderInstru|saida[9]~0_combout  & \CPU|RET|DOUT [6])) # (\CPU|LDESV|saida[0]~0_combout ) ) ) ) # ( !\ROM1|memROM~22_combout  & ( !\CPU|incrementaPC|Add0~25_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & 
// \CPU|RET|DOUT [6])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datad(!\CPU|RET|DOUT [6]),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\CPU|incrementaPC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[6]~6 .lut_mask = 64'h000C333FC0CCF3FF;
defparam \CPU|MUX2|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N46
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N52
dffeas \CPU|RET|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3])))

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h2000200020002000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \ROM1|memROM~21 (
// Equation(s):
// \ROM1|memROM~21_combout  = ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [0] & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~21 .extended_lut = "off";
defparam \ROM1|memROM~21 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX2|saida_MUX[7]~7_combout  = ( \ROM1|memROM~21_combout  & ( \CPU|incrementaPC|Add0~29_sumout  & ( ((!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|LDESV|saida[0]~0_combout )) # (\CPU|RET|DOUT [7]) ) ) ) # ( !\ROM1|memROM~21_combout  & ( 
// \CPU|incrementaPC|Add0~29_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|RET|DOUT [7]))) ) ) ) # ( \ROM1|memROM~21_combout  & ( !\CPU|incrementaPC|Add0~29_sumout  & ( ((\CPU|RET|DOUT [7] & 
// \CPU|decoderInstru|saida[9]~0_combout )) # (\CPU|LDESV|saida[0]~0_combout ) ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\CPU|incrementaPC|Add0~29_sumout  & ( (\CPU|RET|DOUT [7] & (\CPU|decoderInstru|saida[9]~0_combout  & !\CPU|LDESV|saida[0]~0_combout )) ) ) 
// )

	.dataa(!\CPU|RET|DOUT [7]),
	.datab(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datac(!\CPU|LDESV|saida[0]~0_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\CPU|incrementaPC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[7]~7 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \CPU|MUX2|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N40
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [3]))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ 
// (!\CPU|PC|DOUT [1])))) ) ) # ( !\CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT[2]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h4100410006800680;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \CPU|RET|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[8]~8 (
// Equation(s):
// \CPU|MUX2|saida_MUX[8]~8_combout  = ( \CPU|LDESV|saida[0]~0_combout  & ( \CPU|incrementaPC|Add0~33_sumout  & ( (\ROM1|memROM~4_combout  & \ROM1|memROM~1_combout ) ) ) ) # ( !\CPU|LDESV|saida[0]~0_combout  & ( \CPU|incrementaPC|Add0~33_sumout  & ( 
// (!\CPU|decoderInstru|saida[9]~0_combout ) # (\CPU|RET|DOUT [8]) ) ) ) # ( \CPU|LDESV|saida[0]~0_combout  & ( !\CPU|incrementaPC|Add0~33_sumout  & ( (\ROM1|memROM~4_combout  & \ROM1|memROM~1_combout ) ) ) ) # ( !\CPU|LDESV|saida[0]~0_combout  & ( 
// !\CPU|incrementaPC|Add0~33_sumout  & ( (\CPU|decoderInstru|saida[9]~0_combout  & \CPU|RET|DOUT [8]) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|RET|DOUT [8]),
	.datae(!\CPU|LDESV|saida[0]~0_combout ),
	.dataf(!\CPU|incrementaPC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[8]~8 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[8]~8 .lut_mask = 64'h00330505CCFF0505;
defparam \CPU|MUX2|saida_MUX[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [7] & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [7]),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'hF000F00000000000;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [4]))) ) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [4] & 
// (!\CPU|PC|DOUT [2] $ (((!\CPU|PC|DOUT [0] & \CPU|PC|DOUT [3]))))) ) ) ) # ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [2])))) ) ) ) # ( 
// !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [3]) # ((\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [2])))) ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'hDC008C00D2000800;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h0000000000FF00FF;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \CPU|decoderInstru|saida~2 (
// Equation(s):
// \CPU|decoderInstru|saida~2_combout  = ( !\ROM1|memROM~19_combout  & ( (\ROM1|memROM~18_combout  & (!\ROM1|memROM~20_combout  $ (\ROM1|memROM~17_combout ))) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida~2 .extended_lut = "off";
defparam \CPU|decoderInstru|saida~2 .lut_mask = 64'h00A500A500000000;
defparam \CPU|decoderInstru|saida~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \CPU|decoderInstru|Equal11~2 (
// Equation(s):
// \CPU|decoderInstru|Equal11~2_combout  = ( \ROM1|memROM~7_combout  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout ) # ((\CPU|PC|DOUT [4] & !\ROM1|memROM~9_combout )) ) ) ) # ( !\ROM1|memROM~7_combout  & ( \ROM1|memROM~8_combout  & ( 
// (!\ROM1|memROM~6_combout ) # ((\CPU|PC|DOUT [4] & !\ROM1|memROM~9_combout )) ) ) ) # ( \ROM1|memROM~7_combout  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout ) # ((\CPU|PC|DOUT [4] & !\ROM1|memROM~9_combout )) ) ) ) # ( !\ROM1|memROM~7_combout  
// & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout ) # ((!\ROM1|memROM~9_combout  & ((!\ROM1|memROM~10_combout ) # (\CPU|PC|DOUT [4])))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|Equal11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|Equal11~2 .extended_lut = "off";
defparam \CPU|decoderInstru|Equal11~2 .lut_mask = 64'hFFB0FF30FF30FF30;
defparam \CPU|decoderInstru|Equal11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \CPU|decoderInstru|Equal11~3 (
// Equation(s):
// \CPU|decoderInstru|Equal11~3_combout  = ( \ROM1|memROM~7_combout  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~6_combout  & (!\CPU|PC|DOUT [4] & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|Equal11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|Equal11~3 .extended_lut = "off";
defparam \CPU|decoderInstru|Equal11~3 .lut_mask = 64'h0000400000000000;
defparam \CPU|decoderInstru|Equal11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \CPU|decoderInstru|saida~3 (
// Equation(s):
// \CPU|decoderInstru|saida~3_combout  = ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~19_combout  & ( (!\ROM1|memROM~20_combout  & !\ROM1|memROM~17_combout ) ) ) ) # ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~19_combout  & ( (\ROM1|memROM~20_combout  & 
// \ROM1|memROM~17_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~17_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida~3 .extended_lut = "off";
defparam \CPU|decoderInstru|saida~3 .lut_mask = 64'h0000000FF0000000;
defparam \CPU|decoderInstru|saida~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \CPU|decoderInstru|saida[4]~7 (
// Equation(s):
// \CPU|decoderInstru|saida[4]~7_combout  = ( \CPU|decoderInstru|saida~3_combout  ) # ( !\CPU|decoderInstru|saida~3_combout  & ( \CPU|decoderInstru|Equal11~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decoderInstru|Equal11~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[4]~7 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[4]~7 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU|decoderInstru|saida[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \CPU|decoderInstru|saida[1]~1 (
// Equation(s):
// \CPU|decoderInstru|saida[1]~1_combout  = ( \ROM1|memROM~6_combout  & ( !\ROM1|memROM~9_combout  & ( (!\CPU|PC|DOUT [4] & (!\ROM1|memROM~10_combout  $ (((!\ROM1|memROM~8_combout  & !\ROM1|memROM~7_combout ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[1]~1 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[1]~1 .lut_mask = 64'h00002A8000000000;
defparam \CPU|decoderInstru|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [3])))) # (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  $ (\CPU|PC|DOUT [2]))))

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [5]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h6104610461046104;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( !\CPU|PC|DOUT [0] & ( (\ROM1|memROM~0_combout  & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h000F000F00000000;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \buff3_K4|saida~0 (
// Equation(s):
// \buff3_K4|saida~0_combout  = ( \ROM1|memROM~4_combout  & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [3] & (\ROM1|memROM~3_combout  & ((!\ROM1|memROM~5_combout ) # (\CPU|PC|DOUT [0])))) ) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K4|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K4|saida~0 .extended_lut = "off";
defparam \buff3_K4|saida~0 .lut_mask = 64'h00000000000000B0;
defparam \buff3_K4|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & \CPU|PC|DOUT [1])) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [1])))) ) ) # ( 
// !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT [1])))) # (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT[5]~DUPLICATE_q ))) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h1082108242004200;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~1_combout  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~11_combout  & ( (\ROM1|memROM~1_combout  & ((!\CPU|PC|DOUT [3]) # (\ROM1|memROM~13_combout ))) ) ) 
// ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~11_combout  & ( \ROM1|memROM~1_combout  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~11_combout  & ( (\ROM1|memROM~1_combout  & \ROM1|memROM~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0033333330333333;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( !\comb~0_combout  & ( (\CPU|decoderInstru|saida[1]~1_combout  & (!\ROM1|memROM~2_combout  & \buff3_K4|saida~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h0030003000000000;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \CPU|decoderInstru|Equal11~1 (
// Equation(s):
// \CPU|decoderInstru|Equal11~1_combout  = ( \ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~6_combout  & \CPU|PC|DOUT [4]) ) ) ) # ( !\ROM1|memROM~10_combout  & ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~6_combout  & 
// (((!\ROM1|memROM~7_combout  & !\ROM1|memROM~8_combout )) # (\CPU|PC|DOUT [4]))) ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|Equal11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|Equal11~1 .extended_lut = "off";
defparam \CPU|decoderInstru|Equal11~1 .lut_mask = 64'h0000000023030303;
defparam \CPU|decoderInstru|Equal11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \DEC1|Mux3~1 (
// Equation(s):
// \DEC1|Mux3~1_combout  = ( \ROM1|memROM~5_combout  & ( (\ROM1|memROM~1_combout  & (\ROM1|memROM~4_combout  & \CPU|PC|DOUT [0])) ) ) # ( !\ROM1|memROM~5_combout  & ( (\ROM1|memROM~1_combout  & \ROM1|memROM~4_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|Mux3~1 .extended_lut = "off";
defparam \DEC1|Mux3~1 .lut_mask = 64'h0505050500050005;
defparam \DEC1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~5_combout  = ( \ROM1|memROM~22_combout  & ( \CPU|decoderInstru|saida[1]~1_combout  & ( (\DEC1|Mux3~1_combout  & (!\ROM1|memROM~2_combout  & (!\comb~0_combout  & !\CPU|decoderInstru|Equal11~1_combout ))) ) ) ) # ( 
// !\ROM1|memROM~22_combout  & ( \CPU|decoderInstru|saida[1]~1_combout  & ( (\CPU|decoderInstru|Equal11~1_combout ) # (\DEC1|Mux3~1_combout ) ) ) ) # ( !\ROM1|memROM~22_combout  & ( !\CPU|decoderInstru|saida[1]~1_combout  & ( 
// \CPU|decoderInstru|Equal11~1_combout  ) ) )

	.dataa(!\DEC1|Mux3~1_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\comb~0_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\ROM1|memROM~22_combout ),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~5 .lut_mask = 64'h00FF000055FF4000;
defparam \CPU|MUX1|saida_MUX[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \DEC1|Mux3~0 (
// Equation(s):
// \DEC1|Mux3~0_combout  = ( \ROM1|memROM~4_combout  & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT [3] & (!\ROM1|memROM~3_combout  & ((!\ROM1|memROM~5_combout ) # (\CPU|PC|DOUT [0])))) # (\CPU|PC|DOUT [3] & (((!\ROM1|memROM~5_combout )) # (\CPU|PC|DOUT 
// [0]))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT [0]),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|Mux3~0 .extended_lut = "off";
defparam \DEC1|Mux3~0 .lut_mask = 64'h000000000000F351;
defparam \DEC1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \RAM4|dado_out~8 (
// Equation(s):
// \RAM4|dado_out~8_combout  = ( \CPU|decoderInstru|saida[1]~1_combout  & ( \DEC1|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DEC1|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out~8 .extended_lut = "off";
defparam \RAM4|dado_out~8 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|dado_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \CPU|decoderInstru|Equal11~0 (
// Equation(s):
// \CPU|decoderInstru|Equal11~0_combout  = ( \ROM1|memROM~6_combout  & ( \ROM1|memROM~7_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & !\CPU|PC|DOUT [4]))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|Equal11~0 .extended_lut = "off";
defparam \CPU|decoderInstru|Equal11~0 .lut_mask = 64'h0000000000000800;
defparam \CPU|decoderInstru|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \RAM4|process_0~0 (
// Equation(s):
// \RAM4|process_0~0_combout  = ( \CPU|decoderInstru|Equal11~0_combout  & ( \DEC1|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DEC1|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|process_0~0 .extended_lut = "off";
defparam \RAM4|process_0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \RAM4|ram~555 (
// Equation(s):
// \RAM4|ram~555_combout  = ( \RAM4|process_0~0_combout  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~16_combout  & (\ROM1|memROM~2_combout  & \ROM1|memROM~15_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(!\RAM4|process_0~0_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~555 .extended_lut = "off";
defparam \RAM4|ram~555 .lut_mask = 64'h0000000000000008;
defparam \RAM4|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N53
dffeas \RAM4|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~319 .is_wysiwyg = "true";
defparam \RAM4|ram~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \RAM4|ram~550 (
// Equation(s):
// \RAM4|ram~550_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~319_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM4|ram~319_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~550 .extended_lut = "off";
defparam \RAM4|ram~550 .lut_mask = 64'h0000000000F000F0;
defparam \RAM4|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \RAM4|ram~557 (
// Equation(s):
// \RAM4|ram~557_combout  = ( !\ROM1|memROM~15_combout  & ( \ROM1|memROM~16_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout  & \RAM4|process_0~0_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM4|process_0~0_combout ),
	.datae(!\ROM1|memROM~15_combout ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~557 .extended_lut = "off";
defparam \RAM4|ram~557 .lut_mask = 64'h0000000000800000;
defparam \RAM4|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N59
dffeas \RAM4|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~39 .is_wysiwyg = "true";
defparam \RAM4|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \RAM4|ram~556 (
// Equation(s):
// \RAM4|ram~556_combout  = ( !\ROM1|memROM~16_combout  & ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & (\RAM4|process_0~0_combout  & !\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM4|process_0~0_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~556 .extended_lut = "off";
defparam \RAM4|ram~556 .lut_mask = 64'h0000000008000000;
defparam \RAM4|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \RAM4|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~279 .is_wysiwyg = "true";
defparam \RAM4|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \RAM4|ram~549 (
// Equation(s):
// \RAM4|ram~549_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~279_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~16_combout  & \RAM4|ram~39_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\RAM4|ram~39_q ),
	.datad(!\RAM4|ram~279_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~549 .extended_lut = "off";
defparam \RAM4|ram~549 .lut_mask = 64'h0303030300CC00CC;
defparam \RAM4|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \RAM4|ram~551 (
// Equation(s):
// \RAM4|ram~551_combout  = ( \RAM4|ram~549_combout  & ( (!\ROM1|memROM~14_combout  & ((!\ROM1|memROM~2_combout ))) # (\ROM1|memROM~14_combout  & (\RAM4|ram~550_combout  & \ROM1|memROM~2_combout )) ) ) # ( !\RAM4|ram~549_combout  & ( (\ROM1|memROM~14_combout 
//  & (\RAM4|ram~550_combout  & \ROM1|memROM~2_combout )) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(gnd),
	.datac(!\RAM4|ram~550_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~551 .extended_lut = "off";
defparam \RAM4|ram~551 .lut_mask = 64'h00050005AA05AA05;
defparam \RAM4|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \RAM4|dado_out[6]~30 (
// Equation(s):
// \RAM4|dado_out[6]~30_combout  = ( \RAM4|dado_out~8_combout  & ( \RAM4|ram~551_combout  & ( \ROM1|memROM~21_combout  ) ) ) # ( \RAM4|dado_out~8_combout  & ( !\RAM4|ram~551_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(gnd),
	.datae(!\RAM4|dado_out~8_combout ),
	.dataf(!\RAM4|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[6]~30 .extended_lut = "off";
defparam \RAM4|dado_out[6]~30 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM4|dado_out[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( !\CPU|MUX1|saida_MUX[6]~5_combout  & ( \RAM4|dado_out[6]~30_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) ) # ( \CPU|MUX1|saida_MUX[6]~5_combout  & ( !\RAM4|dado_out[6]~30_combout  & ( 
// (!\CPU|decoderInstru|saida~2_combout  & (!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # (\SW[6]~input_o )))) ) ) ) # ( !\CPU|MUX1|saida_MUX[6]~5_combout  & ( !\RAM4|dado_out[6]~30_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\comb~9_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\CPU|MUX1|saida_MUX[6]~5_combout ),
	.dataf(!\RAM4|dado_out[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'hCCCCC400CCCC0000;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \CPU|decoderInstru|saida[4]~4 (
// Equation(s):
// \CPU|decoderInstru|saida[4]~4_combout  = ( \CPU|decoderInstru|saida~3_combout  & ( !\CPU|decoderInstru|Equal11~2_combout  ) ) # ( !\CPU|decoderInstru|saida~3_combout  & ( (\CPU|decoderInstru|Equal11~3_combout  & !\CPU|decoderInstru|Equal11~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decoderInstru|Equal11~3_combout ),
	.datad(!\CPU|decoderInstru|Equal11~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[4]~4 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[4]~4 .lut_mask = 64'h0F000F00FF00FF00;
defparam \CPU|decoderInstru|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \CPU|decoderInstru|saida[5]~5 (
// Equation(s):
// \CPU|decoderInstru|saida[5]~5_combout  = ( \CPU|decoderInstru|saida~3_combout  & ( (((\ROM1|memROM~18_combout ) # (\ROM1|memROM~20_combout )) # (\ROM1|memROM~19_combout )) # (\ROM1|memROM~17_combout ) ) ) # ( !\CPU|decoderInstru|saida~3_combout  & ( 
// (!\ROM1|memROM~19_combout  & (!\ROM1|memROM~20_combout  & ((\ROM1|memROM~18_combout ) # (\ROM1|memROM~17_combout )))) ) )

	.dataa(!\ROM1|memROM~17_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[5]~5 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[5]~5 .lut_mask = 64'h40C040C07FFF7FFF;
defparam \CPU|decoderInstru|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N53
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~25_sumout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~12 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~12_combout  = ( !\CPU|MUX1|saida_MUX[6]~5_combout  & ( \RAM4|dado_out[6]~30_combout  ) ) # ( \CPU|MUX1|saida_MUX[6]~5_combout  & ( !\RAM4|dado_out[6]~30_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # 
// (\SW[6]~input_o ))) ) ) ) # ( !\CPU|MUX1|saida_MUX[6]~5_combout  & ( !\RAM4|dado_out[6]~30_combout  ) )

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\comb~9_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\CPU|MUX1|saida_MUX[6]~5_combout ),
	.dataf(!\RAM4|dado_out[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~12 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~12 .lut_mask = 64'hFFFFF500FFFF0000;
defparam \CPU|MUX1|saida_MUX[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \RAM4|dado_out[1]~14 (
// Equation(s):
// \RAM4|dado_out[1]~14_combout  = ( \CPU|decoderInstru|saida[1]~1_combout  & ( ((!\ROM1|memROM~2_combout  & (!\comb~0_combout  & \buff3_K4|saida~0_combout ))) # (\DEC1|Mux3~0_combout ) ) )

	.dataa(!\DEC1|Mux3~0_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\comb~0_combout ),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[1]~14 .extended_lut = "off";
defparam \RAM4|dado_out[1]~14 .lut_mask = 64'h0000000055D555D5;
defparam \RAM4|dado_out[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N9
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~4_combout  = ( \CPU|decoderInstru|Equal11~1_combout  & ( \RAM4|dado_out[1]~14_combout  & ( \ROM1|memROM~15_combout  ) ) ) # ( \CPU|decoderInstru|Equal11~1_combout  & ( !\RAM4|dado_out[1]~14_combout  & ( \ROM1|memROM~15_combout  ) ) 
// ) # ( !\CPU|decoderInstru|Equal11~1_combout  & ( !\RAM4|dado_out[1]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(!\CPU|decoderInstru|Equal11~1_combout ),
	.dataf(!\RAM4|dado_out[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~4 .lut_mask = 64'hFFFF0F0F00000F0F;
defparam \CPU|MUX1|saida_MUX[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \RAM4|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~318 .is_wysiwyg = "true";
defparam \RAM4|ram~318 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \RAM4|ram~547 (
// Equation(s):
// \RAM4|ram~547_combout  = ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~15_combout  & \RAM4|ram~318_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM4|ram~318_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~547 .extended_lut = "off";
defparam \RAM4|ram~547 .lut_mask = 64'h000F000F00000000;
defparam \RAM4|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \RAM4|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~38 .is_wysiwyg = "true";
defparam \RAM4|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \RAM4|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~278 .is_wysiwyg = "true";
defparam \RAM4|ram~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N51
cyclonev_lcell_comb \RAM4|ram~546 (
// Equation(s):
// \RAM4|ram~546_combout  = ( \ROM1|memROM~16_combout  & ( (\RAM4|ram~38_q  & !\ROM1|memROM~15_combout ) ) ) # ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~15_combout  & \RAM4|ram~278_q ) ) )

	.dataa(!\RAM4|ram~38_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM4|ram~278_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~546 .extended_lut = "off";
defparam \RAM4|ram~546 .lut_mask = 64'h000F000F50505050;
defparam \RAM4|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \RAM4|ram~548 (
// Equation(s):
// \RAM4|ram~548_combout  = ( \RAM4|ram~546_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout )) # (\ROM1|memROM~2_combout  & (\ROM1|memROM~14_combout  & \RAM4|ram~547_combout )) ) ) # ( !\RAM4|ram~546_combout  & ( (\ROM1|memROM~2_combout  & 
// (\ROM1|memROM~14_combout  & \RAM4|ram~547_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM4|ram~547_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~548 .extended_lut = "off";
defparam \RAM4|ram~548 .lut_mask = 64'h00030003C0C3C0C3;
defparam \RAM4|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \RAM4|dado_out[5]~29 (
// Equation(s):
// \RAM4|dado_out[5]~29_combout  = ( \RAM4|ram~548_combout  & ( (\ROM1|memROM~21_combout  & \RAM4|dado_out~8_combout ) ) ) # ( !\RAM4|ram~548_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[5]~29 .extended_lut = "off";
defparam \RAM4|dado_out[5]~29 .lut_mask = 64'h00FF00FF000F000F;
defparam \RAM4|dado_out[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~11 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~11_combout  = ( \CPU|MUX1|saida_MUX[5]~4_combout  & ( \RAM4|dado_out[5]~29_combout  ) ) # ( \CPU|MUX1|saida_MUX[5]~4_combout  & ( !\RAM4|dado_out[5]~29_combout  ) ) # ( !\CPU|MUX1|saida_MUX[5]~4_combout  & ( 
// !\RAM4|dado_out[5]~29_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # (\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\comb~9_combout ),
	.datac(!\CPU|decoderInstru|Equal11~1_combout ),
	.datad(gnd),
	.datae(!\CPU|MUX1|saida_MUX[5]~4_combout ),
	.dataf(!\RAM4|dado_out[5]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~11 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~11 .lut_mask = 64'hD0D0FFFF0000FFFF;
defparam \CPU|MUX1|saida_MUX[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y8_N29
dffeas \RAM4|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~37 .is_wysiwyg = "true";
defparam \RAM4|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \RAM4|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~277 .is_wysiwyg = "true";
defparam \RAM4|ram~277 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \RAM4|ram~543 (
// Equation(s):
// \RAM4|ram~543_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~277_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM4|ram~37_q  & \ROM1|memROM~16_combout ) ) )

	.dataa(!\RAM4|ram~37_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM4|ram~277_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~543 .extended_lut = "off";
defparam \RAM4|ram~543 .lut_mask = 64'h0505050500F000F0;
defparam \RAM4|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \RAM4|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~317 .is_wysiwyg = "true";
defparam \RAM4|ram~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \RAM4|ram~544 (
// Equation(s):
// \RAM4|ram~544_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~317_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM4|ram~317_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~544 .extended_lut = "off";
defparam \RAM4|ram~544 .lut_mask = 64'h0000000000F000F0;
defparam \RAM4|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \RAM4|ram~545 (
// Equation(s):
// \RAM4|ram~545_combout  = ( \RAM4|ram~544_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM4|ram~543_combout  & !\ROM1|memROM~14_combout )) # (\ROM1|memROM~2_combout  & ((\ROM1|memROM~14_combout ))) ) ) # ( !\RAM4|ram~544_combout  & ( (\RAM4|ram~543_combout  
// & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~14_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM4|ram~543_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~545 .extended_lut = "off";
defparam \RAM4|ram~545 .lut_mask = 64'h30003000300F300F;
defparam \RAM4|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \RAM4|dado_out[4]~28 (
// Equation(s):
// \RAM4|dado_out[4]~28_combout  = ( \RAM4|ram~545_combout  & ( (\RAM4|dado_out~8_combout  & \ROM1|memROM~21_combout ) ) ) # ( !\RAM4|ram~545_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~8_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[4]~28 .extended_lut = "off";
defparam \RAM4|dado_out[4]~28 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \RAM4|dado_out[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~3_combout  = ( \RAM4|dado_out[1]~14_combout  & ( (!\ROM1|memROM~21_combout ) # (!\CPU|decoderInstru|Equal11~1_combout ) ) ) # ( !\RAM4|dado_out[1]~14_combout  & ( (!\ROM1|memROM~21_combout  & \CPU|decoderInstru|Equal11~1_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~3 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \CPU|MUX1|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~10 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~10_combout  = ( \CPU|MUX1|saida_MUX[3]~3_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout  & (!\RAM4|dado_out[4]~28_combout  & ((!\comb~9_combout ) # (\SW[4]~input_o )))) ) ) # ( !\CPU|MUX1|saida_MUX[3]~3_combout  )

	.dataa(!\comb~9_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\CPU|decoderInstru|Equal11~1_combout ),
	.datad(!\RAM4|dado_out[4]~28_combout ),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~10 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~10 .lut_mask = 64'hFFFFFFFFB000B000;
defparam \CPU|MUX1|saida_MUX[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \RAM4|ram~316feeder (
// Equation(s):
// \RAM4|ram~316feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~316feeder .extended_lut = "off";
defparam \RAM4|ram~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM4|ram~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \RAM4|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM4|ram~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~316 .is_wysiwyg = "true";
defparam \RAM4|ram~316 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N27
cyclonev_lcell_comb \RAM4|ram~541 (
// Equation(s):
// \RAM4|ram~541_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~316_q ) ) )

	.dataa(!\ROM1|memROM~16_combout ),
	.datab(gnd),
	.datac(!\RAM4|ram~316_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~541 .extended_lut = "off";
defparam \RAM4|ram~541 .lut_mask = 64'h000000000A0A0A0A;
defparam \RAM4|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \RAM4|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~36 .is_wysiwyg = "true";
defparam \RAM4|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \RAM4|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~276 .is_wysiwyg = "true";
defparam \RAM4|ram~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \RAM4|ram~540 (
// Equation(s):
// \RAM4|ram~540_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~276_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\RAM4|ram~36_q  & \ROM1|memROM~16_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM4|ram~36_q ),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM4|ram~276_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~540 .extended_lut = "off";
defparam \RAM4|ram~540 .lut_mask = 64'h0303030300F000F0;
defparam \RAM4|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N51
cyclonev_lcell_comb \RAM4|ram~542 (
// Equation(s):
// \RAM4|ram~542_combout  = ( \RAM4|ram~540_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout )) # (\ROM1|memROM~2_combout  & (\ROM1|memROM~14_combout  & \RAM4|ram~541_combout )) ) ) # ( !\RAM4|ram~540_combout  & ( (\ROM1|memROM~2_combout  & 
// (\ROM1|memROM~14_combout  & \RAM4|ram~541_combout )) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM4|ram~541_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~542 .extended_lut = "off";
defparam \RAM4|ram~542 .lut_mask = 64'h00050005A0A5A0A5;
defparam \RAM4|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \RAM4|dado_out[3]~27 (
// Equation(s):
// \RAM4|dado_out[3]~27_combout  = ( \RAM4|ram~542_combout  & ( (\ROM1|memROM~21_combout  & \RAM4|dado_out~8_combout ) ) ) # ( !\RAM4|ram~542_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[3]~27 .extended_lut = "off";
defparam \RAM4|dado_out[3]~27 .lut_mask = 64'h00FF00FF000F000F;
defparam \RAM4|dado_out[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~9 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~9_combout  = ( \RAM4|dado_out[3]~27_combout  & ( !\CPU|MUX1|saida_MUX[3]~3_combout  ) ) # ( !\RAM4|dado_out[3]~27_combout  & ( (!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # 
// (\SW[3]~input_o )))) ) )

	.dataa(!\comb~9_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[3]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~9 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~9 .lut_mask = 64'hFBF0FBF0F0F0F0F0;
defparam \CPU|MUX1|saida_MUX[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~2_combout  = ( \CPU|decoderInstru|Equal11~1_combout  & ( \CPU|decoderInstru|saida[1]~1_combout  & ( !\ROM1|memROM~2_combout  ) ) ) # ( !\CPU|decoderInstru|Equal11~1_combout  & ( \CPU|decoderInstru|saida[1]~1_combout  & ( 
// ((!\ROM1|memROM~2_combout  & (\buff3_K4|saida~0_combout  & !\comb~0_combout ))) # (\DEC1|Mux3~0_combout ) ) ) ) # ( \CPU|decoderInstru|Equal11~1_combout  & ( !\CPU|decoderInstru|saida[1]~1_combout  & ( !\ROM1|memROM~2_combout  ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\buff3_K4|saida~0_combout ),
	.datac(!\DEC1|Mux3~0_combout ),
	.datad(!\comb~0_combout ),
	.datae(!\CPU|decoderInstru|Equal11~1_combout ),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~2 .lut_mask = 64'h0000AAAA2F0FAAAA;
defparam \CPU|MUX1|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N45
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~1_combout  = ( \RAM4|dado_out[1]~14_combout  & ( (\ROM1|memROM~16_combout  & \CPU|decoderInstru|Equal11~1_combout ) ) ) # ( !\RAM4|dado_out[1]~14_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout ) # (\ROM1|memROM~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~1 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \CPU|MUX1|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N45
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \ROM1|memROM~11_combout  & ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~1_combout  & (\CPU|PC|DOUT [3] & \ROM1|memROM~12_combout )) ) ) ) # ( !\ROM1|memROM~11_combout  & ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~1_combout  & 
// \ROM1|memROM~12_combout ) ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(gnd),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h0055001100000000;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \buff3_K4|saida~1 (
// Equation(s):
// \buff3_K4|saida~1_combout  = ( \comb~3_combout  & ( (\ROM1|memROM~2_combout  & (\CPU|decoderInstru|saida[1]~1_combout  & (\FPGA_RESET_N~input_o  & \buff3_K4|saida~0_combout ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datac(!\FPGA_RESET_N~input_o ),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K4|saida~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K4|saida~1 .extended_lut = "off";
defparam \buff3_K4|saida~1 .lut_mask = 64'h0000000000010001;
defparam \buff3_K4|saida~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \RAM4|dado_out[0]~23 (
// Equation(s):
// \RAM4|dado_out[0]~23_combout  = ( \RAM4|ram~532_combout  & ( (\RAM4|dado_out~8_combout  & \ROM1|memROM~21_combout ) ) ) # ( !\RAM4|ram~532_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|dado_out~8_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~23 .extended_lut = "off";
defparam \RAM4|dado_out[0]~23 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \RAM4|dado_out[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( \CPU|decoderInstru|saida[1]~1_combout  & ( (!\ROM1|memROM~2_combout  & \buff3_K4|saida~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h0000000000F000F0;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \buff3_K0|saida~0 (
// Equation(s):
// \buff3_K0|saida~0_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~12_combout  & ( (\KEY[0]~input_o  & (!\ROM1|memROM~13_combout  & (\CPU|PC|DOUT [3] & \ROM1|memROM~1_combout ))) ) ) ) # ( !\ROM1|memROM~11_combout  & ( \ROM1|memROM~12_combout  & ( 
// (\KEY[0]~input_o  & (!\ROM1|memROM~13_combout  & \ROM1|memROM~1_combout )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K0|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K0|saida~0 .extended_lut = "off";
defparam \buff3_K0|saida~0 .lut_mask = 64'h0000000000440004;
defparam \buff3_K0|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \buff3_8|saida~0 (
// Equation(s):
// \buff3_8|saida~0_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~1_combout  & ( (!\ROM1|memROM~12_combout  & (!\SW[8]~input_o  & (!\ROM1|memROM~13_combout  & !\CPU|PC|DOUT [3]))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_8|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_8|saida~0 .extended_lut = "off";
defparam \buff3_8|saida~0 .lut_mask = 64'h0000000000008000;
defparam \buff3_8|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \buff3_9|saida~0 (
// Equation(s):
// \buff3_9|saida~0_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~13_combout  & ( (!\SW[9]~input_o  & (\CPU|PC|DOUT [3] & (!\ROM1|memROM~12_combout  & \ROM1|memROM~1_combout ))) ) ) ) # ( !\ROM1|memROM~11_combout  & ( \ROM1|memROM~13_combout  & ( 
// (!\SW[9]~input_o  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~1_combout )) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_9|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_9|saida~0 .extended_lut = "off";
defparam \buff3_9|saida~0 .lut_mask = 64'h0000000000A00020;
defparam \buff3_9|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \RAM4|dado_out[0]~9 (
// Equation(s):
// \RAM4|dado_out[0]~9_combout  = ( !\comb~0_combout  & ( (!\ROM1|memROM~2_combout  & (\CPU|decoderInstru|saida[1]~1_combout  & (!\SW[0]~input_o  & \buff3_K4|saida~0_combout ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~9 .extended_lut = "off";
defparam \RAM4|dado_out[0]~9 .lut_mask = 64'h0020002000000000;
defparam \RAM4|dado_out[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \RAM4|dado_out[0]~33 (
// Equation(s):
// \RAM4|dado_out[0]~33_combout  = ( !\RAM4|dado_out[0]~9_combout  & ( (!\comb~8_combout ) # ((!\buff3_K0|saida~0_combout  & (!\buff3_8|saida~0_combout  & !\buff3_9|saida~0_combout ))) ) )

	.dataa(!\comb~8_combout ),
	.datab(!\buff3_K0|saida~0_combout ),
	.datac(!\buff3_8|saida~0_combout ),
	.datad(!\buff3_9|saida~0_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~33 .extended_lut = "off";
defparam \RAM4|dado_out[0]~33 .lut_mask = 64'hEAAAEAAA00000000;
defparam \RAM4|dado_out[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \RAM4|dado_out[0]~13 (
// Equation(s):
// \RAM4|dado_out[0]~13_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~16_combout  & !\ROM1|memROM~14_combout )) ) ) # ( !\ROM1|memROM~15_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~16_combout  $ 
// (!\ROM1|memROM~14_combout ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~13 .extended_lut = "off";
defparam \RAM4|dado_out[0]~13 .lut_mask = 64'h0AA00AA0FAAAFAAA;
defparam \RAM4|dado_out[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \buff3_K4|saida~2 (
// Equation(s):
// \buff3_K4|saida~2_combout  = ( \CPU|decoderInstru|saida[1]~1_combout  & ( \buff3_K4|saida~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\buff3_K4|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K4|saida~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K4|saida~2 .extended_lut = "off";
defparam \buff3_K4|saida~2 .lut_mask = 64'h0000000000FF00FF;
defparam \buff3_K4|saida~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~0_combout  = ( \CPU|decoderInstru|Equal11~1_combout  & ( \ROM1|memROM~14_combout  ) ) # ( !\CPU|decoderInstru|Equal11~1_combout  & ( (!\RAM4|dado_out[1]~14_combout  & ((!\RAM4|dado_out[0]~13_combout ) # (!\buff3_K4|saida~2_combout 
// ))) ) )

	.dataa(!\RAM4|dado_out[1]~14_combout ),
	.datab(!\RAM4|dado_out[0]~13_combout ),
	.datac(!\buff3_K4|saida~2_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~0 .lut_mask = 64'hA8A8A8A800FF00FF;
defparam \CPU|MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \detectorK0|saidaQ~0 (
// Equation(s):
// \detectorK0|saidaQ~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorK0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorK0|saidaQ~0 .extended_lut = "off";
defparam \detectorK0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorK0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \detectorK0|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorK0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorK0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorK0|saidaQ .is_wysiwyg = "true";
defparam \detectorK0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \detectorK0|saida (
// Equation(s):
// \detectorK0|saida~combout  = LCELL(( !\detectorK0|saidaQ~q  & ( !\KEY[1]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\detectorK0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorK0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorK0|saida .extended_lut = "off";
defparam \detectorK0|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \detectorK0|saida .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \FLAG|DOUT~feeder (
// Equation(s):
// \FLAG|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLAG|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLAG|DOUT~feeder .extended_lut = "off";
defparam \FLAG|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FLAG|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( !\CPU|PC|DOUT [0] & ( (\ROM1|memROM~5_combout  & (\ROM1|memROM~0_combout  & (\ROM1|memROM~1_combout  & \ROM1|memROM~4_combout ))) ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h0001000100000000;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( \ROM1|memROM~16_combout  & ( \ROM1|memROM~14_combout  & ( (\CPU|decoderInstru|Equal11~0_combout  & (\ROM1|memROM~22_combout  & (\ROM1|memROM~15_combout  & \comb~10_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~0_combout ),
	.datab(!\ROM1|memROM~22_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\comb~10_combout ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "off";
defparam \comb~11 .lut_mask = 64'h0000000000000001;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N19
dffeas \FLAG|DOUT (
	.clk(\detectorK0|saida~combout ),
	.d(\FLAG|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~11_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLAG|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLAG|DOUT .is_wysiwyg = "true";
defparam \FLAG|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \RAM4|dado_out[0]~32 (
// Equation(s):
// \RAM4|dado_out[0]~32_combout  = ( \comb~8_combout  & ( \FLAG|DOUT~q  & ( (\KEY[3]~input_o  & (\ROM1|memROM~16_combout  & (\ROM1|memROM~15_combout  & \ROM1|memROM~14_combout ))) ) ) ) # ( \comb~8_combout  & ( !\FLAG|DOUT~q  & ( (\ROM1|memROM~15_combout  & 
// (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~16_combout ) # (\KEY[3]~input_o )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\comb~8_combout ),
	.dataf(!\FLAG|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~32 .extended_lut = "off";
defparam \RAM4|dado_out[0]~32 .lut_mask = 64'h0000000D00000001;
defparam \RAM4|dado_out[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~6_combout  = ( \CPU|MUX1|saida_MUX[0]~0_combout  & ( \RAM4|dado_out[0]~32_combout  ) ) # ( \CPU|MUX1|saida_MUX[0]~0_combout  & ( !\RAM4|dado_out[0]~32_combout  ) ) # ( !\CPU|MUX1|saida_MUX[0]~0_combout  & ( 
// !\RAM4|dado_out[0]~32_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout  & (!\buff3_K4|saida~1_combout  & (!\RAM4|dado_out[0]~23_combout  & \RAM4|dado_out[0]~33_combout ))) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\buff3_K4|saida~1_combout ),
	.datac(!\RAM4|dado_out[0]~23_combout ),
	.datad(!\RAM4|dado_out[0]~33_combout ),
	.datae(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.dataf(!\RAM4|dado_out[0]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~6 .lut_mask = 64'h0080FFFF0000FFFF;
defparam \CPU|MUX1|saida_MUX[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( (!\CPU|decoderInstru|saida~2_combout ) # ((!\CPU|decoderInstru|Equal11~2_combout  & ((\CPU|decoderInstru|saida~3_combout ) # (\CPU|decoderInstru|Equal11~3_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|Equal11~3_combout ),
	.datad(!\CPU|decoderInstru|saida~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000AEEE;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( \CPU|REGA|DOUT [0] ) + ( !\CPU|MUX1|saida_MUX[0]~6_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~34_cout  
// ))
// \CPU|ULA1|Add0~2  = CARRY(( \CPU|REGA|DOUT [0] ) + ( !\CPU|MUX1|saida_MUX[0]~6_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[0]~6_combout ),
	.datad(!\CPU|REGA|DOUT [0]),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h00005A1E000000FF;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \RAM4|dado_out[0]~10 (
// Equation(s):
// \RAM4|dado_out[0]~10_combout  = ( !\ROM1|memROM~2_combout  & ( \CPU|decoderInstru|saida[1]~1_combout  & ( (\buff3_K4|saida~0_combout  & (((\buff3_8|saida~0_combout ) # (\buff3_K0|saida~0_combout )) # (\buff3_9|saida~0_combout ))) ) ) )

	.dataa(!\buff3_9|saida~0_combout ),
	.datab(!\buff3_K4|saida~0_combout ),
	.datac(!\buff3_K0|saida~0_combout ),
	.datad(!\buff3_8|saida~0_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~10 .extended_lut = "off";
defparam \RAM4|dado_out[0]~10 .lut_mask = 64'h0000000013330000;
defparam \RAM4|dado_out[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \buff3_K3|saida~0 (
// Equation(s):
// \buff3_K3|saida~0_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~12_combout  & ( (!\CPU|PC|DOUT [3] & (\KEY[3]~input_o  & (\ROM1|memROM~13_combout  & \ROM1|memROM~1_combout ))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\KEY[3]~input_o ),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K3|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K3|saida~0 .extended_lut = "off";
defparam \buff3_K3|saida~0 .lut_mask = 64'h0000000000000002;
defparam \buff3_K3|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( !\ROM1|memROM~13_combout  & ( (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT [3] & (\ROM1|memROM~12_combout  & \ROM1|memROM~11_combout ))) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h0004000400000000;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \buff3_K1|saida~0 (
// Equation(s):
// \buff3_K1|saida~0_combout  = ( !\ROM1|memROM~2_combout  & ( !\FLAG|DOUT~q  & ( (\buff3_K4|saida~0_combout  & (\comb~6_combout  & \CPU|decoderInstru|saida[1]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\buff3_K4|saida~0_combout ),
	.datac(!\comb~6_combout ),
	.datad(!\CPU|decoderInstru|saida[1]~1_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\FLAG|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buff3_K1|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buff3_K1|saida~0 .extended_lut = "off";
defparam \buff3_K1|saida~0 .lut_mask = 64'h0003000000000000;
defparam \buff3_K1|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \RAM4|dado_out[0]~24 (
// Equation(s):
// \RAM4|dado_out[0]~24_combout  = ( \buff3_K3|saida~0_combout  & ( !\buff3_K1|saida~0_combout  & ( (!\buff3_K4|saida~1_combout  & (!\comb~8_combout  & (!\RAM4|dado_out[0]~9_combout  & !\RAM4|dado_out[0]~10_combout ))) ) ) ) # ( !\buff3_K3|saida~0_combout  & 
// ( !\buff3_K1|saida~0_combout  & ( (!\buff3_K4|saida~1_combout  & (!\RAM4|dado_out[0]~9_combout  & !\RAM4|dado_out[0]~10_combout )) ) ) )

	.dataa(!\buff3_K4|saida~1_combout ),
	.datab(!\comb~8_combout ),
	.datac(!\RAM4|dado_out[0]~9_combout ),
	.datad(!\RAM4|dado_out[0]~10_combout ),
	.datae(!\buff3_K3|saida~0_combout ),
	.dataf(!\buff3_K1|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~24 .extended_lut = "off";
defparam \RAM4|dado_out[0]~24 .lut_mask = 64'hA000800000000000;
defparam \RAM4|dado_out[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \CPU|ULA1|saida~0 (
// Equation(s):
// \CPU|ULA1|saida~0_combout  = ( \RAM4|dado_out[0]~23_combout  & ( \RAM4|dado_out[0]~24_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((\CPU|MUX1|saida_MUX[0]~0_combout ))) # (\CPU|decoderInstru|saida~2_combout  & (\CPU|REGA|DOUT [0])) ) ) ) # ( 
// !\RAM4|dado_out[0]~23_combout  & ( \RAM4|dado_out[0]~24_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|Equal11~1_combout ) # ((\CPU|MUX1|saida_MUX[0]~0_combout )))) # (\CPU|decoderInstru|saida~2_combout  & (((\CPU|REGA|DOUT 
// [0])))) ) ) ) # ( \RAM4|dado_out[0]~23_combout  & ( !\RAM4|dado_out[0]~24_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((\CPU|MUX1|saida_MUX[0]~0_combout ))) # (\CPU|decoderInstru|saida~2_combout  & (\CPU|REGA|DOUT [0])) ) ) ) # ( 
// !\RAM4|dado_out[0]~23_combout  & ( !\RAM4|dado_out[0]~24_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((\CPU|MUX1|saida_MUX[0]~0_combout ))) # (\CPU|decoderInstru|saida~2_combout  & (\CPU|REGA|DOUT [0])) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datae(!\RAM4|dado_out[0]~23_combout ),
	.dataf(!\RAM4|dado_out[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida~0 .extended_lut = "off";
defparam \CPU|ULA1|saida~0 .lut_mask = 64'h03CF03CF8BCF03CF;
defparam \CPU|ULA1|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N35
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~1_sumout ),
	.asdata(\CPU|ULA1|saida~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( \CPU|REGA|DOUT [1] ) + ( !\CPU|MUX1|saida_MUX[1]~7_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( \CPU|REGA|DOUT [1] ) + ( !\CPU|MUX1|saida_MUX[1]~7_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[1]~7_combout ),
	.datad(!\CPU|REGA|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h00005A1E000000FF;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = ( \CPU|decoderInstru|Equal11~1_combout  & ( \CPU|MUX1|saida_MUX[1]~1_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) ) # ( !\CPU|decoderInstru|Equal11~1_combout  & ( \CPU|MUX1|saida_MUX[1]~1_combout  & ( 
// !\CPU|decoderInstru|saida~2_combout  ) ) ) # ( !\CPU|decoderInstru|Equal11~1_combout  & ( !\CPU|MUX1|saida_MUX[1]~1_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & (!\RAM4|dado_out[1]~25_combout  & ((!\comb~9_combout ) # (\SW[1]~input_o )))) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\RAM4|dado_out[1]~25_combout ),
	.datad(!\comb~9_combout ),
	.datae(!\CPU|decoderInstru|Equal11~1_combout ),
	.dataf(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'hC0400000CCCCCCCC;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~5_sumout ),
	.asdata(\CPU|ULA1|saida[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \RAM4|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~314 .is_wysiwyg = "true";
defparam \RAM4|ram~314 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \RAM4|ram~535 (
// Equation(s):
// \RAM4|ram~535_combout  = ( \RAM4|ram~314_q  & ( !\ROM1|memROM~16_combout  & ( \ROM1|memROM~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM4|ram~314_q ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~535 .extended_lut = "off";
defparam \RAM4|ram~535 .lut_mask = 64'h000000FF00000000;
defparam \RAM4|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N23
dffeas \RAM4|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~34 .is_wysiwyg = "true";
defparam \RAM4|ram~34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N21
cyclonev_lcell_comb \RAM4|ram~533 (
// Equation(s):
// \RAM4|ram~533_combout  = ( \ROM1|memROM~16_combout  & ( (!\ROM1|memROM~2_combout  & \RAM4|ram~34_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM4|ram~34_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~533 .extended_lut = "off";
defparam \RAM4|ram~533 .lut_mask = 64'h0000000000F000F0;
defparam \RAM4|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \RAM4|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~274 .is_wysiwyg = "true";
defparam \RAM4|ram~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N15
cyclonev_lcell_comb \RAM4|ram~534 (
// Equation(s):
// \RAM4|ram~534_combout  = ( !\ROM1|memROM~16_combout  & ( (!\ROM1|memROM~2_combout  & \RAM4|ram~274_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM4|ram~274_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~534 .extended_lut = "off";
defparam \RAM4|ram~534 .lut_mask = 64'h00F000F000000000;
defparam \RAM4|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N33
cyclonev_lcell_comb \RAM4|ram~536 (
// Equation(s):
// \RAM4|ram~536_combout  = ( \RAM4|ram~533_combout  & ( \RAM4|ram~534_combout  & ( (!\ROM1|memROM~14_combout ) # ((\ROM1|memROM~15_combout  & \RAM4|ram~535_combout )) ) ) ) # ( !\RAM4|ram~533_combout  & ( \RAM4|ram~534_combout  & ( (\ROM1|memROM~15_combout  
// & ((!\ROM1|memROM~14_combout ) # (\RAM4|ram~535_combout ))) ) ) ) # ( \RAM4|ram~533_combout  & ( !\RAM4|ram~534_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~15_combout )) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~15_combout  & 
// \RAM4|ram~535_combout )) ) ) ) # ( !\RAM4|ram~533_combout  & ( !\RAM4|ram~534_combout  & ( (\ROM1|memROM~14_combout  & (\ROM1|memROM~15_combout  & \RAM4|ram~535_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\RAM4|ram~535_combout ),
	.datae(!\RAM4|ram~533_combout ),
	.dataf(!\RAM4|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~536 .extended_lut = "off";
defparam \RAM4|ram~536 .lut_mask = 64'h0003C0C30C0FCCCF;
defparam \RAM4|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \RAM4|dado_out[1]~25 (
// Equation(s):
// \RAM4|dado_out[1]~25_combout  = ( \RAM4|ram~536_combout  & ( (\ROM1|memROM~21_combout  & \RAM4|dado_out~8_combout ) ) ) # ( !\RAM4|ram~536_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(gnd),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[1]~25 .extended_lut = "off";
defparam \RAM4|dado_out[1]~25 .lut_mask = 64'h00FF00FF00330033;
defparam \RAM4|dado_out[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~7_combout  = ( \RAM4|dado_out[1]~25_combout  & ( \CPU|MUX1|saida_MUX[1]~1_combout  ) ) # ( !\RAM4|dado_out[1]~25_combout  & ( ((!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # (\SW[1]~input_o )))) # 
// (\CPU|MUX1|saida_MUX[1]~1_combout ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\comb~9_combout ),
	.datad(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~7 .lut_mask = 64'hA2FFA2FF00FF00FF;
defparam \CPU|MUX1|saida_MUX[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( \CPU|REGA|DOUT [2] ) + ( !\CPU|MUX1|saida_MUX[2]~8_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( \CPU|REGA|DOUT [2] ) + ( !\CPU|MUX1|saida_MUX[2]~8_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~6  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[2]~8_combout ),
	.datad(!\CPU|REGA|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h00005A1E000000FF;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( !\CPU|MUX1|saida_MUX[2]~2_combout  & ( \CPU|decoderInstru|Equal11~1_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) ) # ( \CPU|MUX1|saida_MUX[2]~2_combout  & ( !\CPU|decoderInstru|Equal11~1_combout  & ( 
// (!\RAM4|dado_out[2]~26_combout  & (!\CPU|decoderInstru|saida~2_combout  & ((!\comb~9_combout ) # (\SW[2]~input_o )))) ) ) ) # ( !\CPU|MUX1|saida_MUX[2]~2_combout  & ( !\CPU|decoderInstru|Equal11~1_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\RAM4|dado_out[2]~26_combout ),
	.datac(!\CPU|decoderInstru|saida~2_combout ),
	.datad(!\comb~9_combout ),
	.datae(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.dataf(!\CPU|decoderInstru|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'hF0F0C040F0F00000;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~9_sumout ),
	.asdata(\CPU|ULA1|saida[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \RAM4|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~315 .is_wysiwyg = "true";
defparam \RAM4|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \RAM4|ram~538 (
// Equation(s):
// \RAM4|ram~538_combout  = ( !\ROM1|memROM~16_combout  & ( (\ROM1|memROM~15_combout  & \RAM4|ram~315_q ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|ram~315_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~538 .extended_lut = "off";
defparam \RAM4|ram~538 .lut_mask = 64'h0055005500000000;
defparam \RAM4|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \RAM4|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~35 .is_wysiwyg = "true";
defparam \RAM4|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \RAM4|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~275 .is_wysiwyg = "true";
defparam \RAM4|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \RAM4|ram~537 (
// Equation(s):
// \RAM4|ram~537_combout  = ( \RAM4|ram~275_q  & ( \ROM1|memROM~16_combout  & ( (\RAM4|ram~35_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( !\RAM4|ram~275_q  & ( \ROM1|memROM~16_combout  & ( (\RAM4|ram~35_q  & !\ROM1|memROM~15_combout ) ) ) ) # ( \RAM4|ram~275_q 
//  & ( !\ROM1|memROM~16_combout  & ( \ROM1|memROM~15_combout  ) ) )

	.dataa(!\RAM4|ram~35_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(gnd),
	.datae(!\RAM4|ram~275_q ),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~537 .extended_lut = "off";
defparam \RAM4|ram~537 .lut_mask = 64'h00000F0F50505050;
defparam \RAM4|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \RAM4|ram~539 (
// Equation(s):
// \RAM4|ram~539_combout  = ( \RAM4|ram~537_combout  & ( (!\ROM1|memROM~14_combout  & ((!\ROM1|memROM~2_combout ))) # (\ROM1|memROM~14_combout  & (\RAM4|ram~538_combout  & \ROM1|memROM~2_combout )) ) ) # ( !\RAM4|ram~537_combout  & ( (\RAM4|ram~538_combout  
// & (\ROM1|memROM~14_combout  & \ROM1|memROM~2_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM4|ram~538_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~539 .extended_lut = "off";
defparam \RAM4|ram~539 .lut_mask = 64'h00030003F003F003;
defparam \RAM4|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \RAM4|dado_out[2]~26 (
// Equation(s):
// \RAM4|dado_out[2]~26_combout  = ( \RAM4|dado_out~8_combout  & ( (!\RAM4|ram~539_combout ) # (\ROM1|memROM~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM4|ram~539_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[2]~26 .extended_lut = "off";
defparam \RAM4|dado_out[2]~26 .lut_mask = 64'h00000000FF0FFF0F;
defparam \RAM4|dado_out[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~8 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~8_combout  = ( !\CPU|MUX1|saida_MUX[2]~2_combout  & ( \RAM4|dado_out[2]~26_combout  ) ) # ( \CPU|MUX1|saida_MUX[2]~2_combout  & ( !\RAM4|dado_out[2]~26_combout  & ( (!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # 
// (\SW[2]~input_o ))) ) ) ) # ( !\CPU|MUX1|saida_MUX[2]~2_combout  & ( !\RAM4|dado_out[2]~26_combout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\comb~9_combout ),
	.datac(gnd),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.dataf(!\RAM4|dado_out[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~8 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~8 .lut_mask = 64'hFFFFDD00FFFF0000;
defparam \CPU|MUX1|saida_MUX[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( !\CPU|MUX1|saida_MUX[3]~9_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( \CPU|REGA|DOUT [3] ) + ( !\CPU|MUX1|saida_MUX[3]~9_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[3]~9_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h000051AE000000FF;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( !\CPU|decoderInstru|saida~2_combout  & ( \RAM4|dado_out[3]~27_combout  & ( !\CPU|MUX1|saida_MUX[3]~3_combout  ) ) ) # ( !\CPU|decoderInstru|saida~2_combout  & ( !\RAM4|dado_out[3]~27_combout  & ( 
// (!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # (\SW[3]~input_o )))) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\comb~9_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datae(!\CPU|decoderInstru|saida~2_combout ),
	.dataf(!\RAM4|dado_out[3]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'hFFA20000FF000000;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~13_sumout ),
	.asdata(\CPU|ULA1|saida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( \CPU|REGA|DOUT [4] ) + ( !\CPU|MUX1|saida_MUX[4]~10_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( \CPU|REGA|DOUT [4] ) + ( !\CPU|MUX1|saida_MUX[4]~10_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datad(!\CPU|REGA|DOUT [4]),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[4]~10_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h000051AE000000FF;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \SW[4]~input_o  & ( \RAM4|dado_out[4]~28_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & !\CPU|MUX1|saida_MUX[3]~3_combout ) ) ) ) # ( !\SW[4]~input_o  & ( \RAM4|dado_out[4]~28_combout  & ( 
// (!\CPU|decoderInstru|saida~2_combout  & !\CPU|MUX1|saida_MUX[3]~3_combout ) ) ) ) # ( \SW[4]~input_o  & ( !\RAM4|dado_out[4]~28_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|Equal11~1_combout ) # 
// (!\CPU|MUX1|saida_MUX[3]~3_combout ))) ) ) ) # ( !\SW[4]~input_o  & ( !\RAM4|dado_out[4]~28_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & !\comb~9_combout )))) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datad(!\comb~9_combout ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\RAM4|dado_out[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'hC8C0C8C8C0C0C0C0;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N47
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~17_sumout ),
	.asdata(\CPU|ULA1|saida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( \CPU|REGA|DOUT [5] ) + ( !\CPU|MUX1|saida_MUX[5]~11_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( \CPU|REGA|DOUT [5] ) + ( !\CPU|MUX1|saida_MUX[5]~11_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datad(!\CPU|REGA|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[5]~11_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h000051AE000000FF;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( !\CPU|decoderInstru|saida~2_combout  & ( \RAM4|dado_out[5]~29_combout  & ( \CPU|MUX1|saida_MUX[5]~4_combout  ) ) ) # ( !\CPU|decoderInstru|saida~2_combout  & ( !\RAM4|dado_out[5]~29_combout  & ( 
// ((!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # (\SW[5]~input_o )))) # (\CPU|MUX1|saida_MUX[5]~4_combout ) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[5]~4_combout ),
	.datab(!\comb~9_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\CPU|decoderInstru|saida~2_combout ),
	.dataf(!\RAM4|dado_out[5]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'hDF55000055550000;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~21_sumout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( \CPU|REGA|DOUT [6] ) + ( !\CPU|MUX1|saida_MUX[6]~12_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( \CPU|REGA|DOUT [6] ) + ( !\CPU|MUX1|saida_MUX[6]~12_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datad(!\CPU|REGA|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[6]~12_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h000051AE000000FF;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \CPU|decoderInstru|saida[2]~6 (
// Equation(s):
// \CPU|decoderInstru|saida[2]~6_combout  = ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~7_combout  & ( (\ROM1|memROM~6_combout  & (!\CPU|PC|DOUT [4] & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[2]~6 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[2]~6 .lut_mask = 64'h0000400000000000;
defparam \CPU|decoderInstru|saida[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \CPU|FLAG|DOUT~0 (
// Equation(s):
// \CPU|FLAG|DOUT~0_combout  = ( !\CPU|decoderInstru|saida[2]~6_combout  & ( \CPU|FLAG|DOUT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FLAG|DOUT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~0 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|FLAG|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \RAM4|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~40 .is_wysiwyg = "true";
defparam \RAM4|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \RAM4|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~280 .is_wysiwyg = "true";
defparam \RAM4|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \RAM4|ram~552 (
// Equation(s):
// \RAM4|ram~552_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~280_q ) ) ) # ( !\ROM1|memROM~15_combout  & ( (\ROM1|memROM~16_combout  & \RAM4|ram~40_q ) ) )

	.dataa(!\ROM1|memROM~16_combout ),
	.datab(gnd),
	.datac(!\RAM4|ram~40_q ),
	.datad(!\RAM4|ram~280_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~552 .extended_lut = "off";
defparam \RAM4|ram~552 .lut_mask = 64'h0505050500AA00AA;
defparam \RAM4|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N47
dffeas \RAM4|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~320 .is_wysiwyg = "true";
defparam \RAM4|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \RAM4|ram~553 (
// Equation(s):
// \RAM4|ram~553_combout  = ( \ROM1|memROM~15_combout  & ( (!\ROM1|memROM~16_combout  & \RAM4|ram~320_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM4|ram~320_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~553 .extended_lut = "off";
defparam \RAM4|ram~553 .lut_mask = 64'h0000000000F000F0;
defparam \RAM4|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \RAM4|ram~554 (
// Equation(s):
// \RAM4|ram~554_combout  = ( \RAM4|ram~553_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM4|ram~552_combout  & !\ROM1|memROM~2_combout )) # (\ROM1|memROM~14_combout  & ((\ROM1|memROM~2_combout ))) ) ) # ( !\RAM4|ram~553_combout  & ( 
// (!\ROM1|memROM~14_combout  & (\RAM4|ram~552_combout  & !\ROM1|memROM~2_combout )) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(gnd),
	.datac(!\RAM4|ram~552_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~554 .extended_lut = "off";
defparam \RAM4|ram~554 .lut_mask = 64'h0A000A000A550A55;
defparam \RAM4|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \RAM4|dado_out[7]~31 (
// Equation(s):
// \RAM4|dado_out[7]~31_combout  = ( \RAM4|ram~554_combout  & ( (\ROM1|memROM~21_combout  & \RAM4|dado_out~8_combout ) ) ) # ( !\RAM4|ram~554_combout  & ( \RAM4|dado_out~8_combout  ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[7]~31 .extended_lut = "off";
defparam \RAM4|dado_out[7]~31 .lut_mask = 64'h00FF00FF00550055;
defparam \RAM4|dado_out[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \SW[7]~input_o  & ( \RAM4|dado_out[7]~31_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & !\CPU|MUX1|saida_MUX[3]~3_combout ) ) ) ) # ( !\SW[7]~input_o  & ( \RAM4|dado_out[7]~31_combout  & ( 
// (!\CPU|decoderInstru|saida~2_combout  & !\CPU|MUX1|saida_MUX[3]~3_combout ) ) ) ) # ( \SW[7]~input_o  & ( !\RAM4|dado_out[7]~31_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|Equal11~1_combout ) # 
// (!\CPU|MUX1|saida_MUX[3]~3_combout ))) ) ) ) # ( !\SW[7]~input_o  & ( !\RAM4|dado_out[7]~31_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & !\comb~9_combout )))) ) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\comb~9_combout ),
	.datad(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\RAM4|dado_out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'hCC80CC88CC00CC00;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~29_sumout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|decoderInstru|saida[4]~4_combout ),
	.ena(\CPU|decoderInstru|saida[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~13 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~13_combout  = ( \RAM4|dado_out[7]~31_combout  & ( !\CPU|MUX1|saida_MUX[3]~3_combout  ) ) # ( !\RAM4|dado_out[7]~31_combout  & ( (!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & ((!\comb~9_combout ) # 
// (\SW[7]~input_o )))) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datac(!\SW[7]~input_o ),
	.datad(!\comb~9_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~13 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~13 .lut_mask = 64'hEECEEECECCCCCCCC;
defparam \CPU|MUX1|saida_MUX[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( \CPU|REGA|DOUT [7] ) + ( !\CPU|MUX1|saida_MUX[7]~13_combout  $ (((\CPU|decoderInstru|saida~2_combout  & ((!\CPU|decoderInstru|saida[4]~7_combout ) # (\CPU|decoderInstru|Equal11~2_combout ))))) ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|Equal11~2_combout ),
	.datac(!\CPU|decoderInstru|saida[4]~7_combout ),
	.datad(!\CPU|REGA|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|MUX1|saida_MUX[7]~13_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h000051AE000000FF;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \RAM4|dado_out[4]~19 (
// Equation(s):
// \RAM4|dado_out[4]~19_combout  = ( \ROM1|memROM~21_combout  & ( (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[4]~input_o ))) ) ) # ( !\ROM1|memROM~21_combout  & ( (!\comb~9_combout  & (((!\RAM4|dado_out~8_combout ) # (\RAM4|ram~545_combout )))) 
// # (\comb~9_combout  & (\SW[4]~input_o  & ((!\RAM4|dado_out~8_combout ) # (\RAM4|ram~545_combout )))) ) )

	.dataa(!\comb~9_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\RAM4|ram~545_combout ),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[4]~19 .extended_lut = "off";
defparam \RAM4|dado_out[4]~19 .lut_mask = 64'hBB0BBB0BBB00BB00;
defparam \RAM4|dado_out[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N39
cyclonev_lcell_comb \CPU|ULA1|saida[4]~10 (
// Equation(s):
// \CPU|ULA1|saida[4]~10_combout  = ( \CPU|decoderInstru|saida[4]~4_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((!\CPU|decoderInstru|Equal11~1_combout  & \RAM4|dado_out[4]~19_combout )))) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datac(!\RAM4|dado_out[4]~19_combout ),
	.datad(!\CPU|decoderInstru|saida~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~10 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~10 .lut_mask = 64'h00000000CE00CE00;
defparam \CPU|ULA1|saida[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \RAM4|dado_out[3]~18 (
// Equation(s):
// \RAM4|dado_out[3]~18_combout  = ( \RAM4|ram~542_combout  & ( (!\comb~9_combout  & (((!\RAM4|dado_out~8_combout ) # (!\ROM1|memROM~21_combout )))) # (\comb~9_combout  & (\SW[3]~input_o  & ((!\RAM4|dado_out~8_combout ) # (!\ROM1|memROM~21_combout )))) ) ) # 
// ( !\RAM4|ram~542_combout  & ( (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[3]~input_o ))) ) )

	.dataa(!\comb~9_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\RAM4|dado_out~8_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[3]~18 .extended_lut = "off";
defparam \RAM4|dado_out[3]~18 .lut_mask = 64'hB0B0B0B0BBB0BBB0;
defparam \RAM4|dado_out[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N45
cyclonev_lcell_comb \CPU|ULA1|saida[3]~11 (
// Equation(s):
// \CPU|ULA1|saida[3]~11_combout  = ( \CPU|decoderInstru|saida[4]~4_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|MUX1|saida_MUX[3]~3_combout ) # ((\RAM4|dado_out[3]~18_combout  & !\CPU|decoderInstru|Equal11~1_combout )))) ) )

	.dataa(!\RAM4|dado_out[3]~18_combout ),
	.datab(!\CPU|decoderInstru|Equal11~1_combout ),
	.datac(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datad(!\CPU|decoderInstru|saida~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~11 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~11 .lut_mask = 64'h00000000F400F400;
defparam \CPU|ULA1|saida[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \RAM4|dado_out[6]~21 (
// Equation(s):
// \RAM4|dado_out[6]~21_combout  = ( \SW[6]~input_o  & ( (!\RAM4|dado_out~8_combout ) # ((!\ROM1|memROM~21_combout  & \RAM4|ram~551_combout )) ) ) # ( !\SW[6]~input_o  & ( (!\comb~9_combout  & ((!\RAM4|dado_out~8_combout ) # ((!\ROM1|memROM~21_combout  & 
// \RAM4|ram~551_combout )))) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM4|dado_out~8_combout ),
	.datac(!\comb~9_combout ),
	.datad(!\RAM4|ram~551_combout ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[6]~21 .extended_lut = "off";
defparam \RAM4|dado_out[6]~21 .lut_mask = 64'hC0E0C0E0CCEECCEE;
defparam \RAM4|dado_out[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \CPU|ULA1|saida[6]~8 (
// Equation(s):
// \CPU|ULA1|saida[6]~8_combout  = ( \RAM4|dado_out[6]~21_combout  & ( (!\CPU|decoderInstru|saida~2_combout  & (\CPU|decoderInstru|saida[4]~4_combout  & ((!\CPU|decoderInstru|Equal11~1_combout ) # (!\CPU|MUX1|saida_MUX[6]~5_combout )))) ) ) # ( 
// !\RAM4|dado_out[6]~21_combout  & ( (!\CPU|MUX1|saida_MUX[6]~5_combout  & (!\CPU|decoderInstru|saida~2_combout  & \CPU|decoderInstru|saida[4]~4_combout )) ) )

	.dataa(!\CPU|decoderInstru|Equal11~1_combout ),
	.datab(!\CPU|MUX1|saida_MUX[6]~5_combout ),
	.datac(!\CPU|decoderInstru|saida~2_combout ),
	.datad(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~8 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~8 .lut_mask = 64'h00C000C000E000E0;
defparam \CPU|ULA1|saida[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \RAM4|dado_out[7]~22 (
// Equation(s):
// \RAM4|dado_out[7]~22_combout  = ( \RAM4|ram~554_combout  & ( (!\ROM1|memROM~21_combout  & (((!\comb~9_combout )) # (\SW[7]~input_o ))) # (\ROM1|memROM~21_combout  & (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[7]~input_o )))) ) ) # ( 
// !\RAM4|ram~554_combout  & ( (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[7]~input_o ))) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\comb~9_combout ),
	.datad(!\RAM4|dado_out~8_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[7]~22 .extended_lut = "off";
defparam \RAM4|dado_out[7]~22 .lut_mask = 64'hF300F300F3A2F3A2;
defparam \RAM4|dado_out[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \CPU|FLAG|DOUT~1 (
// Equation(s):
// \CPU|FLAG|DOUT~1_combout  = ( \CPU|decoderInstru|saida[4]~4_combout  & ( \RAM4|dado_out[7]~22_combout  & ( (\CPU|decoderInstru|saida[2]~6_combout  & (((\CPU|MUX1|saida_MUX[3]~3_combout  & \CPU|decoderInstru|Equal11~1_combout )) # 
// (\CPU|decoderInstru|saida~2_combout ))) ) ) ) # ( !\CPU|decoderInstru|saida[4]~4_combout  & ( \RAM4|dado_out[7]~22_combout  & ( \CPU|decoderInstru|saida[2]~6_combout  ) ) ) # ( \CPU|decoderInstru|saida[4]~4_combout  & ( !\RAM4|dado_out[7]~22_combout  & ( 
// (\CPU|decoderInstru|saida[2]~6_combout  & ((\CPU|decoderInstru|saida~2_combout ) # (\CPU|MUX1|saida_MUX[3]~3_combout ))) ) ) ) # ( !\CPU|decoderInstru|saida[4]~4_combout  & ( !\RAM4|dado_out[7]~22_combout  & ( \CPU|decoderInstru|saida[2]~6_combout  ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datab(!\CPU|decoderInstru|saida[2]~6_combout ),
	.datac(!\CPU|decoderInstru|Equal11~1_combout ),
	.datad(!\CPU|decoderInstru|saida~2_combout ),
	.datae(!\CPU|decoderInstru|saida[4]~4_combout ),
	.dataf(!\RAM4|dado_out[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~1 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~1 .lut_mask = 64'h3333113333330133;
defparam \CPU|FLAG|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \RAM4|dado_out[2]~17 (
// Equation(s):
// \RAM4|dado_out[2]~17_combout  = ( \RAM4|dado_out~8_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM4|ram~539_combout  & ((!\comb~9_combout ) # (\SW[2]~input_o )))) ) ) # ( !\RAM4|dado_out~8_combout  & ( (!\comb~9_combout ) # (\SW[2]~input_o ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\comb~9_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\RAM4|ram~539_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[2]~17 .extended_lut = "off";
defparam \RAM4|dado_out[2]~17 .lut_mask = 64'hCFCFCFCF008A008A;
defparam \RAM4|dado_out[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \CPU|ULA1|saida[2]~12 (
// Equation(s):
// \CPU|ULA1|saida[2]~12_combout  = ( !\CPU|decoderInstru|saida~2_combout  & ( \CPU|decoderInstru|saida[4]~4_combout  & ( (!\CPU|MUX1|saida_MUX[2]~2_combout ) # ((\RAM4|dado_out[2]~17_combout  & !\CPU|decoderInstru|Equal11~1_combout )) ) ) )

	.dataa(!\RAM4|dado_out[2]~17_combout ),
	.datab(!\CPU|decoderInstru|Equal11~1_combout ),
	.datac(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datad(gnd),
	.datae(!\CPU|decoderInstru|saida~2_combout ),
	.dataf(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~12 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~12 .lut_mask = 64'h00000000F4F40000;
defparam \CPU|ULA1|saida[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \RAM4|dado_out[5]~20 (
// Equation(s):
// \RAM4|dado_out[5]~20_combout  = ( \RAM4|ram~548_combout  & ( (!\ROM1|memROM~21_combout  & (((!\comb~9_combout )) # (\SW[5]~input_o ))) # (\ROM1|memROM~21_combout  & (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[5]~input_o )))) ) ) # ( 
// !\RAM4|ram~548_combout  & ( (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[5]~input_o ))) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\RAM4|dado_out~8_combout ),
	.datad(!\comb~9_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[5]~20 .extended_lut = "off";
defparam \RAM4|dado_out[5]~20 .lut_mask = 64'hF030F030FA32FA32;
defparam \RAM4|dado_out[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N57
cyclonev_lcell_comb \CPU|ULA1|saida[5]~9 (
// Equation(s):
// \CPU|ULA1|saida[5]~9_combout  = ( \CPU|MUX1|saida_MUX[5]~4_combout  & ( \CPU|decoderInstru|saida[4]~4_combout  & ( !\CPU|decoderInstru|saida~2_combout  ) ) ) # ( !\CPU|MUX1|saida_MUX[5]~4_combout  & ( \CPU|decoderInstru|saida[4]~4_combout  & ( 
// (!\CPU|decoderInstru|saida~2_combout  & (\RAM4|dado_out[5]~20_combout  & !\CPU|decoderInstru|Equal11~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida~2_combout ),
	.datac(!\RAM4|dado_out[5]~20_combout ),
	.datad(!\CPU|decoderInstru|Equal11~1_combout ),
	.datae(!\CPU|MUX1|saida_MUX[5]~4_combout ),
	.dataf(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~9 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~9 .lut_mask = 64'h000000000C00CCCC;
defparam \CPU|ULA1|saida[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \CPU|FLAG|DOUT~2 (
// Equation(s):
// \CPU|FLAG|DOUT~2_combout  = ( !\CPU|ULA1|saida[2]~12_combout  & ( !\CPU|ULA1|saida[5]~9_combout  & ( (!\CPU|ULA1|saida[4]~10_combout  & (!\CPU|ULA1|saida[3]~11_combout  & (!\CPU|ULA1|saida[6]~8_combout  & \CPU|FLAG|DOUT~1_combout ))) ) ) )

	.dataa(!\CPU|ULA1|saida[4]~10_combout ),
	.datab(!\CPU|ULA1|saida[3]~11_combout ),
	.datac(!\CPU|ULA1|saida[6]~8_combout ),
	.datad(!\CPU|FLAG|DOUT~1_combout ),
	.datae(!\CPU|ULA1|saida[2]~12_combout ),
	.dataf(!\CPU|ULA1|saida[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~2 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~2 .lut_mask = 64'h0080000000000000;
defparam \CPU|FLAG|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \CPU|FLAG|DOUT~3 (
// Equation(s):
// \CPU|FLAG|DOUT~3_combout  = ( \CPU|MUX1|saida_MUX[1]~7_combout  & ( \CPU|FLAG|DOUT~2_combout  & ( (!\CPU|decoderInstru|saida[4]~4_combout ) # ((\CPU|decoderInstru|saida~2_combout  & !\CPU|REGA|DOUT [0])) ) ) ) # ( !\CPU|MUX1|saida_MUX[1]~7_combout  & ( 
// \CPU|FLAG|DOUT~2_combout  & ( (!\CPU|decoderInstru|saida[4]~4_combout ) # ((!\CPU|decoderInstru|saida~2_combout  & ((!\CPU|MUX1|saida_MUX[0]~6_combout ))) # (\CPU|decoderInstru|saida~2_combout  & (!\CPU|REGA|DOUT [0]))) ) ) )

	.dataa(!\CPU|decoderInstru|saida~2_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(!\CPU|MUX1|saida_MUX[0]~6_combout ),
	.datae(!\CPU|MUX1|saida_MUX[1]~7_combout ),
	.dataf(!\CPU|FLAG|DOUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~3 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~3 .lut_mask = 64'h00000000FEDCDCDC;
defparam \CPU|FLAG|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \CPU|FLAG|DOUT~4 (
// Equation(s):
// \CPU|FLAG|DOUT~4_combout  = ( \CPU|ULA1|Add0~5_sumout  & ( \CPU|ULA1|Add0~13_sumout  & ( (\CPU|FLAG|DOUT~3_combout  & \CPU|decoderInstru|saida[4]~4_combout ) ) ) ) # ( !\CPU|ULA1|Add0~5_sumout  & ( \CPU|ULA1|Add0~13_sumout  & ( (\CPU|FLAG|DOUT~3_combout  
// & \CPU|decoderInstru|saida[4]~4_combout ) ) ) ) # ( \CPU|ULA1|Add0~5_sumout  & ( !\CPU|ULA1|Add0~13_sumout  & ( (\CPU|FLAG|DOUT~3_combout  & \CPU|decoderInstru|saida[4]~4_combout ) ) ) ) # ( !\CPU|ULA1|Add0~5_sumout  & ( !\CPU|ULA1|Add0~13_sumout  & ( 
// (\CPU|FLAG|DOUT~3_combout  & (((!\CPU|ULA1|Add0~1_sumout  & !\CPU|ULA1|Add0~9_sumout )) # (\CPU|decoderInstru|saida[4]~4_combout ))) ) ) )

	.dataa(!\CPU|FLAG|DOUT~3_combout ),
	.datab(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datac(!\CPU|ULA1|Add0~1_sumout ),
	.datad(!\CPU|ULA1|Add0~9_sumout ),
	.datae(!\CPU|ULA1|Add0~5_sumout ),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~4 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~4 .lut_mask = 64'h5111111111111111;
defparam \CPU|FLAG|DOUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \CPU|FLAG|DOUT~5 (
// Equation(s):
// \CPU|FLAG|DOUT~5_combout  = ( \CPU|ULA1|Add0~21_sumout  & ( !\CPU|decoderInstru|saida[4]~4_combout  ) ) # ( !\CPU|ULA1|Add0~21_sumout  & ( (!\CPU|decoderInstru|saida[4]~4_combout  & \CPU|ULA1|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datac(gnd),
	.datad(!\CPU|ULA1|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~5 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~5 .lut_mask = 64'h00CC00CCCCCCCCCC;
defparam \CPU|FLAG|DOUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \CPU|FLAG|DOUT~6 (
// Equation(s):
// \CPU|FLAG|DOUT~6_combout  = ( \CPU|FLAG|DOUT~4_combout  & ( \CPU|FLAG|DOUT~5_combout  & ( \CPU|FLAG|DOUT~0_combout  ) ) ) # ( !\CPU|FLAG|DOUT~4_combout  & ( \CPU|FLAG|DOUT~5_combout  & ( \CPU|FLAG|DOUT~0_combout  ) ) ) # ( \CPU|FLAG|DOUT~4_combout  & ( 
// !\CPU|FLAG|DOUT~5_combout  & ( (((!\CPU|ULA1|Add0~25_sumout  & !\CPU|ULA1|Add0~29_sumout )) # (\CPU|decoderInstru|saida[4]~4_combout )) # (\CPU|FLAG|DOUT~0_combout ) ) ) ) # ( !\CPU|FLAG|DOUT~4_combout  & ( !\CPU|FLAG|DOUT~5_combout  & ( 
// \CPU|FLAG|DOUT~0_combout  ) ) )

	.dataa(!\CPU|ULA1|Add0~25_sumout ),
	.datab(!\CPU|FLAG|DOUT~0_combout ),
	.datac(!\CPU|ULA1|Add0~29_sumout ),
	.datad(!\CPU|decoderInstru|saida[4]~4_combout ),
	.datae(!\CPU|FLAG|DOUT~4_combout ),
	.dataf(!\CPU|FLAG|DOUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLAG|DOUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLAG|DOUT~6 .extended_lut = "off";
defparam \CPU|FLAG|DOUT~6 .lut_mask = 64'h3333B3FF33333333;
defparam \CPU|FLAG|DOUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \CPU|FLAG|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FLAG|DOUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FLAG|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FLAG|DOUT .is_wysiwyg = "true";
defparam \CPU|FLAG|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \CPU|LDESV|saida[0]~0 (
// Equation(s):
// \CPU|LDESV|saida[0]~0_combout  = ( \ROM1|memROM~20_combout  & ( (!\ROM1|memROM~19_combout  & (\ROM1|memROM~17_combout  & !\ROM1|memROM~18_combout )) ) ) # ( !\ROM1|memROM~20_combout  & ( (\ROM1|memROM~19_combout  & (\ROM1|memROM~18_combout  & 
// ((!\ROM1|memROM~17_combout ) # (\CPU|FLAG|DOUT~q )))) ) )

	.dataa(!\ROM1|memROM~19_combout ),
	.datab(!\ROM1|memROM~17_combout ),
	.datac(!\CPU|FLAG|DOUT~q ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|LDESV|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|LDESV|saida[0]~0 .extended_lut = "off";
defparam \CPU|LDESV|saida[0]~0 .lut_mask = 64'h0045004522002200;
defparam \CPU|LDESV|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N47
dffeas \CPU|RET|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX2|saida_MUX[5]~5_combout  = ( \CPU|incrementaPC|Add0~21_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # ((\CPU|RET|DOUT [5])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~15_combout )))) ) ) # ( 
// !\CPU|incrementaPC|Add0~21_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [5]))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~15_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|RET|DOUT [5]),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[5]~5 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|MUX2|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \CPU|PC|DOUT [0] & ( (\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3]))) ) ) # ( !\CPU|PC|DOUT [0] & ( (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & ((\CPU|PC|DOUT [3])))) # 
// (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (!\CPU|PC|DOUT [3])))) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT [1]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h10A810A801000100;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \CPU|decoderInstru|saida[9]~0 (
// Equation(s):
// \CPU|decoderInstru|saida[9]~0_combout  = ( !\ROM1|memROM~19_combout  & ( (\ROM1|memROM~20_combout  & (!\ROM1|memROM~17_combout  & \ROM1|memROM~18_combout )) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~17_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoderInstru|saida[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoderInstru|saida[9]~0 .extended_lut = "off";
defparam \CPU|decoderInstru|saida[9]~0 .lut_mask = 64'h0050005000000000;
defparam \CPU|decoderInstru|saida[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N37
dffeas \CPU|RET|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX2|saida_MUX[2]~2_combout  = ( \CPU|incrementaPC|Add0~9_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & ((!\CPU|decoderInstru|saida[9]~0_combout ) # ((\CPU|RET|DOUT [2])))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~2_combout )))) ) ) # ( 
// !\CPU|incrementaPC|Add0~9_sumout  & ( (!\CPU|LDESV|saida[0]~0_combout  & (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [2]))) # (\CPU|LDESV|saida[0]~0_combout  & (((\ROM1|memROM~2_combout )))) ) )

	.dataa(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datab(!\CPU|LDESV|saida[0]~0_combout ),
	.datac(!\CPU|RET|DOUT [2]),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[2]~2 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|MUX2|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N16
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N41
dffeas \CPU|RET|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX2|saida_MUX[3]~3_combout  = ( \CPU|LDESV|saida[0]~0_combout  & ( \ROM1|memROM~21_combout  ) ) # ( !\CPU|LDESV|saida[0]~0_combout  & ( (!\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|incrementaPC|Add0~13_sumout )) # 
// (\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|RET|DOUT [3]))) ) )

	.dataa(!\CPU|incrementaPC|Add0~13_sumout ),
	.datab(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datac(!\CPU|RET|DOUT [3]),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|LDESV|saida[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[3]~3 .lut_mask = 64'h4747474700FF00FF;
defparam \CPU|MUX2|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|MUX2|saida_MUX[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N43
dffeas \CPU|RET|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|LDESV|saida[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RET|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RET|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|RET|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX2|saida_MUX[4]~4_combout  = ( \ROM1|memROM~21_combout  & ( \CPU|LDESV|saida[0]~0_combout  ) ) # ( \ROM1|memROM~21_combout  & ( !\CPU|LDESV|saida[0]~0_combout  & ( (!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~17_sumout ))) # 
// (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [4])) ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\CPU|LDESV|saida[0]~0_combout  & ( (!\CPU|decoderInstru|saida[9]~0_combout  & ((\CPU|incrementaPC|Add0~17_sumout ))) # 
// (\CPU|decoderInstru|saida[9]~0_combout  & (\CPU|RET|DOUT [4])) ) ) )

	.dataa(!\CPU|RET|DOUT [4]),
	.datab(!\CPU|decoderInstru|saida[9]~0_combout ),
	.datac(!\CPU|incrementaPC|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\CPU|LDESV|saida[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[4]~4 .lut_mask = 64'h1D1D1D1D0000FFFF;
defparam \CPU|MUX2|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N55
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT[6]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [8] & !\CPU|PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hC000C00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h0000000033333333;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \RAM4|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~313 .is_wysiwyg = "true";
defparam \RAM4|ram~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \RAM4|ram~531 (
// Equation(s):
// \RAM4|ram~531_combout  = ( !\ROM1|memROM~16_combout  & ( \ROM1|memROM~14_combout  & ( \RAM4|ram~313_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|ram~313_q ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~531 .extended_lut = "off";
defparam \RAM4|ram~531 .lut_mask = 64'h0000000000FF0000;
defparam \RAM4|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \RAM4|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~273 .is_wysiwyg = "true";
defparam \RAM4|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \RAM4|ram~530 (
// Equation(s):
// \RAM4|ram~530_combout  = ( !\ROM1|memROM~16_combout  & ( !\ROM1|memROM~14_combout  & ( \RAM4|ram~273_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM4|ram~273_q ),
	.datae(!\ROM1|memROM~16_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~530 .extended_lut = "off";
defparam \RAM4|ram~530 .lut_mask = 64'h00FF000000000000;
defparam \RAM4|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \RAM4|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM4|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM4|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM4|ram~33 .is_wysiwyg = "true";
defparam \RAM4|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \RAM4|ram~529 (
// Equation(s):
// \RAM4|ram~529_combout  = ( \ROM1|memROM~16_combout  & ( (\RAM4|ram~33_q  & !\ROM1|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM4|ram~33_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~529 .extended_lut = "off";
defparam \RAM4|ram~529 .lut_mask = 64'h000000000F000F00;
defparam \RAM4|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \RAM4|ram~532 (
// Equation(s):
// \RAM4|ram~532_combout  = ( \RAM4|ram~530_combout  & ( \RAM4|ram~529_combout  & ( (!\ROM1|memROM~2_combout ) # ((\ROM1|memROM~15_combout  & \RAM4|ram~531_combout )) ) ) ) # ( !\RAM4|ram~530_combout  & ( \RAM4|ram~529_combout  & ( (!\ROM1|memROM~15_combout  
// & ((!\ROM1|memROM~2_combout ))) # (\ROM1|memROM~15_combout  & (\RAM4|ram~531_combout  & \ROM1|memROM~2_combout )) ) ) ) # ( \RAM4|ram~530_combout  & ( !\RAM4|ram~529_combout  & ( (\ROM1|memROM~15_combout  & ((!\ROM1|memROM~2_combout ) # 
// (\RAM4|ram~531_combout ))) ) ) ) # ( !\RAM4|ram~530_combout  & ( !\RAM4|ram~529_combout  & ( (\ROM1|memROM~15_combout  & (\RAM4|ram~531_combout  & \ROM1|memROM~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~15_combout ),
	.datac(!\RAM4|ram~531_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM4|ram~530_combout ),
	.dataf(!\RAM4|ram~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|ram~532 .extended_lut = "off";
defparam \RAM4|ram~532 .lut_mask = 64'h00033303CC03FF03;
defparam \RAM4|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \RAM4|dado_out[0]~11 (
// Equation(s):
// \RAM4|dado_out[0]~11_combout  = ( \comb~6_combout  & ( \FLAG|DOUT~q  & ( (!\RAM4|dado_out[0]~10_combout  & (!\RAM4|dado_out[0]~9_combout  & ((!\buff3_K3|saida~0_combout ) # (!\comb~8_combout )))) ) ) ) # ( !\comb~6_combout  & ( \FLAG|DOUT~q  & ( 
// (!\RAM4|dado_out[0]~10_combout  & (!\RAM4|dado_out[0]~9_combout  & ((!\buff3_K3|saida~0_combout ) # (!\comb~8_combout )))) ) ) ) # ( \comb~6_combout  & ( !\FLAG|DOUT~q  & ( (!\RAM4|dado_out[0]~10_combout  & (!\RAM4|dado_out[0]~9_combout  & 
// !\comb~8_combout )) ) ) ) # ( !\comb~6_combout  & ( !\FLAG|DOUT~q  & ( (!\RAM4|dado_out[0]~10_combout  & (!\RAM4|dado_out[0]~9_combout  & ((!\buff3_K3|saida~0_combout ) # (!\comb~8_combout )))) ) ) )

	.dataa(!\buff3_K3|saida~0_combout ),
	.datab(!\RAM4|dado_out[0]~10_combout ),
	.datac(!\RAM4|dado_out[0]~9_combout ),
	.datad(!\comb~8_combout ),
	.datae(!\comb~6_combout ),
	.dataf(!\FLAG|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~11 .extended_lut = "off";
defparam \RAM4|dado_out[0]~11 .lut_mask = 64'hC080C000C080C080;
defparam \RAM4|dado_out[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \RAM4|dado_out[0]~12 (
// Equation(s):
// \RAM4|dado_out[0]~12_combout  = ( \RAM4|dado_out~8_combout  & ( (\RAM4|ram~532_combout  & (!\ROM1|memROM~21_combout  & (!\buff3_K4|saida~1_combout  & \RAM4|dado_out[0]~11_combout ))) ) ) # ( !\RAM4|dado_out~8_combout  & ( (!\buff3_K4|saida~1_combout  & 
// \RAM4|dado_out[0]~11_combout ) ) )

	.dataa(!\RAM4|ram~532_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\buff3_K4|saida~1_combout ),
	.datad(!\RAM4|dado_out[0]~11_combout ),
	.datae(gnd),
	.dataf(!\RAM4|dado_out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~12 .extended_lut = "off";
defparam \RAM4|dado_out[0]~12 .lut_mask = 64'h00F000F000400040;
defparam \RAM4|dado_out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \RAM4|dado_out[0]~15 (
// Equation(s):
// \RAM4|dado_out[0]~15_combout  = ( \buff3_K4|saida~2_combout  & ( \RAM4|dado_out[1]~14_combout  ) ) # ( !\buff3_K4|saida~2_combout  & ( \RAM4|dado_out[1]~14_combout  ) ) # ( \buff3_K4|saida~2_combout  & ( !\RAM4|dado_out[1]~14_combout  & ( 
// \RAM4|dado_out[0]~13_combout  ) ) )

	.dataa(!\RAM4|dado_out[0]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buff3_K4|saida~2_combout ),
	.dataf(!\RAM4|dado_out[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[0]~15 .extended_lut = "off";
defparam \RAM4|dado_out[0]~15 .lut_mask = 64'h00005555FFFFFFFF;
defparam \RAM4|dado_out[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \RAM4|dado_out[1]~16 (
// Equation(s):
// \RAM4|dado_out[1]~16_combout  = ( \RAM4|ram~536_combout  & ( (!\ROM1|memROM~21_combout  & (((!\comb~9_combout ) # (\SW[1]~input_o )))) # (\ROM1|memROM~21_combout  & (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[1]~input_o )))) ) ) # ( 
// !\RAM4|ram~536_combout  & ( (!\RAM4|dado_out~8_combout  & ((!\comb~9_combout ) # (\SW[1]~input_o ))) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM4|dado_out~8_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\comb~9_combout ),
	.datae(gnd),
	.dataf(!\RAM4|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM4|dado_out[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM4|dado_out[1]~16 .extended_lut = "off";
defparam \RAM4|dado_out[1]~16 .lut_mask = 64'hCC0CCC0CEE0EEE0E;
defparam \RAM4|dado_out[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N57
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( \CPU|decoderInstru|Equal11~0_combout  & ( (!\ROM1|memROM~2_combout  & (\DEC1|Mux3~0_combout  & !\comb~0_combout )) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\DEC1|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\comb~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0000000022002200;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \REGleds|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[0] .is_wysiwyg = "true";
defparam \REGleds|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N41
dffeas \REGleds|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[1] .is_wysiwyg = "true";
defparam \REGleds|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \REGleds|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[2] .is_wysiwyg = "true";
defparam \REGleds|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \REGleds|DOUT[3]~feeder (
// Equation(s):
// \REGleds|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGleds|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGleds|DOUT[3]~feeder .extended_lut = "off";
defparam \REGleds|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGleds|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N40
dffeas \REGleds|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGleds|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[3] .is_wysiwyg = "true";
defparam \REGleds|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N16
dffeas \REGleds|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[4] .is_wysiwyg = "true";
defparam \REGleds|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N59
dffeas \REGleds|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[5] .is_wysiwyg = "true";
defparam \REGleds|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N11
dffeas \REGleds|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[6] .is_wysiwyg = "true";
defparam \REGleds|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \REGleds|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGleds|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REGleds|DOUT[7] .is_wysiwyg = "true";
defparam \REGleds|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y20_N31
dffeas \REGled2|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGled2|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGled2|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGled2|DOUT .is_wysiwyg = "true";
defparam \REGled2|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y20_N30
cyclonev_lcell_comb \REGled2|DOUT~feeder (
// Equation(s):
// \REGled2|DOUT~feeder_combout  = ( \REGled2|DOUT~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGled2|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGled2|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGled2|DOUT~feeder .extended_lut = "off";
defparam \REGled2|DOUT~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGled2|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y20_N32
dffeas \REGled2|DOUT~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGled2|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGled2|DOUT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGled2|DOUT~DUPLICATE .is_wysiwyg = "true";
defparam \REGled2|DOUT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( !\ROM1|memROM~14_combout  & ( (\RAM4|process_0~0_combout  & (\ROM1|memROM~16_combout  & (!\ROM1|memROM~15_combout  & !\ROM1|memROM~2_combout ))) ) )

	.dataa(!\RAM4|process_0~0_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h1000100000000000;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \REGled1|DOUT~0 (
// Equation(s):
// \REGled1|DOUT~0_combout  = ( \CPU|REGA|DOUT [0] & ( (\REGled1|DOUT~q ) # (\comb~2_combout ) ) ) # ( !\CPU|REGA|DOUT [0] & ( (!\comb~2_combout  & \REGled1|DOUT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~2_combout ),
	.datad(!\REGled1|DOUT~q ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGled1|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGled1|DOUT~0 .extended_lut = "off";
defparam \REGled1|DOUT~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \REGled1|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N26
dffeas \REGled1|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REGled1|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGled1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGled1|DOUT .is_wysiwyg = "true";
defparam \REGled1|DOUT .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N56
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \reg4b0|DOUT[1]~feeder (
// Equation(s):
// \reg4b0|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b0|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b0|DOUT[1]~feeder .extended_lut = "off";
defparam \reg4b0|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b0|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \CPU|decoderInstru|Equal11~0_combout  & ( (\comb~3_combout  & (\DEC1|Mux3~0_combout  & !\ROM1|memROM~2_combout )) ) )

	.dataa(gnd),
	.datab(!\comb~3_combout ),
	.datac(!\DEC1|Mux3~0_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoderInstru|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000000003000300;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \reg4b0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b0|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N41
dffeas \reg4b0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N2
dffeas \reg4b0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \reg4b0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b0|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \conv0|rascSaida7seg[0]~0 (
// Equation(s):
// \conv0|rascSaida7seg[0]~0_combout  = ( \reg4b0|DOUT [3] & ( (\reg4b0|DOUT [0] & (!\reg4b0|DOUT [1] $ (!\reg4b0|DOUT [2]))) ) ) # ( !\reg4b0|DOUT [3] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [2] $ (!\reg4b0|DOUT [0]))) ) )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(!\reg4b0|DOUT [2]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv0|rascSaida7seg[0]~0 .lut_mask = 64'h2828282806060606;
defparam \conv0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \conv0|rascSaida7seg[1]~1 (
// Equation(s):
// \conv0|rascSaida7seg[1]~1_combout  = ( \reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [3] $ (!\reg4b0|DOUT [0]))) # (\reg4b0|DOUT [1] & ((!\reg4b0|DOUT [0]) # (\reg4b0|DOUT [3]))) ) ) # ( !\reg4b0|DOUT [2] & ( (\reg4b0|DOUT [1] & (\reg4b0|DOUT 
// [3] & \reg4b0|DOUT [0])) ) )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [3]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv0|rascSaida7seg[1]~1 .lut_mask = 64'h000500055FA55FA5;
defparam \conv0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \conv0|rascSaida7seg[2]~2 (
// Equation(s):
// \conv0|rascSaida7seg[2]~2_combout  = ( \reg4b0|DOUT [0] & ( \reg4b0|DOUT [3] & ( (\reg4b0|DOUT [2] & \reg4b0|DOUT [1]) ) ) ) # ( !\reg4b0|DOUT [0] & ( \reg4b0|DOUT [3] & ( \reg4b0|DOUT [2] ) ) ) # ( !\reg4b0|DOUT [0] & ( !\reg4b0|DOUT [3] & ( 
// (!\reg4b0|DOUT [2] & \reg4b0|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\reg4b0|DOUT [2]),
	.datac(!\reg4b0|DOUT [1]),
	.datad(gnd),
	.datae(!\reg4b0|DOUT [0]),
	.dataf(!\reg4b0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv0|rascSaida7seg[2]~2 .lut_mask = 64'h0C0C000033330303;
defparam \conv0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \conv0|rascSaida7seg[3]~3 (
// Equation(s):
// \conv0|rascSaida7seg[3]~3_combout  = ( \reg4b0|DOUT [3] & ( (\reg4b0|DOUT [1] & (!\reg4b0|DOUT [2] $ (\reg4b0|DOUT [0]))) ) ) # ( !\reg4b0|DOUT [3] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [2] $ (!\reg4b0|DOUT [0]))) # (\reg4b0|DOUT [1] & (\reg4b0|DOUT [2] 
// & \reg4b0|DOUT [0])) ) )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(!\reg4b0|DOUT [2]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv0|rascSaida7seg[3]~3 .lut_mask = 64'h2929292941414141;
defparam \conv0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \conv0|rascSaida7seg[4]~4 (
// Equation(s):
// \conv0|rascSaida7seg[4]~4_combout  = ( \reg4b0|DOUT [3] & ( (!\reg4b0|DOUT [1] & (!\reg4b0|DOUT [2] & \reg4b0|DOUT [0])) ) ) # ( !\reg4b0|DOUT [3] & ( ((!\reg4b0|DOUT [1] & \reg4b0|DOUT [2])) # (\reg4b0|DOUT [0]) ) )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(!\reg4b0|DOUT [2]),
	.datac(!\reg4b0|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv0|rascSaida7seg[4]~4 .lut_mask = 64'h2F2F2F2F08080808;
defparam \conv0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \conv0|rascSaida7seg[5]~5 (
// Equation(s):
// \conv0|rascSaida7seg[5]~5_combout  = ( \reg4b0|DOUT [2] & ( (\reg4b0|DOUT [0] & (!\reg4b0|DOUT [1] $ (!\reg4b0|DOUT [3]))) ) ) # ( !\reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [3] & ((\reg4b0|DOUT [0]) # (\reg4b0|DOUT [1]))) ) )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [3]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv0|rascSaida7seg[5]~5 .lut_mask = 64'h50F050F0005A005A;
defparam \conv0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \conv0|rascSaida7seg[6]~6 (
// Equation(s):
// \conv0|rascSaida7seg[6]~6_combout  = ( \reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [1] & (\reg4b0|DOUT [3] & !\reg4b0|DOUT [0])) # (\reg4b0|DOUT [1] & (!\reg4b0|DOUT [3] & \reg4b0|DOUT [0])) ) ) # ( !\reg4b0|DOUT [2] & ( (!\reg4b0|DOUT [1] & !\reg4b0|DOUT [3]) ) 
// )

	.dataa(!\reg4b0|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b0|DOUT [3]),
	.datad(!\reg4b0|DOUT [0]),
	.datae(gnd),
	.dataf(!\reg4b0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv0|rascSaida7seg[6]~6 .lut_mask = 64'hA0A0A0A00A500A50;
defparam \conv0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( \DEC1|Mux3~0_combout  & ( \CPU|decoderInstru|Equal11~0_combout  & ( (\ROM1|memROM~2_combout  & \comb~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\comb~3_combout ),
	.datad(gnd),
	.datae(!\DEC1|Mux3~0_combout ),
	.dataf(!\CPU|decoderInstru|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0000000000000303;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N53
dffeas \reg4b4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N8
dffeas \reg4b4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N11
dffeas \reg4b4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas \reg4b4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b4|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \conv4|rascSaida7seg[0]~0 (
// Equation(s):
// \conv4|rascSaida7seg[0]~0_combout  = (!\reg4b4|DOUT [3] & (!\reg4b4|DOUT [1] & (!\reg4b4|DOUT [0] $ (!\reg4b4|DOUT [2])))) # (\reg4b4|DOUT [3] & (\reg4b4|DOUT [0] & (!\reg4b4|DOUT [1] $ (!\reg4b4|DOUT [2]))))

	.dataa(!\reg4b4|DOUT [0]),
	.datab(!\reg4b4|DOUT [3]),
	.datac(!\reg4b4|DOUT [1]),
	.datad(!\reg4b4|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv4|rascSaida7seg[0]~0 .lut_mask = 64'h4190419041904190;
defparam \conv4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \conv4|rascSaida7seg[1]~1 (
// Equation(s):
// \conv4|rascSaida7seg[1]~1_combout  = ( \reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [0] & (\reg4b4|DOUT [2])) # (\reg4b4|DOUT [0] & ((\reg4b4|DOUT [3]))) ) ) # ( !\reg4b4|DOUT [1] & ( (\reg4b4|DOUT [2] & (!\reg4b4|DOUT [3] $ (!\reg4b4|DOUT [0]))) ) )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(!\reg4b4|DOUT [3]),
	.datac(!\reg4b4|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv4|rascSaida7seg[1]~1 .lut_mask = 64'h1414141453535353;
defparam \conv4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \conv4|rascSaida7seg[2]~2 (
// Equation(s):
// \conv4|rascSaida7seg[2]~2_combout  = ( \reg4b4|DOUT [0] & ( (\reg4b4|DOUT [2] & (\reg4b4|DOUT [3] & \reg4b4|DOUT [1])) ) ) # ( !\reg4b4|DOUT [0] & ( (!\reg4b4|DOUT [2] & (!\reg4b4|DOUT [3] & \reg4b4|DOUT [1])) # (\reg4b4|DOUT [2] & (\reg4b4|DOUT [3])) ) )

	.dataa(!\reg4b4|DOUT [2]),
	.datab(!\reg4b4|DOUT [3]),
	.datac(!\reg4b4|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv4|rascSaida7seg[2]~2 .lut_mask = 64'h1919191901010101;
defparam \conv4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \conv4|rascSaida7seg[3]~3 (
// Equation(s):
// \conv4|rascSaida7seg[3]~3_combout  = ( \reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [0] & (!\reg4b4|DOUT [2] & \reg4b4|DOUT [3])) # (\reg4b4|DOUT [0] & (\reg4b4|DOUT [2])) ) ) # ( !\reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [3] & (!\reg4b4|DOUT [0] $ (!\reg4b4|DOUT 
// [2]))) ) )

	.dataa(!\reg4b4|DOUT [0]),
	.datab(!\reg4b4|DOUT [2]),
	.datac(!\reg4b4|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv4|rascSaida7seg[3]~3 .lut_mask = 64'h6060606019191919;
defparam \conv4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \conv4|rascSaida7seg[4]~4 (
// Equation(s):
// \conv4|rascSaida7seg[4]~4_combout  = ( \reg4b4|DOUT [1] & ( (\reg4b4|DOUT [0] & !\reg4b4|DOUT [3]) ) ) # ( !\reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [2] & (\reg4b4|DOUT [0])) # (\reg4b4|DOUT [2] & ((!\reg4b4|DOUT [3]))) ) )

	.dataa(!\reg4b4|DOUT [0]),
	.datab(!\reg4b4|DOUT [2]),
	.datac(!\reg4b4|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv4|rascSaida7seg[4]~4 .lut_mask = 64'h7474747450505050;
defparam \conv4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \conv4|rascSaida7seg[5]~5 (
// Equation(s):
// \conv4|rascSaida7seg[5]~5_combout  = ( \reg4b4|DOUT [1] & ( \reg4b4|DOUT [0] & ( !\reg4b4|DOUT [3] ) ) ) # ( !\reg4b4|DOUT [1] & ( \reg4b4|DOUT [0] & ( !\reg4b4|DOUT [2] $ (\reg4b4|DOUT [3]) ) ) ) # ( \reg4b4|DOUT [1] & ( !\reg4b4|DOUT [0] & ( 
// (!\reg4b4|DOUT [2] & !\reg4b4|DOUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\reg4b4|DOUT [2]),
	.datac(!\reg4b4|DOUT [3]),
	.datad(gnd),
	.datae(!\reg4b4|DOUT [1]),
	.dataf(!\reg4b4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv4|rascSaida7seg[5]~5 .lut_mask = 64'h0000C0C0C3C3F0F0;
defparam \conv4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \conv4|rascSaida7seg[6]~6 (
// Equation(s):
// \conv4|rascSaida7seg[6]~6_combout  = ( \reg4b4|DOUT [1] & ( (\reg4b4|DOUT [0] & (!\reg4b4|DOUT [3] & \reg4b4|DOUT [2])) ) ) # ( !\reg4b4|DOUT [1] & ( (!\reg4b4|DOUT [3] & ((!\reg4b4|DOUT [2]))) # (\reg4b4|DOUT [3] & (!\reg4b4|DOUT [0] & \reg4b4|DOUT [2])) 
// ) )

	.dataa(!\reg4b4|DOUT [0]),
	.datab(!\reg4b4|DOUT [3]),
	.datac(gnd),
	.datad(!\reg4b4|DOUT [2]),
	.datae(gnd),
	.dataf(!\reg4b4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv4|rascSaida7seg[6]~6 .lut_mask = 64'hCC22CC2200440044;
defparam \conv4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \reg4b5|DOUT[1]~feeder (
// Equation(s):
// \reg4b5|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b5|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b5|DOUT[1]~feeder .extended_lut = "off";
defparam \reg4b5|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b5|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \comb~6_combout  & ( (\ROM1|memROM~2_combout  & (\DEC1|Mux3~0_combout  & \CPU|decoderInstru|Equal11~0_combout )) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\DEC1|Mux3~0_combout ),
	.datac(!\CPU|decoderInstru|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h0000000001010101;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \reg4b5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b5|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[1] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \reg4b5|DOUT[2]~feeder (
// Equation(s):
// \reg4b5|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4b5|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4b5|DOUT[2]~feeder .extended_lut = "off";
defparam \reg4b5|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4b5|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \reg4b5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg4b5|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[2] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N59
dffeas \reg4b5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[3] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N20
dffeas \reg4b5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4b5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4b5|DOUT[0] .is_wysiwyg = "true";
defparam \reg4b5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \conv5|rascSaida7seg[0]~0 (
// Equation(s):
// \conv5|rascSaida7seg[0]~0_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (!\reg4b5|DOUT [2] $ (\reg4b5|DOUT [3]))) # (\reg4b5|DOUT [1] & (!\reg4b5|DOUT [2] & \reg4b5|DOUT [3])) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (\reg4b5|DOUT [2] & 
// !\reg4b5|DOUT [3])) ) )

	.dataa(!\reg4b5|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b5|DOUT [2]),
	.datad(!\reg4b5|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \conv5|rascSaida7seg[0]~0 .lut_mask = 64'h0A000A00A05AA05A;
defparam \conv5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \conv5|rascSaida7seg[1]~1 (
// Equation(s):
// \conv5|rascSaida7seg[1]~1_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (\reg4b5|DOUT [2] & !\reg4b5|DOUT [1])) # (\reg4b5|DOUT [3] & ((\reg4b5|DOUT [1]))) ) ) # ( !\reg4b5|DOUT [0] & ( (\reg4b5|DOUT [2] & ((\reg4b5|DOUT [1]) # (\reg4b5|DOUT 
// [3]))) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [2]),
	.datac(!\reg4b5|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \conv5|rascSaida7seg[1]~1 .lut_mask = 64'h1313131325252525;
defparam \conv5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \conv5|rascSaida7seg[2]~2 (
// Equation(s):
// \conv5|rascSaida7seg[2]~2_combout  = ( \reg4b5|DOUT [0] & ( (\reg4b5|DOUT [3] & (\reg4b5|DOUT [2] & \reg4b5|DOUT [1])) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [2] & \reg4b5|DOUT [1])) # (\reg4b5|DOUT [3] & (\reg4b5|DOUT [2])) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [2]),
	.datac(!\reg4b5|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \conv5|rascSaida7seg[2]~2 .lut_mask = 64'h1919191901010101;
defparam \conv5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \conv5|rascSaida7seg[3]~3 (
// Equation(s):
// \conv5|rascSaida7seg[3]~3_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [2] & (!\reg4b5|DOUT [3] & !\reg4b5|DOUT [1])) # (\reg4b5|DOUT [2] & ((\reg4b5|DOUT [1]))) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (\reg4b5|DOUT [2] & !\reg4b5|DOUT 
// [1])) # (\reg4b5|DOUT [3] & (!\reg4b5|DOUT [2] & \reg4b5|DOUT [1])) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [2]),
	.datac(!\reg4b5|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \conv5|rascSaida7seg[3]~3 .lut_mask = 64'h2424242483838383;
defparam \conv5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \conv5|rascSaida7seg[4]~4 (
// Equation(s):
// \conv5|rascSaida7seg[4]~4_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3]) # ((!\reg4b5|DOUT [1] & !\reg4b5|DOUT [2])) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (\reg4b5|DOUT [2] & !\reg4b5|DOUT [3])) ) )

	.dataa(!\reg4b5|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b5|DOUT [2]),
	.datad(!\reg4b5|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \conv5|rascSaida7seg[4]~4 .lut_mask = 64'h0A000A00FFA0FFA0;
defparam \conv5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \conv5|rascSaida7seg[5]~5 (
// Equation(s):
// \conv5|rascSaida7seg[5]~5_combout  = ( \reg4b5|DOUT [0] & ( !\reg4b5|DOUT [3] $ (((\reg4b5|DOUT [2] & !\reg4b5|DOUT [1]))) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [2] & \reg4b5|DOUT [1])) ) )

	.dataa(!\reg4b5|DOUT [3]),
	.datab(!\reg4b5|DOUT [2]),
	.datac(!\reg4b5|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \conv5|rascSaida7seg[5]~5 .lut_mask = 64'h080808089A9A9A9A;
defparam \conv5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \conv5|rascSaida7seg[6]~6 (
// Equation(s):
// \conv5|rascSaida7seg[6]~6_combout  = ( \reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [3] & (!\reg4b5|DOUT [1] $ (\reg4b5|DOUT [2]))) ) ) # ( !\reg4b5|DOUT [0] & ( (!\reg4b5|DOUT [1] & (!\reg4b5|DOUT [2] $ (\reg4b5|DOUT [3]))) ) )

	.dataa(!\reg4b5|DOUT [1]),
	.datab(gnd),
	.datac(!\reg4b5|DOUT [2]),
	.datad(!\reg4b5|DOUT [3]),
	.datae(gnd),
	.dataf(!\reg4b5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \conv5|rascSaida7seg[6]~6 .lut_mask = 64'hA00AA00AA500A500;
defparam \conv5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y39_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
