/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [2:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [25:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [12:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [28:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_9z[2] & celloutsig_1_14z);
  assign celloutsig_0_9z = ~(celloutsig_0_8z & celloutsig_0_7z);
  assign celloutsig_0_27z = ~(celloutsig_0_26z[3] & celloutsig_0_13z);
  assign celloutsig_0_30z = ~(celloutsig_0_15z & celloutsig_0_2z[6]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? in_data[122] : in_data[136]);
  assign celloutsig_1_18z = celloutsig_1_0z ^ celloutsig_1_12z;
  assign celloutsig_0_7z = celloutsig_0_0z[4] ^ celloutsig_0_6z[0];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_3z[13:6], celloutsig_1_6z, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[10:8];
  assign celloutsig_1_19z = { celloutsig_1_3z[13:10], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_2z } / { 1'h1, celloutsig_1_11z[4:0], celloutsig_1_7z };
  assign celloutsig_0_31z = _01_ / { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_2z = { in_data[81:80], celloutsig_0_0z } / { 1'h1, in_data[33:22] };
  assign celloutsig_0_40z = { celloutsig_0_2z[8:4], celloutsig_0_36z } >= { celloutsig_0_0z[10:9], celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_1_17z = { celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } >= { in_data[131:130], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_0z[8:5], celloutsig_0_11z, celloutsig_0_8z } >= celloutsig_0_6z[22:17];
  assign celloutsig_0_17z = { celloutsig_0_0z[9:8], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z } >= { celloutsig_0_6z[26:25], celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_20z[18:0], celloutsig_0_8z, _01_ } >= { in_data[53:48], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_0z[9:8], celloutsig_0_28z } > celloutsig_0_18z[7:2];
  assign celloutsig_0_55z = celloutsig_0_0z[8:4] > { celloutsig_0_0z[3:0], celloutsig_0_21z };
  assign celloutsig_1_1z = { in_data[168:165], celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[173:158], celloutsig_1_1z, celloutsig_1_0z } > { in_data[143:129], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7], celloutsig_1_2z, celloutsig_1_2z } > in_data[134:132];
  assign celloutsig_0_15z = { celloutsig_0_4z[1], celloutsig_0_14z, celloutsig_0_7z } > _01_;
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, _01_, celloutsig_0_16z, celloutsig_0_16z, _01_, celloutsig_0_9z, celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z[3] } > celloutsig_0_20z[22:4];
  assign celloutsig_0_34z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_25z } > celloutsig_0_20z[10:4];
  assign celloutsig_0_5z = ! { _01_[1], _01_, celloutsig_0_3z };
  assign celloutsig_1_14z = ! celloutsig_1_3z[10:5];
  assign celloutsig_0_0z = in_data[15:5] % { 1'h1, in_data[58:49] };
  assign celloutsig_0_49z = { in_data[26:22], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_47z } % { 1'h1, in_data[62:57], celloutsig_0_8z };
  assign celloutsig_0_50z = { celloutsig_0_32z[13:9], celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_23z } % { 1'h1, celloutsig_0_49z[4:2], celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_40z, _01_ };
  assign celloutsig_0_4z = celloutsig_0_2z[10:7] % { 1'h1, celloutsig_0_2z[3:1] };
  assign celloutsig_0_6z = in_data[75:47] % { 1'h1, in_data[62:38], _01_ };
  assign celloutsig_0_20z = { celloutsig_0_6z[21:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[26:2] };
  assign celloutsig_1_3z = - in_data[116:98];
  assign celloutsig_0_10z = - celloutsig_0_6z[8:4];
  assign celloutsig_0_24z = - { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_9z = celloutsig_1_3z[9:6] | { _00_[7:5], celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[38:31], celloutsig_0_14z } | { _01_[2], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z[3] };
  assign celloutsig_0_47z = | { celloutsig_0_18z[1:0], celloutsig_0_34z, celloutsig_0_40z };
  assign celloutsig_0_8z = | celloutsig_0_4z;
  assign celloutsig_0_11z = | { celloutsig_0_2z[9:7], celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[24] & celloutsig_0_2z[3];
  assign celloutsig_1_0z = in_data[135] & in_data[184];
  assign celloutsig_0_43z = | celloutsig_0_2z[11:8];
  assign celloutsig_1_12z = | { celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_25z = | { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, _01_, celloutsig_0_0z[1] };
  assign celloutsig_0_36z = | celloutsig_0_18z[4:2];
  assign celloutsig_1_4z = ~^ in_data[117:110];
  assign celloutsig_0_39z = ^ celloutsig_0_2z[12:10];
  assign celloutsig_0_13z = ^ { celloutsig_0_2z[1], celloutsig_0_3z, _01_, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_16z = ^ celloutsig_0_10z[3:0];
  assign celloutsig_0_37z = celloutsig_0_32z[13:6] << { celloutsig_0_0z[9:8], celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_4z[3] };
  assign celloutsig_0_56z = { celloutsig_0_37z[2:1], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z } << { celloutsig_0_24z[0], celloutsig_0_39z, celloutsig_0_50z, celloutsig_0_36z };
  assign celloutsig_1_7z = { in_data[136:128], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z } << { in_data[181:172], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_3z[11:7], celloutsig_1_4z } << celloutsig_1_3z[16:11];
  assign celloutsig_0_26z = in_data[86:81] << { in_data[43:39], celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_0z[6:3] << { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_26z[5:1], celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_4z[3], celloutsig_0_27z } << { celloutsig_0_0z[9:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_31z };
  assign { out_data[128], out_data[113:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
