

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Format Property</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Format Property">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Format Property" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="FormatProperty"
		  data-hnd-context="246"
		  data-hnd-title="Format Property"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="GlobalSignalGeneration.html" title="Global Signal Generation" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="AggregationLogic.html" title="Aggregation Logic" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Format Property</h2>

            <div class="main-content">
                
<p class="rvps14"><a name="format_property"></a><span class="rvts214"><br/></span></p>
<p class="rvps10"><span class="rvts34">In computing, signed/unsigned and fixed point number representation is used widely.&nbsp;</span><span class="rvts1205">A&nbsp;</span><span class="rvts1139">fixed-point number</span><span class="rvts1205">&nbsp;representation is a&nbsp;</span><span class="rvts36">real data type</span><span class="rvts1205">&nbsp;for a number that has a fixed number of digits after/ before the&nbsp;</span><span class="rvts36">radix point.</span></p>
<p class="rvps10"><span class="rvts34">Normally only integers are represented in fixed point numbers. This implicitly means that the decimal point is at the right most corner on number. Also integers can be signed (2’s complement) or unsigned. In Math intensive applications, fixed point representation can also be used to represent floating numbers. In this case the decimal point moves towards left of the number.</span></p>
<p class="rvps10"><span class="rvts1100"><br/></span></p>
<p class="rvps10"><span class="rvts34">A new property is being introduced called&nbsp;</span><span class="rvts35">“format”</span><span class="rvts34">&nbsp;to define format&nbsp;definitions of fields, having possible values&nbsp;</span><span class="rvts35">uint, sint, ufixed, sfixed,&nbsp;</span><span class="rvts34">used to represent&nbsp;</span><span class="rvts35">unsigned, signed, unsigned fixed point and signed fixed point</span><span class="rvts34">&nbsp;fields respectively.</span></p>
<p class="rvps14"><span class="rvts34">Eg:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps81 noindent"><span class="rvts34">{format = uint} : unsigned type field</span></li>
 <li class="rvps81 noindent"><span class="rvts34">{format&nbsp;= sint} : signed type field</span></li>
 <li class="rvps81 noindent"><span class="rvts34">{format&nbsp;= fixdt(0,,2)} : unsigned fixed point type field with word length (length of field on which&nbsp;format&nbsp;property is defined) and fractional length = 2.</span></li>
 <li class="rvps81 noindent"><span class="rvts34">{format&nbsp;= fixdt(1,,4)} : signed fixed point type field with word length (length of field on which&nbsp;format&nbsp;property is defined) and fractional length = 4.</span></li>
</ul>
<p class="rvps81"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/format/format.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/format/format.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/format/format.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/format/format.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps191"><span class="rvts34"></span><br/><img alt="" style="width : 617px; height : 380px; padding : 1px;" src="lib/NewItem5070.png"></p>
<p class="rvps191"><img alt="" style="width : 613px; height : 309px; padding : 1px;" src="lib/NewItem5071.png"></p>
<p class="rvps3"><img alt="" style="width : 614px; height : 173px; padding : 1px;" src="lib/NewItem5072.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 865px; height : 293px; padding : 1px;" src="lib/NewItem5073.png"></p>
<p class="rvps3"><img alt="" style="width : 870px; height : 150px; padding : 1px;" src="lib/NewItem5074.png"></p>
<p class="rvps14"><span class="rvts36"><br/></span></p>
<p class="rvps14"><span class="rvts31">SystemRDL</span></p>
<p class="rvps14"><span class="rvts31"><br/></span></p>
<p class="rvps14"><span class="rvts430">property chip {type=boolean; component=addrmap;};</span></p>
<p class="rvps14"><span class="rvts430">property format {type=string; component=field;};</span></p>
<p class="rvps14"><span class="rvts430"><br/></span></p>
<p class="rvps14"><span class="rvts430">addrmap top_chip {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp;chip=true;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; addrmap block1 {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; reg Reg1 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "uint" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; desc = " unsigned type field";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field1[15:0] = 16'h0C;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field2[31:16] = 16'h0D;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; reg Reg2 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "uint" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; desc = " unsigned type field";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field3[15:0] = 16'h08;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "sint" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; desc = " signed type field";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field4[31:16] = 16'hFFE9;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; reg Reg3 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "fixdt(0,,2)" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; desc = " ufixed type word, word lengh(field length), fractional length=2";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field5[7:0] = 8'h05;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "fixdt(1,,4)" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; desc = " sfixed type word, word length (field length), fractional length=4";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field6[15:8] = 8'hAC;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "fixdt(1,,-2)" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; desc = " sfixed type word, word length(field length), fractional length=-2";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field7[23:16] = 8'hFC;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; format = "uint" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; } Field8[31:24] = 8'h0C;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; Reg1 Reg1 @0x00;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; Reg2 Reg2 @0x04;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; Reg3 Reg3 @0x08;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; addrmap block2 {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; addrmap Reggrp1 {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; reg Reg4 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; format = "fixdt(0,,3)" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; desc = " ufixed type word , word length(field length), fractional length=3";&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; } Field9[7:0] = 8'h04;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; } Field10[15:8] = 8'h0C;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; format = "sint" ;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; } Field11[31:16] = 16'hFF85;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; &nbsp; Reg4 Reg4 @0x00;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; Reggrp1 &nbsp;Reggrp1 @0x00;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; };</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; block1 &nbsp;block1 @0x00;&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; block2 &nbsp;block2 @0x0C;&nbsp;</span></p>
<p class="rvps14"><span class="rvts430">&nbsp; &nbsp; }; &nbsp; &nbsp;</span></p>
<p class="rvps14"><span class="rvts31"><br/></span></p>
<p class="rvps14"><span class="rvts31">In VHDL:</span></p>
<p class="rvps14"><span class="rvts36"><br/></span></p>
<p class="rvps14"><span class="rvts36">Field type and its corresponding hardware signals (input and output) are defined as unsigned/signed/ufixed/sfixed depending upon the "</span><span class="rvts34"> format</span><span class="rvts36">&nbsp;type" defined on it, while software side remains in std_logic/std_logic_vector.</span></p>
<p class="rvps14"><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts393">Note</span><span class="rvts35">:</span><span class="rvts34">&nbsp;If&nbsp;format&nbsp;property is not defined on a field then field type remains to be in std_logic_vector type, as earlier.</span></p>
<p class="rvps14"><span class="rvts34">Unsigned and signed type are defined in ieee.numeric_std package, while ufixed and sfixed type are defined in ieee.fixed_pkg package.</span></p>
<p class="rvps14"><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts393">VHDL Code:</span></p>
<p class="rvps14"><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts370">LIBRARY IEEE;</span></p>
<p class="rvps14"><span class="rvts370">USE IEEE.STD_LOGIC_1164.ALL;</span></p>
<p class="rvps14"><span class="rvts370">use IEEE.std_logic_unsigned.all;</span></p>
<p class="rvps14"><span class="rvts370">use IEEE.numeric_std.all;</span></p>
<p class="rvps14"><span class="rvts370">use IEEE.std_logic_textio.all;</span></p>
<p class="rvps14"><span class="rvts370">use IEEE.fixed_pkg.all; -- has to be added to support ufixed and sfixed types</span></p>
<p class="rvps14"><span class="rvts34">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts34">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts35">Default signals:</span></p>
<p class="rvps14"><span class="rvts370">constant C_Block1_offset: natural := 0; &nbsp; -- block offset</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg1_Field1 :&nbsp;</span><span class="rvts973">unsigned(15 downto 0)</span><span class="rvts370">&nbsp;:= "0000000000001100" ; &nbsp;-- Unsigned Register fields default value</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg1_Field2 : std_logic_vector(15 downto 0) := "0000000000001100" ; &nbsp;-- Register fields default value</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg2_Field3 :&nbsp;</span><span class="rvts973">unsigned(15 downto 0)&nbsp;</span><span class="rvts370">:= "0000000000001000" ; &nbsp;-- Unsigned Register fields default value</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg2_Field4 :&nbsp;</span><span class="rvts973">signed(15 downto 0)</span><span class="rvts370">&nbsp;:= "1111111111101001" ; &nbsp;-- Signed Register fields default value (2's complemented value)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg3_Field5 :&nbsp;</span><span class="rvts973">ufixed(5 downto -2)</span><span class="rvts370">&nbsp;:= "00000101" ; &nbsp;-- Unsigned fixed point Register fields default value (fractional length = 2)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg3_Field6 :&nbsp;</span><span class="rvts973">sfixed(3 downto -4)</span><span class="rvts370">&nbsp;:= "10101110" ; &nbsp;-- Signed fixed point Register fields default value (fractional length = 4) (2's complemented value)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg3_Field7 :&nbsp;</span><span class="rvts973">sfixed(9 downto 2)</span><span class="rvts370">&nbsp;:= "00111100" ; &nbsp;-- Signed fixed point Register fields default value (fractional length = -2) (2's complemented value)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reg3_Field8 :&nbsp;</span><span class="rvts973">unsigned(7 downto 0)</span><span class="rvts370">&nbsp;:= "00001100" ; &nbsp;-- Unsigned Register fields default value</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reggrp1_Reg4_Field9 :&nbsp;ufixed(4 downto -3)&nbsp;&nbsp;:= "00000100"; -- Unsigned fixed point Register fields default value (fractional length = 3)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reggrp1_Reg4_Field10 : std_logic_vector(15 downto 8) := "00001100"; -- Register fields default value</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; &nbsp;constant default_Reggrp1_Reg4_Field11 : signed(31 downto 16) := "1111111110000101"; --Signed Register fields default value (2's complemented value)</span></p>
<p class="rvps14"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts35">In record:</span></p>
<p class="rvps90"><span class="rvts1196"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps90"><span class="rvts370">type Block1_Reggrp1_inrec is record</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;-- : REG4</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field9 &nbsp;: ufixed(4 downto -3);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field10 : std_logic_vector(7 downto 0);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field11 : signed(15 downto 0);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp;end record;</span></p>
<p class="rvps90"><span class="rvts370"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps90"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span><br/><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts35">Out record:</span></p>
<p class="rvps90"><span class="rvts35"><br/></span></p>
<p class="rvps90"><span class="rvts370">type Block1_Reggrp1_outrec is record</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;-- : REG4</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field9 &nbsp;: ufixed(4 downto -3);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field10 : std_logic_vector(7 downto 0);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;Reg4_Field11 : signed(15 downto 0);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp;end record;</span></p>
<p class="rvps90"><span class="rvts1100">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts1100">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts1100"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts35">Default Signal and input converted back to std_logic_vector in flop:</span></p>
<p class="rvps90"><span class="rvts1100"><br/></span></p>
<p class="rvps90"><span class="rvts370">Reg3_Field5 : process (clk)</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if rising_edge(clk) then</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if reset_l = '0' then</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;q_Reg3_Field5 &nbsp;&lt;= &nbsp;std_logic_vector(default_Reg3_Field5);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (reg_in_enb.Reg3_Field5= '1') &nbsp;then &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;HW write</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;q_Reg3_Field5 &lt;= std_logic_vector(reg_in.Reg3_Field5);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if ( wr_valid_Reg3 = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;q_Reg3_Field5 &lt;= wr_data(7 downto 0);</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if ;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if ; -- reset</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end if; -- clock edge</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;end process Reg3_Field5;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;-- End REG3_FIELD5 process</span></p>
<p class="rvps90"><span class="rvts1100"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps90"><span class="rvts1100">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts1100">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts1100"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts35">Flop q signal converted to required format&nbsp;type and assigned to out signal</span></p>
<p class="rvps90"><span class="rvts1100"><br/></span></p>
<p class="rvps90"><span class="rvts370">rd_data_Reg3 &lt;= &nbsp; q_Reg3_Field8 &amp; q_Reg3_Field7 &amp; q_Reg3_Field6 &amp; q_Reg3_Field5; &nbsp; &nbsp; &nbsp; &nbsp;-- Fields value concatenation of REG3 register</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;reg_out.Reg3_Field5 &nbsp;&lt;= to_ufixed(q_Reg3_Field5,5,-2); &nbsp;-- HW output : FIELD5 Read data</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;reg_out.Reg3_Field6 &nbsp;&lt;= to_sfixed(q_Reg3_Field6,3,-4); &nbsp;-- HW output : FIELD6 Read data</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;reg_out.Reg3_Field7 &nbsp;&lt;= to_sfixed(q_Reg3_Field7,9,2); &nbsp;-- HW output : FIELD7 Read data</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;reg_out.Reg3_Field8 &nbsp;&lt;= unsigned(q_Reg3_Field8); &nbsp;-- HW output : FIELD8 Read data</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps90"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;reg_out_enb.Reg3 &nbsp; &nbsp; &lt;= wr_valid_Reg3; &nbsp;-- HW output : REG3 enable</span></p>
<p class="rvps90"><span class="rvts370"><br/></span></p>
<p class="rvps90"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps90"><span class="rvts370">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts126"></span><br/><span class="rvts31">Verilog Code:</span></p>
<p class="rvps14"><span class="rvts31"><br/></span></p>
<p class="rvps14"><span class="rvts35">Output ports (READ DATA SIGNAL FOR EACH FIELD) :</span></p>
<p class="rvps14"><span class="rvts31"><br/></span></p>
<p class="rvps14"><span class="rvts370">output &nbsp;[15 : 0] Reg1_Field1_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD1</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp;[15 : 0] Reg1_Field2_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD2</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp;[15 : 0] Reg2_Field3_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD3</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp;signed [15 : 0] Reg2_Field4_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD4</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; [5 : -2] Reg3_Field5_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD5</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; signed [3 : -4] Reg3_Field6_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD6</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; signed [9 : 2] Reg3_Field7_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD7</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; [4 : -3] Reggrp1_Reg4_Field9_r &nbsp;; &nbsp; &nbsp; &nbsp;// FIELD : FIELD9</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; [7 : 0] Reggrp1_Reg4_Field10_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD10</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp;signed [15 : 0] Reggrp1_Reg4_Field11_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD11</span></p>
<p class="rvps14"><span class="rvts370">output &nbsp; [7 : 0] Reg3_Field8_r ; &nbsp; &nbsp; &nbsp;// FIELD : FIELD8</span></p>
<p class="rvps14"><span class="rvts370"><br/></span></p>
<p class="rvps14"><span class="rvts31">Default Values in Verilog:</span></p>
<p class="rvps14"><span class="rvts31"><br/></span></p>
<p class="rvps14"><span class="rvts370">Reg1_Field1_q &nbsp;&lt;= 16'b0000000000001100;</span></p>
<p class="rvps14"><span class="rvts370">Reg1_Field2_q &nbsp;&lt;= 16'd13;</span></p>
<p class="rvps14"><span class="rvts370">Reg2_Field3_q &nbsp;&lt;= 16'b0000000000001000;</span></p>
<p class="rvps14"><span class="rvts370">Reg2_Field4_q &nbsp;&lt;= 16'b1111111111101001;</span></p>
<p class="rvps14"><span class="rvts370">Reg3_Field5_q &nbsp;&lt;= 8'b00000101;</span></p>
<p class="rvps14"><span class="rvts370">Reg3_Field6_q &nbsp;&lt;= 8'b10101100;</span></p>
<p class="rvps14"><span class="rvts370">Reg3_Field7_q &nbsp;&lt;= 8'b11111100;</span></p>
<p class="rvps14"><span class="rvts370">Reg3_Field8_q &nbsp;&lt;= 8'b00001100;</span></p>
<p class="rvps14"><span class="rvts370">Reggrp1_Reg4_Field9_q &lt;= 8'b00000100;</span></p>
<p class="rvps14"><span class="rvts370">Reggrp1_Reg4_Field10_q &lt;= 8'd12;</span></p>
<p class="rvps14"><span class="rvts370">Reggrp1_Reg4_Field11_q &lt;= 16'b1111111110000101;</span></p>
<p class="rvps14"><span class="rvts34">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts34">.&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
<p class="rvps14"><span class="rvts370"><br/></span></p>
<p class="rvps14"><span class="rvts393">Note</span><span class="rvts35">:&nbsp;</span><span class="rvts34">This property is supported in IDS-Batch CLI and IDS-Excel.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour">Easily create PDF Help documents</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

