Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 19 10:58:10 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_methodology -file dac_toplevel_methodology_drc_routed.rpt -pb dac_toplevel_methodology_drc_routed.pb -rpx dac_toplevel_methodology_drc_routed.rpx
| Design       : dac_toplevel
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 19         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[0].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[10].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[11].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[12].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[13].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[14].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[15].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[1].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[2].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[3].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[4].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[5].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[6].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[7].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[8].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[9].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin STATE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin STATE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin rd_en_reg/C is not reached by a timing clock
Related violations: <none>


