<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › gpmc-onenand.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>gpmc-onenand.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-omap2/gpmc-onenand.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 - 2009 Nokia Corporation</span>
<span class="cm"> * Contacts:	Juha Yrjola</span>
<span class="cm"> *		Tony Lindgren</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/onenand_regs.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/flash.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/onenand.h&gt;</span>
<span class="cp">#include &lt;plat/board.h&gt;</span>
<span class="cp">#include &lt;plat/gpmc.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_onenand_platform_data</span> <span class="o">*</span><span class="n">gpmc_onenand_data</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">gpmc_onenand_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omap2-onenand&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_onenand_set_async_mode</span><span class="p">(</span><span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">onenand_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gpmc_timings</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_cer</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_avdp</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_aavdh</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_ce</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_aa</span> <span class="o">=</span> <span class="mi">76</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_oe</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_cez</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span> <span class="cm">/* max of t_cez, t_oez */</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_ds</span> <span class="o">=</span> <span class="mi">30</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_wpl</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_wph</span> <span class="o">=</span> <span class="mi">30</span><span class="p">;</span>

	<span class="cm">/* Ensure sync read and sync write are disabled */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_READ</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_WRITE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">t</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">sync_clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">cs_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">adv_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Read */</span>
	<span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span> <span class="o">=</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">t_avdp</span><span class="p">,</span> <span class="n">t_cer</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">oe_on</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_aavdh</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_aa</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">t</span><span class="p">.</span><span class="n">access</span><span class="p">,</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_ce</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">t</span><span class="p">.</span><span class="n">access</span><span class="p">,</span> <span class="n">t</span><span class="p">.</span><span class="n">oe_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_oe</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">oe_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">cs_rd_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">oe_off</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">rd_cycle</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_rd_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_cez</span><span class="p">);</span>

	<span class="cm">/* Write */</span>
	<span class="n">t</span><span class="p">.</span><span class="n">adv_wr_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">we_on</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">oe_on</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">t</span><span class="p">.</span><span class="n">wr_data_mux_bus</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">wr_access</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_ds</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">t</span><span class="p">.</span><span class="n">we_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_wpl</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">cs_wr_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_wph</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">wr_cycle</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_wr_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_cez</span><span class="p">);</span>

	<span class="cm">/* Configure GPMC for asynchronous read */</span>
	<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG1</span><span class="p">,</span>
			  <span class="n">GPMC_CONFIG1_DEVICESIZE_16</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_MUXADDDATA</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">gpmc_cs_set_timings</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* Ensure sync read and sync write are disabled */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_READ</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_WRITE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_onenand_cfg</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">onenand_base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">latency</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">sync_read</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sync_write</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">vhf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">ONENAND_SYS_CFG1_BRL_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="n">reg</span> <span class="o">|=</span>	<span class="p">(</span><span class="n">latency</span> <span class="o">&lt;&lt;</span> <span class="n">ONENAND_SYS_CFG1_BRL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">ONENAND_SYS_CFG1_BL_16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_read</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">ONENAND_SYS_CFG1_SYNC_READ</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_READ</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_write</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">ONENAND_SYS_CFG1_SYNC_WRITE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_SYNC_WRITE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hf</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">ONENAND_SYS_CFG1_HF</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_HF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vhf</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">ONENAND_SYS_CFG1_VHF</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYS_CFG1_VHF</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_SYS_CFG1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_onenand_get_freq</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_onenand_platform_data</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">onenand_base</span><span class="p">,</span> <span class="n">bool</span> <span class="o">*</span><span class="n">clk_dep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">ver</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_VERSION_ID</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">freq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">get_freq</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">onenand_freq_info</span> <span class="n">fi</span><span class="p">;</span>

		<span class="n">fi</span><span class="p">.</span><span class="n">maf_id</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_MANUFACTURER_ID</span><span class="p">);</span>
		<span class="n">fi</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">onenand_base</span> <span class="o">+</span> <span class="n">ONENAND_REG_DEVICE_ID</span><span class="p">);</span>
		<span class="n">fi</span><span class="p">.</span><span class="n">ver_id</span> <span class="o">=</span> <span class="n">ver</span><span class="p">;</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">get_freq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fi</span><span class="p">,</span> <span class="n">clk_dep</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">ver</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">54</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">66</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">83</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">104</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="mi">54</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_onenand_set_sync_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_onenand_platform_data</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
					<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">onenand_base</span><span class="p">,</span>
					<span class="kt">int</span> <span class="o">*</span><span class="n">freq_ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">gpmc_timings</span> <span class="n">t</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_cer</span>  <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_avdp</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_cez</span>  <span class="o">=</span> <span class="mi">20</span><span class="p">;</span> <span class="cm">/* max of t_cez, t_oez */</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_ds</span>   <span class="o">=</span> <span class="mi">30</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_wpl</span>  <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">t_wph</span>  <span class="o">=</span> <span class="mi">30</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">min_gpmc_clk_period</span><span class="p">,</span> <span class="n">t_ces</span><span class="p">,</span> <span class="n">t_avds</span><span class="p">,</span> <span class="n">t_avdh</span><span class="p">,</span> <span class="n">t_ach</span><span class="p">,</span> <span class="n">t_aavdh</span><span class="p">,</span> <span class="n">t_rdyo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">,</span> <span class="n">fclk_offset_ns</span><span class="p">,</span> <span class="n">fclk_offset</span><span class="p">,</span> <span class="n">gpmc_clk_ns</span><span class="p">,</span> <span class="n">latency</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">first_time</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hf</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vhf</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sync_read</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sync_write</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">ticks_cez</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cs</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">,</span> <span class="n">freq</span> <span class="o">=</span> <span class="o">*</span><span class="n">freq_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">clk_dep</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ONENAND_SYNC_READ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sync_read</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ONENAND_SYNC_READWRITE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sync_read</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">sync_write</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="n">omap2_onenand_set_async_mode</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">onenand_base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Very first call freq is not known */</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">omap2_onenand_set_async_mode</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">onenand_base</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">omap2_onenand_get_freq</span><span class="p">(</span><span class="n">cfg</span><span class="p">,</span> <span class="n">onenand_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_dep</span><span class="p">);</span>
		<span class="n">first_time</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">104</span>:
		<span class="n">min_gpmc_clk_period</span> <span class="o">=</span> <span class="mi">9600</span><span class="p">;</span> <span class="cm">/* 104 MHz */</span>
		<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">t_avdh</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">t_ach</span>   <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">t_aavdh</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_rdyo</span>  <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">83</span>:
		<span class="n">min_gpmc_clk_period</span> <span class="o">=</span> <span class="mi">12000</span><span class="p">;</span> <span class="cm">/* 83 MHz */</span>
		<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">t_avdh</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">t_ach</span>   <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_aavdh</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_rdyo</span>  <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">66</span>:
		<span class="n">min_gpmc_clk_period</span> <span class="o">=</span> <span class="mi">15000</span><span class="p">;</span> <span class="cm">/* 66 MHz */</span>
		<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">t_avdh</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">t_ach</span>   <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_aavdh</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">t_rdyo</span>  <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">min_gpmc_clk_period</span> <span class="o">=</span> <span class="mi">18500</span><span class="p">;</span> <span class="cm">/* 54 MHz */</span>
		<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">t_avdh</span>  <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">t_ach</span>   <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
		<span class="n">t_aavdh</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">t_rdyo</span>  <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="n">sync_write</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">gpmc_cs_calc_divider</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">min_gpmc_clk_period</span><span class="p">);</span>
	<span class="n">gpmc_clk_ns</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">div</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="cm">/* &gt;66Mhz */</span>
		<span class="n">hf</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="cm">/* &gt;83Mhz */</span>
		<span class="n">vhf</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vhf</span><span class="p">)</span>
		<span class="n">latency</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">hf</span><span class="p">)</span>
		<span class="n">latency</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&gt;=</span> <span class="mi">25</span><span class="p">)</span> <span class="cm">/* 40 MHz*/</span>
		<span class="n">latency</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">latency</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_dep</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* &gt;83Mhz */</span>
			<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* &gt;66Mhz */</span>
			<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">gpmc_clk_ns</span> <span class="o">&lt;</span> <span class="mi">25</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* &gt;40Mhz */</span>
			<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">t_ces</span>   <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
			<span class="n">t_avds</span>  <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">first_time</span><span class="p">)</span>
		<span class="n">set_onenand_cfg</span><span class="p">(</span><span class="n">onenand_base</span><span class="p">,</span> <span class="n">latency</span><span class="p">,</span>
					<span class="n">sync_read</span><span class="p">,</span> <span class="n">sync_write</span><span class="p">,</span> <span class="n">hf</span><span class="p">,</span> <span class="n">vhf</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG3</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG2</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG2</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG3</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG3</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpmc_cs_read_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>
		<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set synchronous read timings */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">t</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">sync_clk</span> <span class="o">=</span> <span class="n">min_gpmc_clk_period</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">cs_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">adv_on</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fclk_offset_ns</span> <span class="o">=</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">t_ces</span><span class="p">,</span> <span class="n">t_avds</span><span class="p">));</span>
	<span class="n">fclk_offset</span> <span class="o">=</span> <span class="n">gpmc_ns_to_ticks</span><span class="p">(</span><span class="n">fclk_offset_ns</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">page_burst_access</span> <span class="o">=</span> <span class="n">gpmc_clk_ns</span><span class="p">;</span>

	<span class="cm">/* Read */</span>
	<span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">fclk_offset</span> <span class="o">+</span> <span class="n">gpmc_ns_to_ticks</span><span class="p">(</span><span class="n">t_avdh</span><span class="p">));</span>
	<span class="n">t</span><span class="p">.</span><span class="n">oe_on</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">fclk_offset</span> <span class="o">+</span> <span class="n">gpmc_ns_to_ticks</span><span class="p">(</span><span class="n">t_ach</span><span class="p">));</span>
	<span class="cm">/* Force at least 1 clk between AVD High to OE Low */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">oe_on</span> <span class="o">&lt;=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span><span class="p">)</span>
		<span class="n">t</span><span class="p">.</span><span class="n">oe_on</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">fclk_offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">latency</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">div</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">oe_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">access</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">t</span><span class="p">.</span><span class="n">cs_rd_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">oe_off</span><span class="p">;</span>
	<span class="n">ticks_cez</span> <span class="o">=</span> <span class="p">((</span><span class="n">gpmc_ns_to_ticks</span><span class="p">(</span><span class="n">t_cez</span><span class="p">)</span> <span class="o">+</span> <span class="n">div</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">)</span> <span class="o">*</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">t</span><span class="p">.</span><span class="n">rd_cycle</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">fclk_offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">latency</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">div</span> <span class="o">+</span>
		     <span class="n">ticks_cez</span><span class="p">);</span>

	<span class="cm">/* Write */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_write</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="p">.</span><span class="n">adv_wr_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_rd_off</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">we_on</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">we_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_rd_off</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">cs_wr_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_rd_off</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">wr_cycle</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">rd_cycle</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">t</span><span class="p">.</span><span class="n">wr_data_mux_bus</span> <span class="o">=</span> <span class="n">gpmc_ticks_to_ns</span><span class="p">(</span><span class="n">fclk_offset</span> <span class="o">+</span>
					<span class="n">gpmc_ps_to_ticks</span><span class="p">(</span><span class="n">min_gpmc_clk_period</span> <span class="o">+</span>
					<span class="n">t_rdyo</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">));</span>
			<span class="n">t</span><span class="p">.</span><span class="n">wr_access</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">access</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="p">.</span><span class="n">adv_wr_off</span> <span class="o">=</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span>
							<span class="n">t_avdp</span><span class="p">,</span> <span class="n">t_cer</span><span class="p">));</span>
		<span class="n">t</span><span class="p">.</span><span class="n">we_on</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">adv_wr_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_aavdh</span><span class="p">);</span>
		<span class="n">t</span><span class="p">.</span><span class="n">we_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_wpl</span><span class="p">);</span>
		<span class="n">t</span><span class="p">.</span><span class="n">cs_wr_off</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_wph</span><span class="p">);</span>
		<span class="n">t</span><span class="p">.</span><span class="n">wr_cycle</span>  <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">cs_wr_off</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_cez</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">t</span><span class="p">.</span><span class="n">wr_data_mux_bus</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span><span class="p">;</span>
			<span class="n">t</span><span class="p">.</span><span class="n">wr_access</span> <span class="o">=</span> <span class="n">t</span><span class="p">.</span><span class="n">we_on</span> <span class="o">+</span> <span class="n">gpmc_round_ns_to_ticks</span><span class="p">(</span><span class="n">t_ds</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Configure GPMC for synchronous read */</span>
	<span class="n">gpmc_cs_write_reg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">GPMC_CS_CONFIG1</span><span class="p">,</span>
			  <span class="n">GPMC_CONFIG1_WRAPBURST_SUPP</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_READMULTIPLE_SUPP</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">sync_read</span> <span class="o">?</span> <span class="n">GPMC_CONFIG1_READTYPE_SYNC</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">sync_write</span> <span class="o">?</span> <span class="n">GPMC_CONFIG1_WRITEMULTIPLE_SUPP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">sync_write</span> <span class="o">?</span> <span class="n">GPMC_CONFIG1_WRITETYPE_SYNC</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_CLKACTIVATIONTIME</span><span class="p">(</span><span class="n">fclk_offset</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_PAGE_LEN</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">()</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span>
				<span class="p">(</span><span class="n">GPMC_CONFIG1_WAIT_READ_MON</span> <span class="o">|</span>
				 <span class="n">GPMC_CONFIG1_WAIT_PIN_SEL</span><span class="p">(</span><span class="mi">0</span><span class="p">)))</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_DEVICESIZE_16</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_DEVICETYPE_NOR</span> <span class="o">|</span>
			  <span class="n">GPMC_CONFIG1_MUXADDDATA</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">gpmc_cs_set_timings</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">set_onenand_cfg</span><span class="p">(</span><span class="n">onenand_base</span><span class="p">,</span> <span class="n">latency</span><span class="p">,</span> <span class="n">sync_read</span><span class="p">,</span> <span class="n">sync_write</span><span class="p">,</span> <span class="n">hf</span><span class="p">,</span> <span class="n">vhf</span><span class="p">);</span>

	<span class="o">*</span><span class="n">freq_ptr</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpmc_onenand_setup</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">onenand_base</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">freq_ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gpmc_onenand_device</span><span class="p">.</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* Set sync timings in GPMC */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap2_onenand_set_sync_mode</span><span class="p">(</span><span class="n">gpmc_onenand_data</span><span class="p">,</span> <span class="n">onenand_base</span><span class="p">,</span>
			<span class="n">freq_ptr</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to set synchronous mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">gpmc_onenand_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_onenand_platform_data</span> <span class="o">*</span><span class="n">_onenand_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpmc_onenand_data</span> <span class="o">=</span> <span class="n">_onenand_data</span><span class="p">;</span>
	<span class="n">gpmc_onenand_data</span><span class="o">-&gt;</span><span class="n">onenand_setup</span> <span class="o">=</span> <span class="n">gpmc_onenand_setup</span><span class="p">;</span>
	<span class="n">gpmc_onenand_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">gpmc_onenand_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap24xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">gpmc_onenand_data</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ONENAND_SYNC_READWRITE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Onenand using only SYNC_READ on 24xx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">gpmc_onenand_data</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ONENAND_SYNC_READWRITE</span><span class="p">;</span>
		<span class="n">gpmc_onenand_data</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ONENAND_SYNC_READ</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpmc_onenand_device</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to register OneNAND device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
