##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DEBUG_UART_IntClock
		4.3::Critical Path Report for SPIM_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
		5.2::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.3::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                  | Frequency: 55.08 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: DEBUG_UART_IntClock        | Frequency: 53.83 MHz  | Target: 0.08 MHz   | 
Clock: SPIM_IntClock              | Frequency: 43.59 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            DEBUG_UART_IntClock  41666.7          23512       N/A              N/A         N/A              N/A         N/A              N/A         
DEBUG_UART_IntClock  DEBUG_UART_IntClock  1.30417e+007     13023090    N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock        SPIM_IntClock        500000           477060      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SPIM_MISO(0)_PAD  15542         SPIM_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase             
--------------------  ------------  ---------------------------  
DEBUG_UART_TX(0)_PAD  29568         DEBUG_UART_IntClock:R        
I2C_SCL(0)_PAD:out    25456         CyBUS_CLK(fixed-function):R  
I2C_SDA(0)_PAD:out    25446         CyBUS_CLK(fixed-function):R  
SPIM_MOSI(0)_PAD      22918         SPIM_IntClock:R              
SPIM_SCLK(0)_PAD      23105         SPIM_IntClock:R              
SPIM_SS(0)_PAD        23073         SPIM_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23512p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                           iocell3         2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell10     6405   8410  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell10     3350  11760  23512  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2924  14684  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DEBUG_UART_IntClock
*************************************************
Clock: DEBUG_UART_IntClock
Frequency: 53.83 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13216
-------------------------------------   ----- 
End-of-path arrival time (ps)           13216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q            macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_1  macrocell9    6317   7567  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell9    3350  10917  13023090  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  13216  13023090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 43.59 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 477060p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20090
-------------------------------------   ----- 
End-of-path arrival time (ps)           20090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1      6352   8292  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  11642  477060  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   8448  20090  477060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23512p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                           iocell3         2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell10     6405   8410  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell10     3350  11760  23512  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2924  14684  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 477060p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20090
-------------------------------------   ----- 
End-of-path arrival time (ps)           20090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1      6352   8292  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  11642  477060  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   8448  20090  477060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13216
-------------------------------------   ----- 
End-of-path arrival time (ps)           13216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q            macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_1  macrocell9    6317   7567  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell9    3350  10917  13023090  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  13216  13023090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23512p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                           iocell3         2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell10     6405   8410  23512  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell10     3350  11760  23512  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2924  14684  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 28390p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                   iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_8  macrocell31   7762   9767  28390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                    iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_3  macrocell34   6405   8410  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                    iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_2  macrocell35   6405   8410  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 30230p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                   iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_9  macrocell28   5921   7926  30230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 30230p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                    iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_6  macrocell36   5921   7926  30230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_UART_RX(0)/fb
Path End       : \DEBUG_UART:BUART:rx_last\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_last\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_UART_RX(0)/in_clock                                   iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_UART_RX(0)/fb                iocell3       2005   2005  23512  RISE       1
\DEBUG_UART:BUART:rx_last\/main_0  macrocell37   5050   7055  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 477060p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20090
-------------------------------------   ----- 
End-of-path arrival time (ps)           20090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1      6352   8292  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  11642  477060  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   8448  20090  477060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 479509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19991
-------------------------------------   ----- 
End-of-path arrival time (ps)           19991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1     6352   8292  477060  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350  11642  477060  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   8349  19991  479509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 482015p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477060  RISE       1
\SPIM:BSPIM:rx_status_6\/main_0  macrocell4     7725   9665  482015  RISE       1
\SPIM:BSPIM:rx_status_6\/q       macrocell4     3350  13015  482015  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6   statusicell2   4470  17485  482015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 483680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15820
-------------------------------------   ----- 
End-of-path arrival time (ps)           15820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell15    1250   1250  483680  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell2     5316   6566  483680  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350   9916  483680  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   5904  15820  483680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 484038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  477060  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell14  10512  12452  484038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 484038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  477060  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell15  10512  12452  484038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 484038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  477060  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell19  10512  12452  484038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 486825p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  477060  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell18   7725   9665  486825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486855p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell15     1250   1250  483680  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   5885   7135  486855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487685p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell14     1250   1250  484333  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5055   6305  487685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487965p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell16     1250   1250  485208  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4775   6025  487965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_1254/main_5
Capture Clock  : Net_1254/clock_0
Path slack     : 488198p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  477060  RISE       1
Net_1254/main_5                  macrocell13   6352   8292  488198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_1256/main_1
Capture Clock  : Net_1256/clock_0
Path slack     : 488489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell15   1250   1250  483680  RISE       1
Net_1256/main_1         macrocell17   6751   8001  488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1256/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_1255/main_1
Capture Clock  : Net_1255/clock_0
Path slack     : 488489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell15   1250   1250  483680  RISE       1
Net_1255/main_1         macrocell21   6751   8001  488489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1255/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 488723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell20   6517   7767  488723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 488776p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  488776  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell14     4134   7714  488776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 488776p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  488776  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell15     4134   7714  488776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1254/main_4
Capture Clock  : Net_1254/clock_0
Path slack     : 488824p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  488824  RISE       1
Net_1254/main_4                 macrocell13     2306   7666  488824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 489611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell20   1250   1250  489611  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    5079   6329  489611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell14   5628   6878  489612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell15   5628   6878  489612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 489612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell19   5628   6878  489612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell16   5615   6865  489625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 489625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell18   5615   6865  489625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_1256/main_0
Capture Clock  : Net_1256/clock_0
Path slack     : 489687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell14   1250   1250  484333  RISE       1
Net_1256/main_0         macrocell17   5553   6803  489687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1256/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_1255/main_0
Capture Clock  : Net_1255/clock_0
Path slack     : 489687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell14   1250   1250  484333  RISE       1
Net_1255/main_0         macrocell21   5553   6803  489687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1255/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_1254/main_2
Capture Clock  : Net_1254/clock_0
Path slack     : 489924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell15   1250   1250  483680  RISE       1
Net_1254/main_2         macrocell13   5316   6566  489924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490140p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480586  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell14   4410   6350  490140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490140p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480586  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell15   4410   6350  490140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490140p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480586  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell19   4410   6350  490140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490143p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480613  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell14   4407   6347  490143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490143p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480613  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell15   4407   6347  490143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490143p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480613  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell19   4407   6347  490143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  488776  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell16     2650   6230  490260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490269p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480475  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell14   4281   6221  490269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490269p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480475  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell15   4281   6221  490269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490269p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480475  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell19   4281   6221  490269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490276p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480478  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell14   4274   6214  490276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490276p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480478  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell15   4274   6214  490276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490276p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480478  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell19   4274   6214  490276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell16   4839   6089  490401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490401p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell18   4839   6089  490401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 490511p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell20   4729   5979  490511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_1256/main_2
Capture Clock  : Net_1256/clock_0
Path slack     : 490562p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell16   1250   1250  485208  RISE       1
Net_1256/main_2         macrocell17   4678   5928  490562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1256/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_1255/main_2
Capture Clock  : Net_1255/clock_0
Path slack     : 490562p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell16   1250   1250  485208  RISE       1
Net_1255/main_2         macrocell21   4678   5928  490562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1255/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_1254/main_1
Capture Clock  : Net_1254/clock_0
Path slack     : 490577p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell14   1250   1250  484333  RISE       1
Net_1254/main_1         macrocell13   4663   5913  490577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491045p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell20   1250   1250  489611  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell20   4195   5445  491045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_1254/main_10
Capture Clock  : Net_1254/clock_0
Path slack     : 491255p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell19   1250   1250  491255  RISE       1
Net_1254/main_10         macrocell13   3985   5235  491255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491441p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell16   3799   5049  491441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491441p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell16   1250   1250  485208  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell18   3799   5049  491441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_1254/main_3
Capture Clock  : Net_1254/clock_0
Path slack     : 491452p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell16   1250   1250  485208  RISE       1
Net_1254/main_3         macrocell13   3788   5038  491452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1255/q
Path End       : Net_1255/main_3
Capture Clock  : Net_1255/clock_0
Path slack     : 491496p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1255/clock_0                                           macrocell21         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1255/q       macrocell21   1250   1250  491496  RISE       1
Net_1255/main_3  macrocell21   3744   4994  491496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1255/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_1254/main_7
Capture Clock  : Net_1254/clock_0
Path slack     : 491613p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480475  RISE       1
Net_1254/main_7                  macrocell13   2937   4877  491613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_1254/main_6
Capture Clock  : Net_1254/clock_0
Path slack     : 491616p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480478  RISE       1
Net_1254/main_6                  macrocell13   2934   4874  491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491622p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480475  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell18   2928   4868  491622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  480478  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell18   2926   4866  491624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_1254/main_9
Capture Clock  : Net_1254/clock_0
Path slack     : 491723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480586  RISE       1
Net_1254/main_9                  macrocell13   2827   4767  491723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480613  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell18   2800   4740  491750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_1254/main_8
Capture Clock  : Net_1254/clock_0
Path slack     : 491751p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480613  RISE       1
Net_1254/main_8                  macrocell13   2799   4739  491751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491762p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480586  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell18   2788   4728  491762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell20   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1256/q
Path End       : Net_1256/main_3
Capture Clock  : Net_1256/clock_0
Path slack     : 492083p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1256/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1256/q       macrocell17   1250   1250  492083  RISE       1
Net_1256/main_3  macrocell17   3157   4407  492083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1256/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell14   2318   3568  492922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell15   2318   3568  492922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 492922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell15   1250   1250  483680  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell19   2318   3568  492922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell19   1250   1250  491255  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell14   2310   3560  492930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell19   1250   1250  491255  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell15   2310   3560  492930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 492930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell19   1250   1250  491255  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell19   2310   3560  492930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492933p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell18   1250   1250  492933  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell18   2307   3557  492933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell14   2305   3555  492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell15   2305   3555  492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 492935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell14   1250   1250  484333  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell19   2305   3555  492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1254/q
Path End       : Net_1254/main_0
Capture Clock  : Net_1254/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1254/q       macrocell13   1250   1250  492936  RISE       1
Net_1254/main_0  macrocell13   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1254/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13216
-------------------------------------   ----- 
End-of-path arrival time (ps)           13216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q            macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_1  macrocell9    6317   7567  13023090  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell9    3350  10917  13023090  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2299  13216  13023090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023534p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6190
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11942
-------------------------------------   ----- 
End-of-path arrival time (ps)           11942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                      macrocell23     1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_0           macrocell6      5098   6348  13023534  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell6      3350   9698  13023534  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2244  11942  13023534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027382p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q                macrocell28     1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   7025   8275  13027382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 13027714p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13453
-------------------------------------   ----- 
End-of-path arrival time (ps)           13453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13027714  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell11     2914   6494  13027714  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell11     3350   9844  13027714  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell4    3609  13453  13027714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxSts\/clock
Path slack     : 13028417p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12750
-------------------------------------   ----- 
End-of-path arrival time (ps)           12750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028417  RISE       1
\DEBUG_UART:BUART:tx_status_0\/main_3                 macrocell7      3497   7077  13028417  RISE       1
\DEBUG_UART:BUART:tx_status_0\/q                      macrocell7      3350  10427  13028417  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2323  12750  13028417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029641p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                macrocell23     1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4766   6016  13029641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_1  macrocell31   7016   8266  13029891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029919p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4488   5738  13029919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DEBUG_UART:BUART:txn\/main_3
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13030155p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13030155  RISE       1
\DEBUG_UART:BUART:txn\/main_3                macrocell22     3631   8001  13030155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q               macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_3  macrocell33   6451   7701  13030456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_4  macrocell28   6442   7692  13030465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_4  macrocell30   6442   7692  13030465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q        macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_4  macrocell36   6442   7692  13030465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030485p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_3  macrocell31   6421   7671  13030485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030590p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q         macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_1  macrocell29   6317   7567  13030590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q         macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_3  macrocell29   5867   7117  13031039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031039  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_6         macrocell28   5177   7117  13031039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031039  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_6         macrocell30   5177   7117  13031039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031072p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027171  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4394   4584  13031072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13031080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028417  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_3                  macrocell24     3497   7077  13031080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031217p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031217  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_7         macrocell28   5000   6940  13031217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031217p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031217  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_7         macrocell30   5000   6940  13031217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031218p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031218  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_5         macrocell28   4999   6939  13031218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031218p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031218  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_5         macrocell30   4999   6939  13031218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031454p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_0  macrocell33   5452   6702  13031454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031461p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q                macrocell24     1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2945   4195  13031461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_0    macrocell28   5443   6693  13031463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_0    macrocell30   5443   6693  13031463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031463p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_0   macrocell36   5443   6693  13031463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031492p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2915   4165  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031712p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_2  macrocell29   5195   6445  13031712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031716p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_2   macrocell31   5191   6441  13031716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:txn\/main_1
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13031809p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q  macrocell23   1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:txn\/main_1    macrocell22   5098   6348  13031809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13032133p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_0  macrocell23   4773   6023  13032133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13032133p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_0  macrocell25   4773   6023  13032133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032133p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q      macrocell23   1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_0  macrocell26   4773   6023  13032133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:txn\/main_2
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q  macrocell24   1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:txn\/main_2    macrocell22   4712   5962  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:txn\/main_6
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13032469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q  macrocell26   1250   1250  13032469  RISE       1
\DEBUG_UART:BUART:txn\/main_6   macrocell22   4438   5688  13032469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:txn\/main_4
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13032661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q  macrocell25   1250   1250  13024387  RISE       1
\DEBUG_UART:BUART:txn\/main_4    macrocell22   4245   5495  13032661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13028023  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_10  macrocell28   4135   5385  13032772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13028023  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_7  macrocell36   4135   5385  13032772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13032857p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13023534  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_0  macrocell24   4049   5299  13032857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_2   macrocell28   3955   5205  13032952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_2   macrocell30   3955   5205  13032952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032952p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029919  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_2  macrocell36   3955   5205  13032952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032970p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q      macrocell34   1250   1250  13028361  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_8  macrocell28   3937   5187  13032970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032970p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell34   1250   1250  13028361  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_5  macrocell36   3937   5187  13032970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_last\/q          macrocell37   1250   1250  13033233  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_9  macrocell31   3674   4924  13033233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033263p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033263  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_1   macrocell32   2954   4894  13033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033263p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033263  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_1        macrocell34   2954   4894  13033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033263p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033263  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_1        macrocell35   2954   4894  13033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_2   macrocell32   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033288  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_0   macrocell32   2928   4868  13033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033288  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_0        macrocell34   2928   4868  13033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033288  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_0        macrocell35   2928   4868  13033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031039  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_6         macrocell31   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031039  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_6       macrocell29   2801   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033429p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q         macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_4  macrocell29   3477   4727  13033429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033578p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027171  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_2               macrocell24     4389   4579  13033578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031217  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_7         macrocell31   2620   4560  13033597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033597p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031218  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_5         macrocell31   2620   4560  13033597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031217  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_7       macrocell29   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031218  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_5       macrocell29   2618   4558  13033599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027171  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_2               macrocell23     4362   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027171  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_2               macrocell25     4362   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027171  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_2                macrocell26     4362   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033716p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025930  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_4  macrocell31   3191   4441  13033716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_1  macrocell23   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_1  macrocell25   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q      macrocell24   1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_1  macrocell26   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023920  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_1  macrocell24   3085   4335  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033999p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_0    macrocell31   2908   4158  13033999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034000p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13026500  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_0  macrocell29   2907   4157  13034000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034079  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_4               macrocell23     3888   4078  13034079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034079  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_4               macrocell25     3888   4078  13034079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13032469  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_5  macrocell24   2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13032469  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_5  macrocell23   2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13032469  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_5  macrocell25   2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_1  macrocell28   2685   3935  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_1  macrocell30   2685   3935  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q        macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_1  macrocell36   2685   3935  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034228p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q               macrocell28   1250   1250  13023090  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_1  macrocell33   2679   3929  13034228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034257p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13028023  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_4  macrocell34   2650   3900  13034257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034257p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13028023  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_3  macrocell35   2650   3900  13034257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13024387  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_4  macrocell24   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13024387  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_3  macrocell23   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13024387  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_3  macrocell25   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q      macrocell25   1250   1250  13024387  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_3  macrocell26   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034369p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q               macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_2  macrocell33   2538   3788  13034369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_3  macrocell28   2536   3786  13034370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_3  macrocell30   2536   3786  13034370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q        macrocell30   1250   1250  13023540  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_3  macrocell36   2536   3786  13034370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell34   1250   1250  13028361  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_2  macrocell34   2312   3562  13034595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:txn\/q
Path End       : \DEBUG_UART:BUART:txn\/main_0
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:txn\/q       macrocell22   1250   1250  13034662  RISE       1
\DEBUG_UART:BUART:txn\/main_0  macrocell22   2245   3495  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_load_fifo\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034987p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3130
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_load_fifo\/q            macrocell29     1250   1250  13029756  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2299   3549  13034987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:txn\/main_5
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 13035711p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2445
-------------------------------------   ---- 
End-of-path arrival time (ps)           2445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034079  RISE       1
\DEBUG_UART:BUART:txn\/main_5                      macrocell22     2255   2445  13035711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_status_3\/q
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\DEBUG_UART:BUART:rx_status_3\/q       macrocell36    1250   1250  13037668  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_3  statusicell4   2249   3499  13037668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

