// Seed: 453099869
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    input supply1 id_7,
    input wire id_8
);
  always begin : LABEL_0
    id_2 <= id_7;
  end
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 ();
  logic id_1;
  assign id_1 = -1;
  wire id_2;
endmodule
