
---------- Begin Simulation Statistics ----------
final_tick                                 1155010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152761                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406856                       # Number of bytes of host memory used
host_op_rate                                   270749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.85                       # Real time elapsed on the host
host_tick_rate                               77759384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2269050                       # Number of instructions simulated
sim_ops                                       4021610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001155                       # Number of seconds simulated
sim_ticks                                  1155010000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               471749                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24496                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            494911                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             254548                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          471749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217201                       # Number of indirect misses.
system.cpu.branchPred.lookups                  527779                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12306                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2599605                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2049568                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24611                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383903                       # Number of branches committed
system.cpu.commit.bw_lim_events                670855                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887082                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2269050                       # Number of instructions committed
system.cpu.commit.committedOps                4021610                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2483191                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.619533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.732644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1170536     47.14%     47.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196986      7.93%     55.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       193238      7.78%     62.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251576     10.13%     72.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       670855     27.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2483191                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100153                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945643                       # Number of committed integer instructions.
system.cpu.commit.loads                        546506                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22615      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3137800     78.02%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.95%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3924      0.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15441      0.38%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16358      0.41%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15879      0.39%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          524040     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200384      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22466      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021610                       # Class of committed instruction
system.cpu.commit.refs                         760245                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2269050                       # Number of Instructions Simulated
system.cpu.committedOps                       4021610                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272570                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272570                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8207                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34625                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50364                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4532                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1025608                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5126623                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   327611                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1257820                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24674                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89163                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      629568                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1991                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233542                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      527779                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    268956                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2338602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4708                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3038521                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           779                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49348                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182779                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             360654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             269234                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.052292                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2724876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.983179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1259254     46.21%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81477      2.99%     49.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65472      2.40%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83197      3.05%     54.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1235476     45.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2724876                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    165289                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89789                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    237726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8957200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8957200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6177200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6336000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6531200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87808000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87670800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87834000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87750000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1823328400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29093                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   414015                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.576554                       # Inst execution rate
system.cpu.iew.exec_refs                       864695                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     233529                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693877                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                661746                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               243726                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4908653                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                631166                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34740                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4552342                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3426                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8882                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24674                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15192                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46552                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115238                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29986                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8281                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6287846                       # num instructions consuming a value
system.cpu.iew.wb_count                       4530167                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569609                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3581615                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.568875                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4537126                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7031695                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3870558                       # number of integer regfile writes
system.cpu.ipc                               0.785811                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785811                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28761      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3565892     77.74%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2460      0.05%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42326      0.92%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5497      0.12%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1312      0.03%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6937      0.15%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19209      0.42%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18238      0.40%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16474      0.36%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2321      0.05%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               612759     13.36%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              221510      4.83%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28717      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14673      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4587086                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117510                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              236370                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       113964                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             161117                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4440815                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11680741                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4416203                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5634642                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4907502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4587086                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18067                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1325169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2724876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.683411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1177496     43.21%     43.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186978      6.86%     50.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              331591     12.17%     62.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              378318     13.88%     76.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              650493     23.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2724876                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.588587                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      269090                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           388                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9230                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5237                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               661746                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              243726                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1731102                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2887526                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  841173                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5387345                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               56                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46372                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   378154                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15160                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4917                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13171771                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5050946                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6787409                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1287904                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73293                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24674                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172460                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400038                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            202775                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7984539                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20511                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207444                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            953                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6721028                       # The number of ROB reads
system.cpu.rob.rob_writes                    10059975                       # The number of ROB writes
system.cpu.timesIdled                            1631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38538                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              441                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          681                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            681                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1352                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8137                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12266                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13609                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11428196                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29554904                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17801                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4138                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24066                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                961                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2108                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2108                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17801                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8447                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49995                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58442                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1452160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10541                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30445                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014912                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121203                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29991     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      454      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30445                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20409198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19086205                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3483198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       265335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           265335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       265335                       # number of overall hits
system.cpu.icache.overall_hits::total          265335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::total          3620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178784400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178784400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178784400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178784400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       268955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013460                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49387.955801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49387.955801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49387.955801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49387.955801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          718                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          718                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          718                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          718                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2902                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2902                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143844400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143844400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143844400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143844400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49567.332874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49567.332874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49567.332874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49567.332874                       # average overall mshr miss latency
system.cpu.icache.replacements                   2646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       265335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          265335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178784400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178784400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49387.955801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49387.955801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          718                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          718                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143844400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143844400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49567.332874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49567.332874                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.619603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252050                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             95.256992                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.619603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            540812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           540812                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       760897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       760897                       # number of overall hits
system.cpu.dcache.overall_hits::total          760897                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34786                       # number of overall misses
system.cpu.dcache.overall_misses::total         34786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684938399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684938399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684938399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684938399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       795683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       795683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       795683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043718                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48437.256339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48437.256339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48437.256339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48437.256339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.751601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1782                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2784                       # number of writebacks
system.cpu.dcache.writebacks::total              2784                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17007                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579800799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579800799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579800799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248252884                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828053683                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015873                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45906.634917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45906.634917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45906.634917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56717.588302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48688.991768                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       549297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          549297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579855200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579855200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       581936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       581936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48403.909433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48403.909433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477739600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477739600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45399.562862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45399.562862                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105083199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105083199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48944.200745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48944.200745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102061199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102061199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48439.107262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48439.107262                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4377                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4377                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248252884                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248252884                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56717.588302                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56717.588302                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.224179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15983                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.851843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.873957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   233.350222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1608373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1608373                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             928                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4966                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          938                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6832                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            928                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4966                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          938                       # number of overall hits
system.l2cache.overall_hits::total               6832                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1971                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7662                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3439                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13072                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1971                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7662                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3439                       # number of overall misses
system.l2cache.overall_misses::total            13072                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132534800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522630000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237944002                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893108802                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132534800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522630000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237944002                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893108802                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2899                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4377                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19904                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2899                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4377                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19904                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.679890                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606747                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785698                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656752                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.679890                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606747                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785698                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656752                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67242.415018                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68210.649961                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69189.881361                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68322.276775                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67242.415018                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68210.649961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69189.881361                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68322.276775                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1352                       # number of writebacks
system.l2cache.writebacks::total                 1352                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7650                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13041                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7650                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          568                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13609                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116766800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461047200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209938021                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787752021                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116766800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461047200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209938021                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33896273                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821648294                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.679890                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605797                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781357                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655195                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.679890                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605797                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781357                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683732                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59242.415018                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60267.607843                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61385.386257                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60405.798712                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59242.415018                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60267.607843                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61385.386257                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59676.536972                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60375.361452                       # average overall mshr miss latency
system.l2cache.replacements                      9575                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2786                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2786                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2786                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2786                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33896273                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33896273                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59676.536972                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59676.536972                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          760                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              760                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93156000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93156000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639469                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639469                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69106.824926                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69106.824926                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82256000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82256000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.637097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.637097                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61247.952345                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61247.952345                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          928                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4206                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          938                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6072                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1971                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6314                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11724                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132534800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429474000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237944002                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799952802                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2899                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4377                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17796                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.679890                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600190                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785698                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658800                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67242.415018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68019.322141                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69189.881361                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68232.071136                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1971                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6307                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11698                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116766800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378791200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209938021                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705496021                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.679890                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599525                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657339                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59242.415018                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60058.855240                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61385.386257                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60309.114464                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3735.077256                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26042                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9575                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719791                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.712850                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   322.599852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2346.299544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   908.363378                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.101631                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078760                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572827                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911884                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1140                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1082                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2455                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321863                       # Number of tag accesses
system.l2cache.tags.data_accesses              321863                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1155010000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              870976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3420                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1352                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1352                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109214639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          423892434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    189504853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31473321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              754085246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109214639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109214639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74915369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74915369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74915369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109214639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         423892434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    189504853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31473321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             829000615                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1160564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               43299127                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                 76675563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              105589225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2274105                       # Number of instructions simulated
sim_ops                                       4032040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5554000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1905                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               207                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1912                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                587                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1318                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      73                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8300                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4449                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               207                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1098                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1555                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5376                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5055                       # Number of instructions committed
system.cpu.commit.committedOps                  10430                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        10162                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.026373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.517244                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6289     61.89%     61.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1037     10.20%     72.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          670      6.59%     78.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          611      6.01%     84.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1555     15.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10162                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                      9872                       # Number of committed integer instructions.
system.cpu.commit.loads                          1614                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          240      2.30%      2.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7522     72.12%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.58%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.28%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.46%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.42%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.62%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.84%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.42%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.34%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1420     13.61%     91.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      5.11%     97.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      1.86%     98.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      1.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10430                       # Class of committed instruction
system.cpu.commit.refs                           2255                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5055                       # Number of Instructions Simulated
system.cpu.committedOps                         10430                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.746785                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.746785                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  5352                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  17670                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1521                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4163                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    207                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   423                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2104                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         757                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        2107                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1104                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    59                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           9804                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     414                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.151746                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                660                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.706086                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              11666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.697154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.909864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6279     53.82%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      272      2.33%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      285      2.44%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      363      3.11%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4467     38.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                11666                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1197                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      732                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       675200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       295600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       292400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5475600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  261                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1335                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.994671                       # Inst execution rate
system.cpu.iew.exec_refs                         2854                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        757                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2791                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2347                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  817                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               15806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2097                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               257                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13811                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   163                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    207                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   203                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              110                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          733                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          177                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          213                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     16452                       # num instructions consuming a value
system.cpu.iew.wb_count                         13664                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596888                       # average fanout of values written-back
system.cpu.iew.wb_producers                      9820                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.984084                       # insts written-back per cycle
system.cpu.iew.wb_sent                          13709                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    19761                       # number of integer regfile reads
system.cpu.int_regfile_writes                   10750                       # number of integer regfile writes
system.cpu.ipc                               0.364062                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.364062                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               379      2.69%      2.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10123     71.96%     74.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.53%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  62      0.44%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.34%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   62      0.44%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  131      0.93%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  135      0.96%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.41%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 58      0.41%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1824     12.97%     92.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 664      4.72%     96.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             337      2.40%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  14067                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1009                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2046                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          935                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1897                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  12679                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              37886                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        12729                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             19285                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      15775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     14067                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               131                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         11666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.205812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.570049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6592     56.51%     56.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1011      8.67%     65.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1035      8.87%     74.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1126      9.65%     83.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1902     16.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           11666                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.013108                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1104                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               18                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2347                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 817                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5383                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            13885                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3306                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12241                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1761                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 43940                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  17027                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               20085                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4301                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1083                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    207                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1412                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7846                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1977                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            24877                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            679                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       885                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        24413                       # The number of ROB reads
system.cpu.rob.rob_writes                       33122                       # The number of ROB writes
system.cpu.timesIdled                              22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            217                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq                11                       # Transaction distribution
system.membus.trans_dist::ReadExResp               11                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                60                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      60    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  60                       # Request fanout histogram
system.membus.reqLayer2.occupancy               52000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             125900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  96                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            25                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               143                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             97                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     325                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                60                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                169                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035503                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185597                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      163     96.45%     96.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      3.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  169                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               68400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               105196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               61200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1038                       # number of overall hits
system.cpu.icache.overall_hits::total            1038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2771200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2771200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2771200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2771200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41987.878788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41987.878788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41987.878788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41987.878788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2190400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2190400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2190400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2190400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42123.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42123.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42123.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42123.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2771200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2771200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41987.878788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41987.878788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2190400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2190400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42123.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42123.076923                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.921569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2259                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2522                       # number of overall hits
system.cpu.dcache.overall_hits::total            2522                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          107                       # number of overall misses
system.cpu.dcache.overall_misses::total           107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4058800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4058800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4058800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4058800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2629                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2629                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040700                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040700                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040700                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37932.710280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37932.710280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37932.710280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37932.710280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2223200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2223200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2223200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2251196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020540                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021681                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41170.370370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41170.370370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41170.370370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39494.666667                       # average overall mshr miss latency
system.cpu.dcache.replacements                     57                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3252800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3252800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        34240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        34240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1426800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1426800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33971.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33971.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       806000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       796400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       796400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66366.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66366.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            290.017544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.683184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.316816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          581                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5315                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                60                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           29                       # number of overall misses
system.l2cache.overall_misses::total               60                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1952400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1946400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3898800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1952400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1946400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3898800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             109                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            109                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.596154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.537037                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.550459                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.596154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.537037                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.550459                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62980.645161                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67117.241379                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62980.645161                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67117.241379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64980                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1712400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1714400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3426800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1712400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1714400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3426800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.596154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.550459                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.596154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.550459                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55238.709677                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59117.241379                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57113.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55238.709677                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59117.241379                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57113.333333                       # average overall mshr miss latency
system.l2cache.replacements                        60                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           11                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             11                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       772800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       772800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.916667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.916667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70254.545455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70254.545455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           11                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           11                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       684800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       684800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62254.545455                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62254.545455                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1952400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1173600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3126000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.596154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.505155                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62980.645161                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63795.918367                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1712400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1029600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2742000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.596154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.505155                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55238.709677                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55959.183673                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    201                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   60                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.350000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.137703                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1062.166225                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1863.512423                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   986.183649                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010288                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259318                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034668                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1119                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2977                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1079                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2469                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273193                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726807                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1796                       # Number of tag accesses
system.l2cache.tags.data_accesses                1796                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   59                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          345696795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          334173569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              679870364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     345696795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         345696795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        34569680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              34569680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        34569680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         345696795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         334173569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             714440043                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1188480800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9376935                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413000                       # Number of bytes of host memory used
host_op_rate                                 16645654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              113945762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2296551                       # Number of instructions simulated
sim_ops                                       4077953                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27916800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8106                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               987                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7733                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2613                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5493                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8724                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          831                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30697                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20165                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1009                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4894                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7473                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19802                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22446                       # Number of instructions committed
system.cpu.commit.committedOps                  45913                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.096037                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.584774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25918     61.87%     61.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3424      8.17%     70.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2628      6.27%     76.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2447      5.84%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7473     17.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41890                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     44762                       # Number of committed integer instructions.
system.cpu.commit.loads                          6503                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34348     74.81%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.04%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.49%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.24%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.44%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.57%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.18%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5653     12.31%     91.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2646      5.76%     96.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.85%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45913                       # Class of committed instruction
system.cpu.commit.refs                           9711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22446                       # Number of Instructions Simulated
system.cpu.committedOps                         45913                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.109329                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.109329                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           85                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          183                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          336                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16627                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  73504                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10799                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17811                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1015                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1359                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8365                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4043                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8724                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4259                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         34054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   380                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          39529                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2030                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.125000                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2985                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.566383                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47611                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.686648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25938     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1067      2.24%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1072      2.25%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1044      2.19%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18490     38.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47611                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3766                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2262                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2949200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2948800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        59600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        59200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       122800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       124000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       124000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1292400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1288000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1285600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23636800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1234                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5749                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.833591                       # Inst execution rate
system.cpu.iew.exec_refs                        12375                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4036                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9865                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9319                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4609                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               65705                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8339                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1523                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 58178                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    32                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1015                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   103                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2818                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1401                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1098                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67488                       # num instructions consuming a value
system.cpu.iew.wb_count                         57452                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610686                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41214                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.823189                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57757                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    83029                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45656                       # number of integer regfile writes
system.cpu.ipc                               0.321613                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.321613                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               609      1.02%      1.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44231     74.09%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   279      0.47%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 194      0.32%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 260      0.44%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  129      0.22%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  322      0.54%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  380      0.64%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 283      0.47%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                122      0.20%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7561     12.67%     91.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3568      5.98%     97.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1099      1.84%     98.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            643      1.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59698                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3488                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7016                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5124                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55601                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             160371                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             80389                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59698                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               377                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.253870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.622415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27086     56.89%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3488      7.33%     64.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3830      8.04%     72.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4278      8.99%     81.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8929     18.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47611                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.855370                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4284                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               157                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              206                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9319                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4609                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25068                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69792                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11176                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55565                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    351                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11755                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    491                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   270                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                179576                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  70851                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83618                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     18142                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1585                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1015                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2808                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28077                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5111                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           103835                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2715                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2509                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       100132                       # The number of ROB reads
system.cpu.rob.rob_writes                      137186                       # The number of ROB writes
system.cpu.timesIdled                             244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1414                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               42                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           377                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 384                       # Request fanout histogram
system.membus.reqLayer2.occupancy              330436                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             831164                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 697                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           107                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               992                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            697                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1308                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2121                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               397                       # Total snoops (count)
system.l2bus.snoopTraffic                        1344                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1104                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.199917                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1058     95.83%     95.83% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      4.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1104                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              325200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               647957                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              523200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27916800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3722                       # number of overall hits
system.cpu.icache.overall_hits::total            3722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          537                       # number of overall misses
system.cpu.icache.overall_misses::total           537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23214800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23214800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23214800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23214800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.126086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.126086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.126086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.126086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43230.540037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43230.540037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43230.540037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43230.540037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          436                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18130400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18130400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18130400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18130400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102371                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102371                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41583.486239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41583.486239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41583.486239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41583.486239                       # average overall mshr miss latency
system.cpu.icache.replacements                    436                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23214800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23214800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.126086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.126086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43230.540037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43230.540037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18130400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18130400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41583.486239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41583.486239                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.358382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10704                       # number of overall hits
system.cpu.dcache.overall_hits::total           10704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          455                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            455                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          455                       # number of overall misses
system.cpu.dcache.overall_misses::total           455                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18573200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18573200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18573200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18573200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040774                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040774                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40820.219780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40820.219780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40820.219780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40820.219780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.dcache.writebacks::total                86                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          232                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8999200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8999200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8999200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2388357                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11387557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024285                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38789.655172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38789.655172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38789.655172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61239.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42020.505535                       # average overall mshr miss latency
system.cpu.dcache.replacements                    271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18085600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18085600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40641.797753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40641.797753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8519600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8519600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38376.576577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38376.576577                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3213                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2388357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2388357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61239.923077                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 61239.923077                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1295                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.544402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   852.400419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   171.599581                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.167578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          580                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22589                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             203                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             118                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 325                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            203                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            118                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                325                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           233                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           114                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               382                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          233                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          114                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              382                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15895600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7720800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2335964                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25952364                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15895600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7720800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2335964                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25952364                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          436                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          232                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             707                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          436                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          232                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            707                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.534404                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.491379                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.897436                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.540311                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.534404                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.491379                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.897436                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.540311                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68221.459227                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67726.315789                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66741.828571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67938.125654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68221.459227                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67726.315789                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66741.828571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67938.125654                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             21                       # number of writebacks
system.l2cache.writebacks::total                   21                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14031600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6808800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2055964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22896364                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14031600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6808800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2055964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23058362                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.534404                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.491379                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.897436                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.540311                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.534404                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.491379                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.897436                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.544554                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60221.459227                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59726.315789                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58741.828571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59938.125654                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60221.459227                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59726.315789                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58741.828571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59891.849351                       # average overall mshr miss latency
system.l2cache.replacements                       392                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       161998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53999.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          115                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          322                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          375                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15895600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7278400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2335964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25509964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          436                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          697                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.534404                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.481982                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.897436                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.538020                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68221.459227                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68022.429907                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66741.828571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68026.570667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          375                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14031600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6422400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2055964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22509964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.534404                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481982                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.897436                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.538020                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60221.459227                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60022.429907                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58741.828571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60026.570667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14083                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4488                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.137923                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.961041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1143.422516                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1829.744081                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   941.111916                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.760445                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279156                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.446715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229764                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033633                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1025                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3071                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2449                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250244                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11696                       # Number of tag accesses
system.l2cache.tags.data_accesses               11696                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27916800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              114                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  385                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          534158643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          261348006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     80238423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6877579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              882622650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     534158643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         534158643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        48143054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              48143054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        48143054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         534158643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         261348006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     80238423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6877579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             930765704                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
