digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55@array" {
"1000457" [label="(Call,__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR]))"];
"1000467" [label="(Call,msr_hi <<= 32)"];
"1000471" [label="(Call,MSR_TM_RESV(msr_hi))"];
"1000485" [label="(Call,msr_hi & MSR_TS_MASK)"];
"1000479" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000475" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000477" [label="(Identifier,regs)"];
"1000488" [label="(Call,tm_enable())"];
"1000476" [label="(Call,regs->msr)"];
"1000524" [label="(Call,msr & MSR_VEC)"];
"1000469" [label="(Literal,32)"];
"1000480" [label="(Call,regs->msr & ~MSR_TS_MASK)"];
"1000525" [label="(Identifier,msr)"];
"1000458" [label="(Identifier,msr_hi)"];
"1000513" [label="(Call,regs->msr)"];
"1000119" [label="(Block,)"];
"1000534" [label="(Call,regs->msr)"];
"1000537" [label="(Identifier,MSR_VEC)"];
"1000485" [label="(Call,msr_hi & MSR_TS_MASK)"];
"1000475" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000457" [label="(Call,__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR]))"];
"1000472" [label="(Identifier,msr_hi)"];
"1000468" [label="(Identifier,msr_hi)"];
"1000487" [label="(Identifier,MSR_TS_MASK)"];
"1000466" [label="(Literal,1)"];
"1000516" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000479" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK))"];
"1000456" [label="(ControlStructure,if (__get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR])))"];
"1000539" [label="(Literal,0)"];
"1000467" [label="(Call,msr_hi <<= 32)"];
"1000470" [label="(ControlStructure,if (MSR_TM_RESV(msr_hi)))"];
"1000474" [label="(Literal,1)"];
"1000506" [label="(Block,)"];
"1000486" [label="(Identifier,msr_hi)"];
"1000471" [label="(Call,MSR_TM_RESV(msr_hi))"];
"1000540" [label="(MethodReturn,static long)"];
"1000512" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000459" [label="(Call,&tm_sr->mc_gregs[PT_MSR])"];
"1000527" [label="(Block,)"];
"1000533" [label="(Call,regs->msr |= MSR_VEC)"];
"1000457" -> "1000456"  [label="AST: "];
"1000457" -> "1000459"  [label="CFG: "];
"1000458" -> "1000457"  [label="AST: "];
"1000459" -> "1000457"  [label="AST: "];
"1000466" -> "1000457"  [label="CFG: "];
"1000468" -> "1000457"  [label="CFG: "];
"1000457" -> "1000540"  [label="DDG: &tm_sr->mc_gregs[PT_MSR]"];
"1000457" -> "1000540"  [label="DDG: __get_user(msr_hi, &tm_sr->mc_gregs[PT_MSR])"];
"1000457" -> "1000540"  [label="DDG: msr_hi"];
"1000457" -> "1000467"  [label="DDG: msr_hi"];
"1000467" -> "1000119"  [label="AST: "];
"1000467" -> "1000469"  [label="CFG: "];
"1000468" -> "1000467"  [label="AST: "];
"1000469" -> "1000467"  [label="AST: "];
"1000472" -> "1000467"  [label="CFG: "];
"1000467" -> "1000540"  [label="DDG: msr_hi <<= 32"];
"1000467" -> "1000471"  [label="DDG: msr_hi"];
"1000471" -> "1000470"  [label="AST: "];
"1000471" -> "1000472"  [label="CFG: "];
"1000472" -> "1000471"  [label="AST: "];
"1000474" -> "1000471"  [label="CFG: "];
"1000477" -> "1000471"  [label="CFG: "];
"1000471" -> "1000540"  [label="DDG: msr_hi"];
"1000471" -> "1000540"  [label="DDG: MSR_TM_RESV(msr_hi)"];
"1000471" -> "1000485"  [label="DDG: msr_hi"];
"1000485" -> "1000479"  [label="AST: "];
"1000485" -> "1000487"  [label="CFG: "];
"1000486" -> "1000485"  [label="AST: "];
"1000487" -> "1000485"  [label="AST: "];
"1000479" -> "1000485"  [label="CFG: "];
"1000485" -> "1000540"  [label="DDG: msr_hi"];
"1000485" -> "1000540"  [label="DDG: MSR_TS_MASK"];
"1000485" -> "1000479"  [label="DDG: msr_hi"];
"1000485" -> "1000479"  [label="DDG: MSR_TS_MASK"];
"1000479" -> "1000475"  [label="AST: "];
"1000480" -> "1000479"  [label="AST: "];
"1000475" -> "1000479"  [label="CFG: "];
"1000479" -> "1000540"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000479" -> "1000540"  [label="DDG: msr_hi & MSR_TS_MASK"];
"1000479" -> "1000475"  [label="DDG: regs->msr & ~MSR_TS_MASK"];
"1000479" -> "1000475"  [label="DDG: msr_hi & MSR_TS_MASK"];
"1000480" -> "1000479"  [label="DDG: regs->msr"];
"1000480" -> "1000479"  [label="DDG: ~MSR_TS_MASK"];
"1000475" -> "1000119"  [label="AST: "];
"1000476" -> "1000475"  [label="AST: "];
"1000488" -> "1000475"  [label="CFG: "];
"1000475" -> "1000540"  [label="DDG: regs->msr"];
"1000475" -> "1000540"  [label="DDG: (regs->msr & ~MSR_TS_MASK) | (msr_hi & MSR_TS_MASK)"];
"1000475" -> "1000512"  [label="DDG: regs->msr"];
"1000475" -> "1000533"  [label="DDG: regs->msr"];
"1000512" -> "1000506"  [label="AST: "];
"1000512" -> "1000516"  [label="CFG: "];
"1000513" -> "1000512"  [label="AST: "];
"1000516" -> "1000512"  [label="AST: "];
"1000525" -> "1000512"  [label="CFG: "];
"1000512" -> "1000540"  [label="DDG: regs->msr"];
"1000512" -> "1000540"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000512" -> "1000540"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000516" -> "1000512"  [label="DDG: MSR_FP"];
"1000516" -> "1000512"  [label="DDG: current->thread.fpexc_mode"];
"1000512" -> "1000533"  [label="DDG: regs->msr"];
"1000533" -> "1000527"  [label="AST: "];
"1000533" -> "1000537"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000537" -> "1000533"  [label="AST: "];
"1000539" -> "1000533"  [label="CFG: "];
"1000533" -> "1000540"  [label="DDG: regs->msr |= MSR_VEC"];
"1000533" -> "1000540"  [label="DDG: regs->msr"];
"1000533" -> "1000540"  [label="DDG: MSR_VEC"];
"1000524" -> "1000533"  [label="DDG: MSR_VEC"];
}
