| units: 100 tech: scmos format: MIT
p dbithigh_0[0]/reg1_1/D Vdd dbithigh_0[0]/reg1_1/a_n5_n61# 2 8 646 61
p clk dbithigh_0[0]/reg1_1/a_n5_n61# dbithigh_0[0]/reg1_1/a_12_n61# 2 8 663 61
p dbithigh_0[0]/reg1_1/a_12_n61# Vdd dbithigh_0[0]/reg1_1/a_28_n61# 2 8 679 61
p dbithigh_0[0]/reg1_1/a_28_n61# Vdd dbithigh_0[0]/reg1_1/a_45_n31# 2 8 696 61
p reset_n dbithigh_0[0]/reg1_1/a_45_n31# Vdd 2 8 706 61
p inverter1_4/Out dbithigh_0[0]/reg1_1/a_45_n31# dbithigh_0[0]/reg1_1/a_12_n61# 2 8 722 61
p inverter1_4/Out dbithigh_0[0]/reg1_1/a_28_n61# dbithigh_0[0]/reg1_1/a_87_n61# 2 8 738 61
p dbithigh_0[0]/reg1_1/a_87_n61# Vdd dbithigh_0[0]/reg1_1/a_103_n31# 2 8 754 61
p reset_n dbithigh_0[0]/reg1_1/a_103_n31# Vdd 2 8 764 61
p dbithigh_0[0]/reg1_1/a_103_n31# Vdd dbithigh_0[0]/reg1_1/a_129_n31# 2 8 780 61
p clk dbithigh_0[0]/reg1_1/a_129_n31# dbithigh_0[0]/reg1_1/a_87_n61# 2 8 785 61
p dbithigh_0[0]/reg1_1/a_103_n31# Vdd remainder_6 2 8 801 61
n dbithigh_0[0]/reg1_1/D GND dbithigh_0[0]/reg1_1/a_n5_n61# 2 4 646 31
n inverter1_4/Out dbithigh_0[0]/reg1_1/a_n5_n61# dbithigh_0[0]/reg1_1/a_12_n61# 2 4 663 31
n dbithigh_0[0]/reg1_1/a_12_n61# GND dbithigh_0[0]/reg1_1/a_28_n61# 2 4 679 31
n dbithigh_0[0]/reg1_1/a_28_n61# GND dbithigh_0[0]/reg1_1/a_45_n61# 2 4 696 31
n reset_n dbithigh_0[0]/reg1_1/a_45_n61# dbithigh_0[0]/reg1_1/a_45_n31# 2 4 706 31
n clk dbithigh_0[0]/reg1_1/a_45_n31# dbithigh_0[0]/reg1_1/a_12_n61# 2 4 722 31
n clk dbithigh_0[0]/reg1_1/a_28_n61# dbithigh_0[0]/reg1_1/a_87_n61# 2 4 738 31
n dbithigh_0[0]/reg1_1/a_87_n61# GND dbithigh_0[0]/reg1_1/a_103_n61# 2 4 754 31
n reset_n dbithigh_0[0]/reg1_1/a_103_n61# dbithigh_0[0]/reg1_1/a_103_n31# 2 4 764 31
n dbithigh_0[0]/reg1_1/a_103_n31# GND dbithigh_0[0]/reg1_1/a_129_n61# 2 4 780 31
n inverter1_4/Out dbithigh_0[0]/reg1_1/a_129_n61# dbithigh_0[0]/reg1_1/a_87_n61# 2 4 785 31
n dbithigh_0[0]/reg1_1/a_103_n31# GND remainder_6 2 4 801 31
p shift dbithigh_0[0]/mux1_0/Y dbithigh_0[0]/reg1_1/D 2 8 597 56
p inverter1_3/Out dbithigh_0[1]/reg1_1/D dbithigh_0[0]/reg1_1/D 2 8 613 56
n inverter1_3/Out dbithigh_0[0]/mux1_0/Y dbithigh_0[0]/reg1_1/D 2 4 597 34
n shift dbithigh_0[1]/reg1_1/D dbithigh_0[0]/reg1_1/D 2 4 613 34
p sel_0 GND dbithigh_0[0]/mux1_0/a_n47_36# 2 8 464 61
p inverter1_1/Out remainder_6 dbithigh_0[0]/mux1_0/a_n47_36# 2 8 480 61
p dbithigh_0[0]/mux1_0/a_n47_36# Vdd dbithigh_0[0]/mux1_0/a_n15_36# 2 8 496 61
n inverter1_1/Out GND dbithigh_0[0]/mux1_0/a_n47_36# 2 4 464 34
n sel_0 remainder_6 dbithigh_0[0]/mux1_0/a_n47_36# 2 4 480 34
n dbithigh_0[0]/mux1_0/a_n47_36# GND dbithigh_0[0]/mux1_0/a_n15_36# 2 4 496 34
p dbithigh_0[0]/mux1_0/D1 Vdd dbithigh_0[0]/mux1_0/a_3_36# 2 8 514 61
p sel_1 dbithigh_0[0]/mux1_0/a_n15_36# dbithigh_0[0]/mux1_0/a_22_36# 2 8 533 61
p inverter1_2/Out dbithigh_0[0]/mux1_0/a_3_36# dbithigh_0[0]/mux1_0/a_22_36# 2 8 549 61
p dbithigh_0[0]/mux1_0/a_22_36# Vdd dbithigh_0[0]/mux1_0/Y 2 8 565 61
n dbithigh_0[0]/mux1_0/D1 GND dbithigh_0[0]/mux1_0/a_3_36# 2 4 514 34
n inverter1_2/Out dbithigh_0[0]/mux1_0/a_n15_36# dbithigh_0[0]/mux1_0/a_22_36# 2 4 533 34
n sel_1 dbithigh_0[0]/mux1_0/a_3_36# dbithigh_0[0]/mux1_0/a_22_36# 2 4 549 34
n dbithigh_0[0]/mux1_0/a_22_36# GND dbithigh_0[0]/mux1_0/Y 2 4 565 34
p add_n Vdd dbithigh_0[0]/addsub1_0/a_n102_34# 2 10 193 64
p dbithigh_0[0]/reg1_0/Q add_n dbithigh_0[0]/addsub1_0/a_n80_34# 2 10 215 64
p add_n dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/reg1_0/Q 2 10 237 64
p remainder_6 Vdd dbithigh_0[0]/addsub1_0/a_n39_72# 2 10 256 64
p dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_n39_72# Vdd 2 10 264 64
p dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_n39_72# dbithigh_0[0]/addsub1_0/a_n15_34# 2 10 280 64
p remainder_6 Vdd dbithigh_0[0]/addsub1_0/a_1_72# 2 10 296 64
p dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_1_72# dbithigh_0[0]/addsub1_0/a_n15_34# 2 10 301 64
p dbithigh_0[0]/addsub1_0/a_n15_34# Vdd dbithigh_0[0]/addsub1_0/X 2 10 317 64
p remainder_6 Vdd dbithigh_0[0]/addsub1_0/a_39_72# 2 10 334 64
p dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_39_72# Vdd 2 10 342 64
p dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_39_72# Vdd 2 10 358 64
p dbithigh_0[0]/addsub1_0/a_n15_34# dbithigh_0[0]/addsub1_0/a_39_72# dbithigh_0[0]/addsub1_0/a_83_34# 2 10 378 64
p remainder_6 Vdd dbithigh_0[0]/addsub1_0/a_100_72# 2 10 395 64
p dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_100_72# dbithigh_0[0]/addsub1_0/a_106_72# 2 10 401 64
p dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_106_72# dbithigh_0[0]/addsub1_0/a_83_34# 2 10 407 64
p dbithigh_0[0]/addsub1_0/a_83_34# Vdd dbithigh_0[0]/mux1_0/D1 2 10 426 64
n add_n GND dbithigh_0[0]/addsub1_0/a_n102_34# 2 5 193 26
n dbithigh_0[0]/reg1_0/Q dbithigh_0[0]/addsub1_0/a_n102_34# dbithigh_0[0]/addsub1_0/a_n80_34# 2 5 215 26
n dbithigh_0[0]/addsub1_0/a_n102_34# dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/reg1_0/Q 2 5 237 26
n remainder_6 GND dbithigh_0[0]/addsub1_0/a_n39_34# 2 5 256 26
n dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_n39_34# GND 2 5 264 26
n dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_n39_34# dbithigh_0[0]/addsub1_0/a_n15_34# 2 5 280 26
n remainder_6 GND dbithigh_0[0]/addsub1_0/a_1_34# 2 5 296 26
n dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_1_34# dbithigh_0[0]/addsub1_0/a_n15_34# 2 5 301 26
n dbithigh_0[0]/addsub1_0/a_n15_34# GND dbithigh_0[0]/addsub1_0/X 2 5 317 26
n remainder_6 GND dbithigh_0[0]/addsub1_0/a_39_34# 2 5 334 26
n dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_39_34# GND 2 5 342 26
n dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_39_34# GND 2 5 358 26
n dbithigh_0[0]/addsub1_0/a_n15_34# dbithigh_0[0]/addsub1_0/a_39_34# dbithigh_0[0]/addsub1_0/a_83_34# 2 5 378 26
n remainder_6 GND dbithigh_0[0]/addsub1_0/a_100_34# 2 5 395 26
n dbithigh_0[0]/addsub1_0/a_n80_34# dbithigh_0[0]/addsub1_0/a_100_34# dbithigh_0[0]/addsub1_0/a_106_34# 2 5 401 26
n dbithigh_0[1]/addsub1_0/X dbithigh_0[0]/addsub1_0/a_106_34# dbithigh_0[0]/addsub1_0/a_83_34# 2 5 407 26
n dbithigh_0[0]/addsub1_0/a_83_34# GND dbithigh_0[0]/mux1_0/D1 2 5 426 26
p GND Vdd dbithigh_0[0]/reg1_0/a_n5_n61# 2 8 9 61
p and1_0/Y dbithigh_0[0]/reg1_0/a_n5_n61# dbithigh_0[0]/reg1_0/a_12_n61# 2 8 26 61
p dbithigh_0[0]/reg1_0/a_12_n61# Vdd dbithigh_0[0]/reg1_0/a_28_n61# 2 8 42 61
p dbithigh_0[0]/reg1_0/a_28_n61# Vdd dbithigh_0[0]/reg1_0/a_45_n31# 2 8 59 61
p reset_n dbithigh_0[0]/reg1_0/a_45_n31# Vdd 2 8 69 61
p inverter1_0/Out dbithigh_0[0]/reg1_0/a_45_n31# dbithigh_0[0]/reg1_0/a_12_n61# 2 8 85 61
p inverter1_0/Out dbithigh_0[0]/reg1_0/a_28_n61# dbithigh_0[0]/reg1_0/a_87_n61# 2 8 101 61
p dbithigh_0[0]/reg1_0/a_87_n61# Vdd dbithigh_0[0]/reg1_0/a_103_n31# 2 8 117 61
p reset_n dbithigh_0[0]/reg1_0/a_103_n31# Vdd 2 8 127 61
p dbithigh_0[0]/reg1_0/a_103_n31# Vdd dbithigh_0[0]/reg1_0/a_129_n31# 2 8 143 61
p and1_0/Y dbithigh_0[0]/reg1_0/a_129_n31# dbithigh_0[0]/reg1_0/a_87_n61# 2 8 148 61
p dbithigh_0[0]/reg1_0/a_103_n31# Vdd dbithigh_0[0]/reg1_0/Q 2 8 164 61
n GND GND dbithigh_0[0]/reg1_0/a_n5_n61# 2 4 9 31
n inverter1_0/Out dbithigh_0[0]/reg1_0/a_n5_n61# dbithigh_0[0]/reg1_0/a_12_n61# 2 4 26 31
n dbithigh_0[0]/reg1_0/a_12_n61# GND dbithigh_0[0]/reg1_0/a_28_n61# 2 4 42 31
n dbithigh_0[0]/reg1_0/a_28_n61# GND dbithigh_0[0]/reg1_0/a_45_n61# 2 4 59 31
n reset_n dbithigh_0[0]/reg1_0/a_45_n61# dbithigh_0[0]/reg1_0/a_45_n31# 2 4 69 31
n and1_0/Y dbithigh_0[0]/reg1_0/a_45_n31# dbithigh_0[0]/reg1_0/a_12_n61# 2 4 85 31
n and1_0/Y dbithigh_0[0]/reg1_0/a_28_n61# dbithigh_0[0]/reg1_0/a_87_n61# 2 4 101 31
n dbithigh_0[0]/reg1_0/a_87_n61# GND dbithigh_0[0]/reg1_0/a_103_n61# 2 4 117 31
n reset_n dbithigh_0[0]/reg1_0/a_103_n61# dbithigh_0[0]/reg1_0/a_103_n31# 2 4 127 31
n dbithigh_0[0]/reg1_0/a_103_n31# GND dbithigh_0[0]/reg1_0/a_129_n61# 2 4 143 31
n inverter1_0/Out dbithigh_0[0]/reg1_0/a_129_n61# dbithigh_0[0]/reg1_0/a_87_n61# 2 4 148 31
n dbithigh_0[0]/reg1_0/a_103_n31# GND dbithigh_0[0]/reg1_0/Q 2 4 164 31
p dbithigh_0[1]/reg1_1/D Vdd dbithigh_0[1]/reg1_1/a_n5_n61# 2 8 646 161
p clk dbithigh_0[1]/reg1_1/a_n5_n61# dbithigh_0[1]/reg1_1/a_12_n61# 2 8 663 161
p dbithigh_0[1]/reg1_1/a_12_n61# Vdd dbithigh_0[1]/reg1_1/a_28_n61# 2 8 679 161
p dbithigh_0[1]/reg1_1/a_28_n61# Vdd dbithigh_0[1]/reg1_1/a_45_n31# 2 8 696 161
p reset_n dbithigh_0[1]/reg1_1/a_45_n31# Vdd 2 8 706 161
p inverter1_4/Out dbithigh_0[1]/reg1_1/a_45_n31# dbithigh_0[1]/reg1_1/a_12_n61# 2 8 722 161
p inverter1_4/Out dbithigh_0[1]/reg1_1/a_28_n61# dbithigh_0[1]/reg1_1/a_87_n61# 2 8 738 161
p dbithigh_0[1]/reg1_1/a_87_n61# Vdd dbithigh_0[1]/reg1_1/a_103_n31# 2 8 754 161
p reset_n dbithigh_0[1]/reg1_1/a_103_n31# Vdd 2 8 764 161
p dbithigh_0[1]/reg1_1/a_103_n31# Vdd dbithigh_0[1]/reg1_1/a_129_n31# 2 8 780 161
p clk dbithigh_0[1]/reg1_1/a_129_n31# dbithigh_0[1]/reg1_1/a_87_n61# 2 8 785 161
p dbithigh_0[1]/reg1_1/a_103_n31# Vdd remainder_5 2 8 801 161
n dbithigh_0[1]/reg1_1/D GND dbithigh_0[1]/reg1_1/a_n5_n61# 2 4 646 131
n inverter1_4/Out dbithigh_0[1]/reg1_1/a_n5_n61# dbithigh_0[1]/reg1_1/a_12_n61# 2 4 663 131
n dbithigh_0[1]/reg1_1/a_12_n61# GND dbithigh_0[1]/reg1_1/a_28_n61# 2 4 679 131
n dbithigh_0[1]/reg1_1/a_28_n61# GND dbithigh_0[1]/reg1_1/a_45_n61# 2 4 696 131
n reset_n dbithigh_0[1]/reg1_1/a_45_n61# dbithigh_0[1]/reg1_1/a_45_n31# 2 4 706 131
n clk dbithigh_0[1]/reg1_1/a_45_n31# dbithigh_0[1]/reg1_1/a_12_n61# 2 4 722 131
n clk dbithigh_0[1]/reg1_1/a_28_n61# dbithigh_0[1]/reg1_1/a_87_n61# 2 4 738 131
n dbithigh_0[1]/reg1_1/a_87_n61# GND dbithigh_0[1]/reg1_1/a_103_n61# 2 4 754 131
n reset_n dbithigh_0[1]/reg1_1/a_103_n61# dbithigh_0[1]/reg1_1/a_103_n31# 2 4 764 131
n dbithigh_0[1]/reg1_1/a_103_n31# GND dbithigh_0[1]/reg1_1/a_129_n61# 2 4 780 131
n inverter1_4/Out dbithigh_0[1]/reg1_1/a_129_n61# dbithigh_0[1]/reg1_1/a_87_n61# 2 4 785 131
n dbithigh_0[1]/reg1_1/a_103_n31# GND remainder_5 2 4 801 131
p shift dbithigh_0[1]/mux1_0/Y dbithigh_0[1]/reg1_1/D 2 8 597 156
p inverter1_3/Out dbithigh_0[2]/reg1_1/D dbithigh_0[1]/reg1_1/D 2 8 613 156
n inverter1_3/Out dbithigh_0[1]/mux1_0/Y dbithigh_0[1]/reg1_1/D 2 4 597 134
n shift dbithigh_0[2]/reg1_1/D dbithigh_0[1]/reg1_1/D 2 4 613 134
p sel_0 GND dbithigh_0[1]/mux1_0/a_n47_36# 2 8 464 161
p inverter1_1/Out remainder_5 dbithigh_0[1]/mux1_0/a_n47_36# 2 8 480 161
p dbithigh_0[1]/mux1_0/a_n47_36# Vdd dbithigh_0[1]/mux1_0/a_n15_36# 2 8 496 161
n inverter1_1/Out GND dbithigh_0[1]/mux1_0/a_n47_36# 2 4 464 134
n sel_0 remainder_5 dbithigh_0[1]/mux1_0/a_n47_36# 2 4 480 134
n dbithigh_0[1]/mux1_0/a_n47_36# GND dbithigh_0[1]/mux1_0/a_n15_36# 2 4 496 134
p dbithigh_0[1]/mux1_0/D1 Vdd dbithigh_0[1]/mux1_0/a_3_36# 2 8 514 161
p sel_1 dbithigh_0[1]/mux1_0/a_n15_36# dbithigh_0[1]/mux1_0/a_22_36# 2 8 533 161
p inverter1_2/Out dbithigh_0[1]/mux1_0/a_3_36# dbithigh_0[1]/mux1_0/a_22_36# 2 8 549 161
p dbithigh_0[1]/mux1_0/a_22_36# Vdd dbithigh_0[1]/mux1_0/Y 2 8 565 161
n dbithigh_0[1]/mux1_0/D1 GND dbithigh_0[1]/mux1_0/a_3_36# 2 4 514 134
n inverter1_2/Out dbithigh_0[1]/mux1_0/a_n15_36# dbithigh_0[1]/mux1_0/a_22_36# 2 4 533 134
n sel_1 dbithigh_0[1]/mux1_0/a_3_36# dbithigh_0[1]/mux1_0/a_22_36# 2 4 549 134
n dbithigh_0[1]/mux1_0/a_22_36# GND dbithigh_0[1]/mux1_0/Y 2 4 565 134
p add_n Vdd dbithigh_0[1]/addsub1_0/a_n102_34# 2 10 193 164
p dbithigh_0[1]/reg1_0/Q add_n dbithigh_0[1]/addsub1_0/a_n80_34# 2 10 215 164
p add_n dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/reg1_0/Q 2 10 237 164
p remainder_5 Vdd dbithigh_0[1]/addsub1_0/a_n39_72# 2 10 256 164
p dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_n39_72# Vdd 2 10 264 164
p dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_n39_72# dbithigh_0[1]/addsub1_0/a_n15_34# 2 10 280 164
p remainder_5 Vdd dbithigh_0[1]/addsub1_0/a_1_72# 2 10 296 164
p dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_1_72# dbithigh_0[1]/addsub1_0/a_n15_34# 2 10 301 164
p dbithigh_0[1]/addsub1_0/a_n15_34# Vdd dbithigh_0[1]/addsub1_0/X 2 10 317 164
p remainder_5 Vdd dbithigh_0[1]/addsub1_0/a_39_72# 2 10 334 164
p dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_39_72# Vdd 2 10 342 164
p dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_39_72# Vdd 2 10 358 164
p dbithigh_0[1]/addsub1_0/a_n15_34# dbithigh_0[1]/addsub1_0/a_39_72# dbithigh_0[1]/addsub1_0/a_83_34# 2 10 378 164
p remainder_5 Vdd dbithigh_0[1]/addsub1_0/a_100_72# 2 10 395 164
p dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_100_72# dbithigh_0[1]/addsub1_0/a_106_72# 2 10 401 164
p dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_106_72# dbithigh_0[1]/addsub1_0/a_83_34# 2 10 407 164
p dbithigh_0[1]/addsub1_0/a_83_34# Vdd dbithigh_0[1]/mux1_0/D1 2 10 426 164
n add_n GND dbithigh_0[1]/addsub1_0/a_n102_34# 2 5 193 126
n dbithigh_0[1]/reg1_0/Q dbithigh_0[1]/addsub1_0/a_n102_34# dbithigh_0[1]/addsub1_0/a_n80_34# 2 5 215 126
n dbithigh_0[1]/addsub1_0/a_n102_34# dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/reg1_0/Q 2 5 237 126
n remainder_5 GND dbithigh_0[1]/addsub1_0/a_n39_34# 2 5 256 126
n dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_n39_34# GND 2 5 264 126
n dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_n39_34# dbithigh_0[1]/addsub1_0/a_n15_34# 2 5 280 126
n remainder_5 GND dbithigh_0[1]/addsub1_0/a_1_34# 2 5 296 126
n dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_1_34# dbithigh_0[1]/addsub1_0/a_n15_34# 2 5 301 126
n dbithigh_0[1]/addsub1_0/a_n15_34# GND dbithigh_0[1]/addsub1_0/X 2 5 317 126
n remainder_5 GND dbithigh_0[1]/addsub1_0/a_39_34# 2 5 334 126
n dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_39_34# GND 2 5 342 126
n dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_39_34# GND 2 5 358 126
n dbithigh_0[1]/addsub1_0/a_n15_34# dbithigh_0[1]/addsub1_0/a_39_34# dbithigh_0[1]/addsub1_0/a_83_34# 2 5 378 126
n remainder_5 GND dbithigh_0[1]/addsub1_0/a_100_34# 2 5 395 126
n dbithigh_0[1]/addsub1_0/a_n80_34# dbithigh_0[1]/addsub1_0/a_100_34# dbithigh_0[1]/addsub1_0/a_106_34# 2 5 401 126
n dbithigh_0[2]/addsub1_0/X dbithigh_0[1]/addsub1_0/a_106_34# dbithigh_0[1]/addsub1_0/a_83_34# 2 5 407 126
n dbithigh_0[1]/addsub1_0/a_83_34# GND dbithigh_0[1]/mux1_0/D1 2 5 426 126
p divisorin_6 Vdd dbithigh_0[1]/reg1_0/a_n5_n61# 2 8 9 161
p and1_0/Y dbithigh_0[1]/reg1_0/a_n5_n61# dbithigh_0[1]/reg1_0/a_12_n61# 2 8 26 161
p dbithigh_0[1]/reg1_0/a_12_n61# Vdd dbithigh_0[1]/reg1_0/a_28_n61# 2 8 42 161
p dbithigh_0[1]/reg1_0/a_28_n61# Vdd dbithigh_0[1]/reg1_0/a_45_n31# 2 8 59 161
p reset_n dbithigh_0[1]/reg1_0/a_45_n31# Vdd 2 8 69 161
p inverter1_0/Out dbithigh_0[1]/reg1_0/a_45_n31# dbithigh_0[1]/reg1_0/a_12_n61# 2 8 85 161
p inverter1_0/Out dbithigh_0[1]/reg1_0/a_28_n61# dbithigh_0[1]/reg1_0/a_87_n61# 2 8 101 161
p dbithigh_0[1]/reg1_0/a_87_n61# Vdd dbithigh_0[1]/reg1_0/a_103_n31# 2 8 117 161
p reset_n dbithigh_0[1]/reg1_0/a_103_n31# Vdd 2 8 127 161
p dbithigh_0[1]/reg1_0/a_103_n31# Vdd dbithigh_0[1]/reg1_0/a_129_n31# 2 8 143 161
p and1_0/Y dbithigh_0[1]/reg1_0/a_129_n31# dbithigh_0[1]/reg1_0/a_87_n61# 2 8 148 161
p dbithigh_0[1]/reg1_0/a_103_n31# Vdd dbithigh_0[1]/reg1_0/Q 2 8 164 161
n divisorin_6 GND dbithigh_0[1]/reg1_0/a_n5_n61# 2 4 9 131
n inverter1_0/Out dbithigh_0[1]/reg1_0/a_n5_n61# dbithigh_0[1]/reg1_0/a_12_n61# 2 4 26 131
n dbithigh_0[1]/reg1_0/a_12_n61# GND dbithigh_0[1]/reg1_0/a_28_n61# 2 4 42 131
n dbithigh_0[1]/reg1_0/a_28_n61# GND dbithigh_0[1]/reg1_0/a_45_n61# 2 4 59 131
n reset_n dbithigh_0[1]/reg1_0/a_45_n61# dbithigh_0[1]/reg1_0/a_45_n31# 2 4 69 131
n and1_0/Y dbithigh_0[1]/reg1_0/a_45_n31# dbithigh_0[1]/reg1_0/a_12_n61# 2 4 85 131
n and1_0/Y dbithigh_0[1]/reg1_0/a_28_n61# dbithigh_0[1]/reg1_0/a_87_n61# 2 4 101 131
n dbithigh_0[1]/reg1_0/a_87_n61# GND dbithigh_0[1]/reg1_0/a_103_n61# 2 4 117 131
n reset_n dbithigh_0[1]/reg1_0/a_103_n61# dbithigh_0[1]/reg1_0/a_103_n31# 2 4 127 131
n dbithigh_0[1]/reg1_0/a_103_n31# GND dbithigh_0[1]/reg1_0/a_129_n61# 2 4 143 131
n inverter1_0/Out dbithigh_0[1]/reg1_0/a_129_n61# dbithigh_0[1]/reg1_0/a_87_n61# 2 4 148 131
n dbithigh_0[1]/reg1_0/a_103_n31# GND dbithigh_0[1]/reg1_0/Q 2 4 164 131
p dbithigh_0[2]/reg1_1/D Vdd dbithigh_0[2]/reg1_1/a_n5_n61# 2 8 646 261
p clk dbithigh_0[2]/reg1_1/a_n5_n61# dbithigh_0[2]/reg1_1/a_12_n61# 2 8 663 261
p dbithigh_0[2]/reg1_1/a_12_n61# Vdd dbithigh_0[2]/reg1_1/a_28_n61# 2 8 679 261
p dbithigh_0[2]/reg1_1/a_28_n61# Vdd dbithigh_0[2]/reg1_1/a_45_n31# 2 8 696 261
p reset_n dbithigh_0[2]/reg1_1/a_45_n31# Vdd 2 8 706 261
p inverter1_4/Out dbithigh_0[2]/reg1_1/a_45_n31# dbithigh_0[2]/reg1_1/a_12_n61# 2 8 722 261
p inverter1_4/Out dbithigh_0[2]/reg1_1/a_28_n61# dbithigh_0[2]/reg1_1/a_87_n61# 2 8 738 261
p dbithigh_0[2]/reg1_1/a_87_n61# Vdd dbithigh_0[2]/reg1_1/a_103_n31# 2 8 754 261
p reset_n dbithigh_0[2]/reg1_1/a_103_n31# Vdd 2 8 764 261
p dbithigh_0[2]/reg1_1/a_103_n31# Vdd dbithigh_0[2]/reg1_1/a_129_n31# 2 8 780 261
p clk dbithigh_0[2]/reg1_1/a_129_n31# dbithigh_0[2]/reg1_1/a_87_n61# 2 8 785 261
p dbithigh_0[2]/reg1_1/a_103_n31# Vdd remainder_4 2 8 801 261
n dbithigh_0[2]/reg1_1/D GND dbithigh_0[2]/reg1_1/a_n5_n61# 2 4 646 231
n inverter1_4/Out dbithigh_0[2]/reg1_1/a_n5_n61# dbithigh_0[2]/reg1_1/a_12_n61# 2 4 663 231
n dbithigh_0[2]/reg1_1/a_12_n61# GND dbithigh_0[2]/reg1_1/a_28_n61# 2 4 679 231
n dbithigh_0[2]/reg1_1/a_28_n61# GND dbithigh_0[2]/reg1_1/a_45_n61# 2 4 696 231
n reset_n dbithigh_0[2]/reg1_1/a_45_n61# dbithigh_0[2]/reg1_1/a_45_n31# 2 4 706 231
n clk dbithigh_0[2]/reg1_1/a_45_n31# dbithigh_0[2]/reg1_1/a_12_n61# 2 4 722 231
n clk dbithigh_0[2]/reg1_1/a_28_n61# dbithigh_0[2]/reg1_1/a_87_n61# 2 4 738 231
n dbithigh_0[2]/reg1_1/a_87_n61# GND dbithigh_0[2]/reg1_1/a_103_n61# 2 4 754 231
n reset_n dbithigh_0[2]/reg1_1/a_103_n61# dbithigh_0[2]/reg1_1/a_103_n31# 2 4 764 231
n dbithigh_0[2]/reg1_1/a_103_n31# GND dbithigh_0[2]/reg1_1/a_129_n61# 2 4 780 231
n inverter1_4/Out dbithigh_0[2]/reg1_1/a_129_n61# dbithigh_0[2]/reg1_1/a_87_n61# 2 4 785 231
n dbithigh_0[2]/reg1_1/a_103_n31# GND remainder_4 2 4 801 231
p shift dbithigh_0[2]/mux1_0/Y dbithigh_0[2]/reg1_1/D 2 8 597 256
p inverter1_3/Out dbithigh_0[3]/reg1_1/D dbithigh_0[2]/reg1_1/D 2 8 613 256
n inverter1_3/Out dbithigh_0[2]/mux1_0/Y dbithigh_0[2]/reg1_1/D 2 4 597 234
n shift dbithigh_0[3]/reg1_1/D dbithigh_0[2]/reg1_1/D 2 4 613 234
p sel_0 GND dbithigh_0[2]/mux1_0/a_n47_36# 2 8 464 261
p inverter1_1/Out remainder_4 dbithigh_0[2]/mux1_0/a_n47_36# 2 8 480 261
p dbithigh_0[2]/mux1_0/a_n47_36# Vdd dbithigh_0[2]/mux1_0/a_n15_36# 2 8 496 261
n inverter1_1/Out GND dbithigh_0[2]/mux1_0/a_n47_36# 2 4 464 234
n sel_0 remainder_4 dbithigh_0[2]/mux1_0/a_n47_36# 2 4 480 234
n dbithigh_0[2]/mux1_0/a_n47_36# GND dbithigh_0[2]/mux1_0/a_n15_36# 2 4 496 234
p dbithigh_0[2]/mux1_0/D1 Vdd dbithigh_0[2]/mux1_0/a_3_36# 2 8 514 261
p sel_1 dbithigh_0[2]/mux1_0/a_n15_36# dbithigh_0[2]/mux1_0/a_22_36# 2 8 533 261
p inverter1_2/Out dbithigh_0[2]/mux1_0/a_3_36# dbithigh_0[2]/mux1_0/a_22_36# 2 8 549 261
p dbithigh_0[2]/mux1_0/a_22_36# Vdd dbithigh_0[2]/mux1_0/Y 2 8 565 261
n dbithigh_0[2]/mux1_0/D1 GND dbithigh_0[2]/mux1_0/a_3_36# 2 4 514 234
n inverter1_2/Out dbithigh_0[2]/mux1_0/a_n15_36# dbithigh_0[2]/mux1_0/a_22_36# 2 4 533 234
n sel_1 dbithigh_0[2]/mux1_0/a_3_36# dbithigh_0[2]/mux1_0/a_22_36# 2 4 549 234
n dbithigh_0[2]/mux1_0/a_22_36# GND dbithigh_0[2]/mux1_0/Y 2 4 565 234
p add_n Vdd dbithigh_0[2]/addsub1_0/a_n102_34# 2 10 193 264
p dbithigh_0[2]/reg1_0/Q add_n dbithigh_0[2]/addsub1_0/a_n80_34# 2 10 215 264
p add_n dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/reg1_0/Q 2 10 237 264
p remainder_4 Vdd dbithigh_0[2]/addsub1_0/a_n39_72# 2 10 256 264
p dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_n39_72# Vdd 2 10 264 264
p dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_n39_72# dbithigh_0[2]/addsub1_0/a_n15_34# 2 10 280 264
p remainder_4 Vdd dbithigh_0[2]/addsub1_0/a_1_72# 2 10 296 264
p dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_1_72# dbithigh_0[2]/addsub1_0/a_n15_34# 2 10 301 264
p dbithigh_0[2]/addsub1_0/a_n15_34# Vdd dbithigh_0[2]/addsub1_0/X 2 10 317 264
p remainder_4 Vdd dbithigh_0[2]/addsub1_0/a_39_72# 2 10 334 264
p dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_39_72# Vdd 2 10 342 264
p dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_39_72# Vdd 2 10 358 264
p dbithigh_0[2]/addsub1_0/a_n15_34# dbithigh_0[2]/addsub1_0/a_39_72# dbithigh_0[2]/addsub1_0/a_83_34# 2 10 378 264
p remainder_4 Vdd dbithigh_0[2]/addsub1_0/a_100_72# 2 10 395 264
p dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_100_72# dbithigh_0[2]/addsub1_0/a_106_72# 2 10 401 264
p dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_106_72# dbithigh_0[2]/addsub1_0/a_83_34# 2 10 407 264
p dbithigh_0[2]/addsub1_0/a_83_34# Vdd dbithigh_0[2]/mux1_0/D1 2 10 426 264
n add_n GND dbithigh_0[2]/addsub1_0/a_n102_34# 2 5 193 226
n dbithigh_0[2]/reg1_0/Q dbithigh_0[2]/addsub1_0/a_n102_34# dbithigh_0[2]/addsub1_0/a_n80_34# 2 5 215 226
n dbithigh_0[2]/addsub1_0/a_n102_34# dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/reg1_0/Q 2 5 237 226
n remainder_4 GND dbithigh_0[2]/addsub1_0/a_n39_34# 2 5 256 226
n dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_n39_34# GND 2 5 264 226
n dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_n39_34# dbithigh_0[2]/addsub1_0/a_n15_34# 2 5 280 226
n remainder_4 GND dbithigh_0[2]/addsub1_0/a_1_34# 2 5 296 226
n dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_1_34# dbithigh_0[2]/addsub1_0/a_n15_34# 2 5 301 226
n dbithigh_0[2]/addsub1_0/a_n15_34# GND dbithigh_0[2]/addsub1_0/X 2 5 317 226
n remainder_4 GND dbithigh_0[2]/addsub1_0/a_39_34# 2 5 334 226
n dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_39_34# GND 2 5 342 226
n dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_39_34# GND 2 5 358 226
n dbithigh_0[2]/addsub1_0/a_n15_34# dbithigh_0[2]/addsub1_0/a_39_34# dbithigh_0[2]/addsub1_0/a_83_34# 2 5 378 226
n remainder_4 GND dbithigh_0[2]/addsub1_0/a_100_34# 2 5 395 226
n dbithigh_0[2]/addsub1_0/a_n80_34# dbithigh_0[2]/addsub1_0/a_100_34# dbithigh_0[2]/addsub1_0/a_106_34# 2 5 401 226
n dbithigh_0[3]/addsub1_0/X dbithigh_0[2]/addsub1_0/a_106_34# dbithigh_0[2]/addsub1_0/a_83_34# 2 5 407 226
n dbithigh_0[2]/addsub1_0/a_83_34# GND dbithigh_0[2]/mux1_0/D1 2 5 426 226
p divisorin_5 Vdd dbithigh_0[2]/reg1_0/a_n5_n61# 2 8 9 261
p and1_0/Y dbithigh_0[2]/reg1_0/a_n5_n61# dbithigh_0[2]/reg1_0/a_12_n61# 2 8 26 261
p dbithigh_0[2]/reg1_0/a_12_n61# Vdd dbithigh_0[2]/reg1_0/a_28_n61# 2 8 42 261
p dbithigh_0[2]/reg1_0/a_28_n61# Vdd dbithigh_0[2]/reg1_0/a_45_n31# 2 8 59 261
p reset_n dbithigh_0[2]/reg1_0/a_45_n31# Vdd 2 8 69 261
p inverter1_0/Out dbithigh_0[2]/reg1_0/a_45_n31# dbithigh_0[2]/reg1_0/a_12_n61# 2 8 85 261
p inverter1_0/Out dbithigh_0[2]/reg1_0/a_28_n61# dbithigh_0[2]/reg1_0/a_87_n61# 2 8 101 261
p dbithigh_0[2]/reg1_0/a_87_n61# Vdd dbithigh_0[2]/reg1_0/a_103_n31# 2 8 117 261
p reset_n dbithigh_0[2]/reg1_0/a_103_n31# Vdd 2 8 127 261
p dbithigh_0[2]/reg1_0/a_103_n31# Vdd dbithigh_0[2]/reg1_0/a_129_n31# 2 8 143 261
p and1_0/Y dbithigh_0[2]/reg1_0/a_129_n31# dbithigh_0[2]/reg1_0/a_87_n61# 2 8 148 261
p dbithigh_0[2]/reg1_0/a_103_n31# Vdd dbithigh_0[2]/reg1_0/Q 2 8 164 261
n divisorin_5 GND dbithigh_0[2]/reg1_0/a_n5_n61# 2 4 9 231
n inverter1_0/Out dbithigh_0[2]/reg1_0/a_n5_n61# dbithigh_0[2]/reg1_0/a_12_n61# 2 4 26 231
n dbithigh_0[2]/reg1_0/a_12_n61# GND dbithigh_0[2]/reg1_0/a_28_n61# 2 4 42 231
n dbithigh_0[2]/reg1_0/a_28_n61# GND dbithigh_0[2]/reg1_0/a_45_n61# 2 4 59 231
n reset_n dbithigh_0[2]/reg1_0/a_45_n61# dbithigh_0[2]/reg1_0/a_45_n31# 2 4 69 231
n and1_0/Y dbithigh_0[2]/reg1_0/a_45_n31# dbithigh_0[2]/reg1_0/a_12_n61# 2 4 85 231
n and1_0/Y dbithigh_0[2]/reg1_0/a_28_n61# dbithigh_0[2]/reg1_0/a_87_n61# 2 4 101 231
n dbithigh_0[2]/reg1_0/a_87_n61# GND dbithigh_0[2]/reg1_0/a_103_n61# 2 4 117 231
n reset_n dbithigh_0[2]/reg1_0/a_103_n61# dbithigh_0[2]/reg1_0/a_103_n31# 2 4 127 231
n dbithigh_0[2]/reg1_0/a_103_n31# GND dbithigh_0[2]/reg1_0/a_129_n61# 2 4 143 231
n inverter1_0/Out dbithigh_0[2]/reg1_0/a_129_n61# dbithigh_0[2]/reg1_0/a_87_n61# 2 4 148 231
n dbithigh_0[2]/reg1_0/a_103_n31# GND dbithigh_0[2]/reg1_0/Q 2 4 164 231
p dbithigh_0[3]/reg1_1/D Vdd dbithigh_0[3]/reg1_1/a_n5_n61# 2 8 646 361
p clk dbithigh_0[3]/reg1_1/a_n5_n61# dbithigh_0[3]/reg1_1/a_12_n61# 2 8 663 361
p dbithigh_0[3]/reg1_1/a_12_n61# Vdd dbithigh_0[3]/reg1_1/a_28_n61# 2 8 679 361
p dbithigh_0[3]/reg1_1/a_28_n61# Vdd dbithigh_0[3]/reg1_1/a_45_n31# 2 8 696 361
p reset_n dbithigh_0[3]/reg1_1/a_45_n31# Vdd 2 8 706 361
p inverter1_4/Out dbithigh_0[3]/reg1_1/a_45_n31# dbithigh_0[3]/reg1_1/a_12_n61# 2 8 722 361
p inverter1_4/Out dbithigh_0[3]/reg1_1/a_28_n61# dbithigh_0[3]/reg1_1/a_87_n61# 2 8 738 361
p dbithigh_0[3]/reg1_1/a_87_n61# Vdd dbithigh_0[3]/reg1_1/a_103_n31# 2 8 754 361
p reset_n dbithigh_0[3]/reg1_1/a_103_n31# Vdd 2 8 764 361
p dbithigh_0[3]/reg1_1/a_103_n31# Vdd dbithigh_0[3]/reg1_1/a_129_n31# 2 8 780 361
p clk dbithigh_0[3]/reg1_1/a_129_n31# dbithigh_0[3]/reg1_1/a_87_n61# 2 8 785 361
p dbithigh_0[3]/reg1_1/a_103_n31# Vdd remainder_3 2 8 801 361
n dbithigh_0[3]/reg1_1/D GND dbithigh_0[3]/reg1_1/a_n5_n61# 2 4 646 331
n inverter1_4/Out dbithigh_0[3]/reg1_1/a_n5_n61# dbithigh_0[3]/reg1_1/a_12_n61# 2 4 663 331
n dbithigh_0[3]/reg1_1/a_12_n61# GND dbithigh_0[3]/reg1_1/a_28_n61# 2 4 679 331
n dbithigh_0[3]/reg1_1/a_28_n61# GND dbithigh_0[3]/reg1_1/a_45_n61# 2 4 696 331
n reset_n dbithigh_0[3]/reg1_1/a_45_n61# dbithigh_0[3]/reg1_1/a_45_n31# 2 4 706 331
n clk dbithigh_0[3]/reg1_1/a_45_n31# dbithigh_0[3]/reg1_1/a_12_n61# 2 4 722 331
n clk dbithigh_0[3]/reg1_1/a_28_n61# dbithigh_0[3]/reg1_1/a_87_n61# 2 4 738 331
n dbithigh_0[3]/reg1_1/a_87_n61# GND dbithigh_0[3]/reg1_1/a_103_n61# 2 4 754 331
n reset_n dbithigh_0[3]/reg1_1/a_103_n61# dbithigh_0[3]/reg1_1/a_103_n31# 2 4 764 331
n dbithigh_0[3]/reg1_1/a_103_n31# GND dbithigh_0[3]/reg1_1/a_129_n61# 2 4 780 331
n inverter1_4/Out dbithigh_0[3]/reg1_1/a_129_n61# dbithigh_0[3]/reg1_1/a_87_n61# 2 4 785 331
n dbithigh_0[3]/reg1_1/a_103_n31# GND remainder_3 2 4 801 331
p shift dbithigh_0[3]/mux1_0/Y dbithigh_0[3]/reg1_1/D 2 8 597 356
p inverter1_3/Out dbithigh_0[4]/reg1_1/D dbithigh_0[3]/reg1_1/D 2 8 613 356
n inverter1_3/Out dbithigh_0[3]/mux1_0/Y dbithigh_0[3]/reg1_1/D 2 4 597 334
n shift dbithigh_0[4]/reg1_1/D dbithigh_0[3]/reg1_1/D 2 4 613 334
p sel_0 GND dbithigh_0[3]/mux1_0/a_n47_36# 2 8 464 361
p inverter1_1/Out remainder_3 dbithigh_0[3]/mux1_0/a_n47_36# 2 8 480 361
p dbithigh_0[3]/mux1_0/a_n47_36# Vdd dbithigh_0[3]/mux1_0/a_n15_36# 2 8 496 361
n inverter1_1/Out GND dbithigh_0[3]/mux1_0/a_n47_36# 2 4 464 334
n sel_0 remainder_3 dbithigh_0[3]/mux1_0/a_n47_36# 2 4 480 334
n dbithigh_0[3]/mux1_0/a_n47_36# GND dbithigh_0[3]/mux1_0/a_n15_36# 2 4 496 334
p dbithigh_0[3]/mux1_0/D1 Vdd dbithigh_0[3]/mux1_0/a_3_36# 2 8 514 361
p sel_1 dbithigh_0[3]/mux1_0/a_n15_36# dbithigh_0[3]/mux1_0/a_22_36# 2 8 533 361
p inverter1_2/Out dbithigh_0[3]/mux1_0/a_3_36# dbithigh_0[3]/mux1_0/a_22_36# 2 8 549 361
p dbithigh_0[3]/mux1_0/a_22_36# Vdd dbithigh_0[3]/mux1_0/Y 2 8 565 361
n dbithigh_0[3]/mux1_0/D1 GND dbithigh_0[3]/mux1_0/a_3_36# 2 4 514 334
n inverter1_2/Out dbithigh_0[3]/mux1_0/a_n15_36# dbithigh_0[3]/mux1_0/a_22_36# 2 4 533 334
n sel_1 dbithigh_0[3]/mux1_0/a_3_36# dbithigh_0[3]/mux1_0/a_22_36# 2 4 549 334
n dbithigh_0[3]/mux1_0/a_22_36# GND dbithigh_0[3]/mux1_0/Y 2 4 565 334
p add_n Vdd dbithigh_0[3]/addsub1_0/a_n102_34# 2 10 193 364
p dbithigh_0[3]/reg1_0/Q add_n dbithigh_0[3]/addsub1_0/a_n80_34# 2 10 215 364
p add_n dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/reg1_0/Q 2 10 237 364
p remainder_3 Vdd dbithigh_0[3]/addsub1_0/a_n39_72# 2 10 256 364
p dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_n39_72# Vdd 2 10 264 364
p dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_n39_72# dbithigh_0[3]/addsub1_0/a_n15_34# 2 10 280 364
p remainder_3 Vdd dbithigh_0[3]/addsub1_0/a_1_72# 2 10 296 364
p dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_1_72# dbithigh_0[3]/addsub1_0/a_n15_34# 2 10 301 364
p dbithigh_0[3]/addsub1_0/a_n15_34# Vdd dbithigh_0[3]/addsub1_0/X 2 10 317 364
p remainder_3 Vdd dbithigh_0[3]/addsub1_0/a_39_72# 2 10 334 364
p dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_39_72# Vdd 2 10 342 364
p dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_39_72# Vdd 2 10 358 364
p dbithigh_0[3]/addsub1_0/a_n15_34# dbithigh_0[3]/addsub1_0/a_39_72# dbithigh_0[3]/addsub1_0/a_83_34# 2 10 378 364
p remainder_3 Vdd dbithigh_0[3]/addsub1_0/a_100_72# 2 10 395 364
p dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_100_72# dbithigh_0[3]/addsub1_0/a_106_72# 2 10 401 364
p dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_106_72# dbithigh_0[3]/addsub1_0/a_83_34# 2 10 407 364
p dbithigh_0[3]/addsub1_0/a_83_34# Vdd dbithigh_0[3]/mux1_0/D1 2 10 426 364
n add_n GND dbithigh_0[3]/addsub1_0/a_n102_34# 2 5 193 326
n dbithigh_0[3]/reg1_0/Q dbithigh_0[3]/addsub1_0/a_n102_34# dbithigh_0[3]/addsub1_0/a_n80_34# 2 5 215 326
n dbithigh_0[3]/addsub1_0/a_n102_34# dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/reg1_0/Q 2 5 237 326
n remainder_3 GND dbithigh_0[3]/addsub1_0/a_n39_34# 2 5 256 326
n dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_n39_34# GND 2 5 264 326
n dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_n39_34# dbithigh_0[3]/addsub1_0/a_n15_34# 2 5 280 326
n remainder_3 GND dbithigh_0[3]/addsub1_0/a_1_34# 2 5 296 326
n dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_1_34# dbithigh_0[3]/addsub1_0/a_n15_34# 2 5 301 326
n dbithigh_0[3]/addsub1_0/a_n15_34# GND dbithigh_0[3]/addsub1_0/X 2 5 317 326
n remainder_3 GND dbithigh_0[3]/addsub1_0/a_39_34# 2 5 334 326
n dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_39_34# GND 2 5 342 326
n dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_39_34# GND 2 5 358 326
n dbithigh_0[3]/addsub1_0/a_n15_34# dbithigh_0[3]/addsub1_0/a_39_34# dbithigh_0[3]/addsub1_0/a_83_34# 2 5 378 326
n remainder_3 GND dbithigh_0[3]/addsub1_0/a_100_34# 2 5 395 326
n dbithigh_0[3]/addsub1_0/a_n80_34# dbithigh_0[3]/addsub1_0/a_100_34# dbithigh_0[3]/addsub1_0/a_106_34# 2 5 401 326
n dbithigh_0[4]/addsub1_0/X dbithigh_0[3]/addsub1_0/a_106_34# dbithigh_0[3]/addsub1_0/a_83_34# 2 5 407 326
n dbithigh_0[3]/addsub1_0/a_83_34# GND dbithigh_0[3]/mux1_0/D1 2 5 426 326
p divisorin_4 Vdd dbithigh_0[3]/reg1_0/a_n5_n61# 2 8 9 361
p and1_0/Y dbithigh_0[3]/reg1_0/a_n5_n61# dbithigh_0[3]/reg1_0/a_12_n61# 2 8 26 361
p dbithigh_0[3]/reg1_0/a_12_n61# Vdd dbithigh_0[3]/reg1_0/a_28_n61# 2 8 42 361
p dbithigh_0[3]/reg1_0/a_28_n61# Vdd dbithigh_0[3]/reg1_0/a_45_n31# 2 8 59 361
p reset_n dbithigh_0[3]/reg1_0/a_45_n31# Vdd 2 8 69 361
p inverter1_0/Out dbithigh_0[3]/reg1_0/a_45_n31# dbithigh_0[3]/reg1_0/a_12_n61# 2 8 85 361
p inverter1_0/Out dbithigh_0[3]/reg1_0/a_28_n61# dbithigh_0[3]/reg1_0/a_87_n61# 2 8 101 361
p dbithigh_0[3]/reg1_0/a_87_n61# Vdd dbithigh_0[3]/reg1_0/a_103_n31# 2 8 117 361
p reset_n dbithigh_0[3]/reg1_0/a_103_n31# Vdd 2 8 127 361
p dbithigh_0[3]/reg1_0/a_103_n31# Vdd dbithigh_0[3]/reg1_0/a_129_n31# 2 8 143 361
p and1_0/Y dbithigh_0[3]/reg1_0/a_129_n31# dbithigh_0[3]/reg1_0/a_87_n61# 2 8 148 361
p dbithigh_0[3]/reg1_0/a_103_n31# Vdd dbithigh_0[3]/reg1_0/Q 2 8 164 361
n divisorin_4 GND dbithigh_0[3]/reg1_0/a_n5_n61# 2 4 9 331
n inverter1_0/Out dbithigh_0[3]/reg1_0/a_n5_n61# dbithigh_0[3]/reg1_0/a_12_n61# 2 4 26 331
n dbithigh_0[3]/reg1_0/a_12_n61# GND dbithigh_0[3]/reg1_0/a_28_n61# 2 4 42 331
n dbithigh_0[3]/reg1_0/a_28_n61# GND dbithigh_0[3]/reg1_0/a_45_n61# 2 4 59 331
n reset_n dbithigh_0[3]/reg1_0/a_45_n61# dbithigh_0[3]/reg1_0/a_45_n31# 2 4 69 331
n and1_0/Y dbithigh_0[3]/reg1_0/a_45_n31# dbithigh_0[3]/reg1_0/a_12_n61# 2 4 85 331
n and1_0/Y dbithigh_0[3]/reg1_0/a_28_n61# dbithigh_0[3]/reg1_0/a_87_n61# 2 4 101 331
n dbithigh_0[3]/reg1_0/a_87_n61# GND dbithigh_0[3]/reg1_0/a_103_n61# 2 4 117 331
n reset_n dbithigh_0[3]/reg1_0/a_103_n61# dbithigh_0[3]/reg1_0/a_103_n31# 2 4 127 331
n dbithigh_0[3]/reg1_0/a_103_n31# GND dbithigh_0[3]/reg1_0/a_129_n61# 2 4 143 331
n inverter1_0/Out dbithigh_0[3]/reg1_0/a_129_n61# dbithigh_0[3]/reg1_0/a_87_n61# 2 4 148 331
n dbithigh_0[3]/reg1_0/a_103_n31# GND dbithigh_0[3]/reg1_0/Q 2 4 164 331
p dbithigh_0[4]/reg1_1/D Vdd dbithigh_0[4]/reg1_1/a_n5_n61# 2 8 646 461
p clk dbithigh_0[4]/reg1_1/a_n5_n61# dbithigh_0[4]/reg1_1/a_12_n61# 2 8 663 461
p dbithigh_0[4]/reg1_1/a_12_n61# Vdd dbithigh_0[4]/reg1_1/a_28_n61# 2 8 679 461
p dbithigh_0[4]/reg1_1/a_28_n61# Vdd dbithigh_0[4]/reg1_1/a_45_n31# 2 8 696 461
p reset_n dbithigh_0[4]/reg1_1/a_45_n31# Vdd 2 8 706 461
p inverter1_4/Out dbithigh_0[4]/reg1_1/a_45_n31# dbithigh_0[4]/reg1_1/a_12_n61# 2 8 722 461
p inverter1_4/Out dbithigh_0[4]/reg1_1/a_28_n61# dbithigh_0[4]/reg1_1/a_87_n61# 2 8 738 461
p dbithigh_0[4]/reg1_1/a_87_n61# Vdd dbithigh_0[4]/reg1_1/a_103_n31# 2 8 754 461
p reset_n dbithigh_0[4]/reg1_1/a_103_n31# Vdd 2 8 764 461
p dbithigh_0[4]/reg1_1/a_103_n31# Vdd dbithigh_0[4]/reg1_1/a_129_n31# 2 8 780 461
p clk dbithigh_0[4]/reg1_1/a_129_n31# dbithigh_0[4]/reg1_1/a_87_n61# 2 8 785 461
p dbithigh_0[4]/reg1_1/a_103_n31# Vdd remainder_2 2 8 801 461
n dbithigh_0[4]/reg1_1/D GND dbithigh_0[4]/reg1_1/a_n5_n61# 2 4 646 431
n inverter1_4/Out dbithigh_0[4]/reg1_1/a_n5_n61# dbithigh_0[4]/reg1_1/a_12_n61# 2 4 663 431
n dbithigh_0[4]/reg1_1/a_12_n61# GND dbithigh_0[4]/reg1_1/a_28_n61# 2 4 679 431
n dbithigh_0[4]/reg1_1/a_28_n61# GND dbithigh_0[4]/reg1_1/a_45_n61# 2 4 696 431
n reset_n dbithigh_0[4]/reg1_1/a_45_n61# dbithigh_0[4]/reg1_1/a_45_n31# 2 4 706 431
n clk dbithigh_0[4]/reg1_1/a_45_n31# dbithigh_0[4]/reg1_1/a_12_n61# 2 4 722 431
n clk dbithigh_0[4]/reg1_1/a_28_n61# dbithigh_0[4]/reg1_1/a_87_n61# 2 4 738 431
n dbithigh_0[4]/reg1_1/a_87_n61# GND dbithigh_0[4]/reg1_1/a_103_n61# 2 4 754 431
n reset_n dbithigh_0[4]/reg1_1/a_103_n61# dbithigh_0[4]/reg1_1/a_103_n31# 2 4 764 431
n dbithigh_0[4]/reg1_1/a_103_n31# GND dbithigh_0[4]/reg1_1/a_129_n61# 2 4 780 431
n inverter1_4/Out dbithigh_0[4]/reg1_1/a_129_n61# dbithigh_0[4]/reg1_1/a_87_n61# 2 4 785 431
n dbithigh_0[4]/reg1_1/a_103_n31# GND remainder_2 2 4 801 431
p shift dbithigh_0[4]/mux1_0/Y dbithigh_0[4]/reg1_1/D 2 8 597 456
p inverter1_3/Out dbithigh_0[5]/reg1_1/D dbithigh_0[4]/reg1_1/D 2 8 613 456
n inverter1_3/Out dbithigh_0[4]/mux1_0/Y dbithigh_0[4]/reg1_1/D 2 4 597 434
n shift dbithigh_0[5]/reg1_1/D dbithigh_0[4]/reg1_1/D 2 4 613 434
p sel_0 GND dbithigh_0[4]/mux1_0/a_n47_36# 2 8 464 461
p inverter1_1/Out remainder_2 dbithigh_0[4]/mux1_0/a_n47_36# 2 8 480 461
p dbithigh_0[4]/mux1_0/a_n47_36# Vdd dbithigh_0[4]/mux1_0/a_n15_36# 2 8 496 461
n inverter1_1/Out GND dbithigh_0[4]/mux1_0/a_n47_36# 2 4 464 434
n sel_0 remainder_2 dbithigh_0[4]/mux1_0/a_n47_36# 2 4 480 434
n dbithigh_0[4]/mux1_0/a_n47_36# GND dbithigh_0[4]/mux1_0/a_n15_36# 2 4 496 434
p dbithigh_0[4]/mux1_0/D1 Vdd dbithigh_0[4]/mux1_0/a_3_36# 2 8 514 461
p sel_1 dbithigh_0[4]/mux1_0/a_n15_36# dbithigh_0[4]/mux1_0/a_22_36# 2 8 533 461
p inverter1_2/Out dbithigh_0[4]/mux1_0/a_3_36# dbithigh_0[4]/mux1_0/a_22_36# 2 8 549 461
p dbithigh_0[4]/mux1_0/a_22_36# Vdd dbithigh_0[4]/mux1_0/Y 2 8 565 461
n dbithigh_0[4]/mux1_0/D1 GND dbithigh_0[4]/mux1_0/a_3_36# 2 4 514 434
n inverter1_2/Out dbithigh_0[4]/mux1_0/a_n15_36# dbithigh_0[4]/mux1_0/a_22_36# 2 4 533 434
n sel_1 dbithigh_0[4]/mux1_0/a_3_36# dbithigh_0[4]/mux1_0/a_22_36# 2 4 549 434
n dbithigh_0[4]/mux1_0/a_22_36# GND dbithigh_0[4]/mux1_0/Y 2 4 565 434
p add_n Vdd dbithigh_0[4]/addsub1_0/a_n102_34# 2 10 193 464
p dbithigh_0[4]/reg1_0/Q add_n dbithigh_0[4]/addsub1_0/a_n80_34# 2 10 215 464
p add_n dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/reg1_0/Q 2 10 237 464
p remainder_2 Vdd dbithigh_0[4]/addsub1_0/a_n39_72# 2 10 256 464
p dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_n39_72# Vdd 2 10 264 464
p dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_n39_72# dbithigh_0[4]/addsub1_0/a_n15_34# 2 10 280 464
p remainder_2 Vdd dbithigh_0[4]/addsub1_0/a_1_72# 2 10 296 464
p dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_1_72# dbithigh_0[4]/addsub1_0/a_n15_34# 2 10 301 464
p dbithigh_0[4]/addsub1_0/a_n15_34# Vdd dbithigh_0[4]/addsub1_0/X 2 10 317 464
p remainder_2 Vdd dbithigh_0[4]/addsub1_0/a_39_72# 2 10 334 464
p dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_39_72# Vdd 2 10 342 464
p dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_39_72# Vdd 2 10 358 464
p dbithigh_0[4]/addsub1_0/a_n15_34# dbithigh_0[4]/addsub1_0/a_39_72# dbithigh_0[4]/addsub1_0/a_83_34# 2 10 378 464
p remainder_2 Vdd dbithigh_0[4]/addsub1_0/a_100_72# 2 10 395 464
p dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_100_72# dbithigh_0[4]/addsub1_0/a_106_72# 2 10 401 464
p dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_106_72# dbithigh_0[4]/addsub1_0/a_83_34# 2 10 407 464
p dbithigh_0[4]/addsub1_0/a_83_34# Vdd dbithigh_0[4]/mux1_0/D1 2 10 426 464
n add_n GND dbithigh_0[4]/addsub1_0/a_n102_34# 2 5 193 426
n dbithigh_0[4]/reg1_0/Q dbithigh_0[4]/addsub1_0/a_n102_34# dbithigh_0[4]/addsub1_0/a_n80_34# 2 5 215 426
n dbithigh_0[4]/addsub1_0/a_n102_34# dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/reg1_0/Q 2 5 237 426
n remainder_2 GND dbithigh_0[4]/addsub1_0/a_n39_34# 2 5 256 426
n dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_n39_34# GND 2 5 264 426
n dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_n39_34# dbithigh_0[4]/addsub1_0/a_n15_34# 2 5 280 426
n remainder_2 GND dbithigh_0[4]/addsub1_0/a_1_34# 2 5 296 426
n dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_1_34# dbithigh_0[4]/addsub1_0/a_n15_34# 2 5 301 426
n dbithigh_0[4]/addsub1_0/a_n15_34# GND dbithigh_0[4]/addsub1_0/X 2 5 317 426
n remainder_2 GND dbithigh_0[4]/addsub1_0/a_39_34# 2 5 334 426
n dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_39_34# GND 2 5 342 426
n dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_39_34# GND 2 5 358 426
n dbithigh_0[4]/addsub1_0/a_n15_34# dbithigh_0[4]/addsub1_0/a_39_34# dbithigh_0[4]/addsub1_0/a_83_34# 2 5 378 426
n remainder_2 GND dbithigh_0[4]/addsub1_0/a_100_34# 2 5 395 426
n dbithigh_0[4]/addsub1_0/a_n80_34# dbithigh_0[4]/addsub1_0/a_100_34# dbithigh_0[4]/addsub1_0/a_106_34# 2 5 401 426
n dbithigh_0[5]/addsub1_0/X dbithigh_0[4]/addsub1_0/a_106_34# dbithigh_0[4]/addsub1_0/a_83_34# 2 5 407 426
n dbithigh_0[4]/addsub1_0/a_83_34# GND dbithigh_0[4]/mux1_0/D1 2 5 426 426
p divisorin_3 Vdd dbithigh_0[4]/reg1_0/a_n5_n61# 2 8 9 461
p and1_0/Y dbithigh_0[4]/reg1_0/a_n5_n61# dbithigh_0[4]/reg1_0/a_12_n61# 2 8 26 461
p dbithigh_0[4]/reg1_0/a_12_n61# Vdd dbithigh_0[4]/reg1_0/a_28_n61# 2 8 42 461
p dbithigh_0[4]/reg1_0/a_28_n61# Vdd dbithigh_0[4]/reg1_0/a_45_n31# 2 8 59 461
p reset_n dbithigh_0[4]/reg1_0/a_45_n31# Vdd 2 8 69 461
p inverter1_0/Out dbithigh_0[4]/reg1_0/a_45_n31# dbithigh_0[4]/reg1_0/a_12_n61# 2 8 85 461
p inverter1_0/Out dbithigh_0[4]/reg1_0/a_28_n61# dbithigh_0[4]/reg1_0/a_87_n61# 2 8 101 461
p dbithigh_0[4]/reg1_0/a_87_n61# Vdd dbithigh_0[4]/reg1_0/a_103_n31# 2 8 117 461
p reset_n dbithigh_0[4]/reg1_0/a_103_n31# Vdd 2 8 127 461
p dbithigh_0[4]/reg1_0/a_103_n31# Vdd dbithigh_0[4]/reg1_0/a_129_n31# 2 8 143 461
p and1_0/Y dbithigh_0[4]/reg1_0/a_129_n31# dbithigh_0[4]/reg1_0/a_87_n61# 2 8 148 461
p dbithigh_0[4]/reg1_0/a_103_n31# Vdd dbithigh_0[4]/reg1_0/Q 2 8 164 461
n divisorin_3 GND dbithigh_0[4]/reg1_0/a_n5_n61# 2 4 9 431
n inverter1_0/Out dbithigh_0[4]/reg1_0/a_n5_n61# dbithigh_0[4]/reg1_0/a_12_n61# 2 4 26 431
n dbithigh_0[4]/reg1_0/a_12_n61# GND dbithigh_0[4]/reg1_0/a_28_n61# 2 4 42 431
n dbithigh_0[4]/reg1_0/a_28_n61# GND dbithigh_0[4]/reg1_0/a_45_n61# 2 4 59 431
n reset_n dbithigh_0[4]/reg1_0/a_45_n61# dbithigh_0[4]/reg1_0/a_45_n31# 2 4 69 431
n and1_0/Y dbithigh_0[4]/reg1_0/a_45_n31# dbithigh_0[4]/reg1_0/a_12_n61# 2 4 85 431
n and1_0/Y dbithigh_0[4]/reg1_0/a_28_n61# dbithigh_0[4]/reg1_0/a_87_n61# 2 4 101 431
n dbithigh_0[4]/reg1_0/a_87_n61# GND dbithigh_0[4]/reg1_0/a_103_n61# 2 4 117 431
n reset_n dbithigh_0[4]/reg1_0/a_103_n61# dbithigh_0[4]/reg1_0/a_103_n31# 2 4 127 431
n dbithigh_0[4]/reg1_0/a_103_n31# GND dbithigh_0[4]/reg1_0/a_129_n61# 2 4 143 431
n inverter1_0/Out dbithigh_0[4]/reg1_0/a_129_n61# dbithigh_0[4]/reg1_0/a_87_n61# 2 4 148 431
n dbithigh_0[4]/reg1_0/a_103_n31# GND dbithigh_0[4]/reg1_0/Q 2 4 164 431
p dbithigh_0[5]/reg1_1/D Vdd dbithigh_0[5]/reg1_1/a_n5_n61# 2 8 646 561
p clk dbithigh_0[5]/reg1_1/a_n5_n61# dbithigh_0[5]/reg1_1/a_12_n61# 2 8 663 561
p dbithigh_0[5]/reg1_1/a_12_n61# Vdd dbithigh_0[5]/reg1_1/a_28_n61# 2 8 679 561
p dbithigh_0[5]/reg1_1/a_28_n61# Vdd dbithigh_0[5]/reg1_1/a_45_n31# 2 8 696 561
p reset_n dbithigh_0[5]/reg1_1/a_45_n31# Vdd 2 8 706 561
p inverter1_4/Out dbithigh_0[5]/reg1_1/a_45_n31# dbithigh_0[5]/reg1_1/a_12_n61# 2 8 722 561
p inverter1_4/Out dbithigh_0[5]/reg1_1/a_28_n61# dbithigh_0[5]/reg1_1/a_87_n61# 2 8 738 561
p dbithigh_0[5]/reg1_1/a_87_n61# Vdd dbithigh_0[5]/reg1_1/a_103_n31# 2 8 754 561
p reset_n dbithigh_0[5]/reg1_1/a_103_n31# Vdd 2 8 764 561
p dbithigh_0[5]/reg1_1/a_103_n31# Vdd dbithigh_0[5]/reg1_1/a_129_n31# 2 8 780 561
p clk dbithigh_0[5]/reg1_1/a_129_n31# dbithigh_0[5]/reg1_1/a_87_n61# 2 8 785 561
p dbithigh_0[5]/reg1_1/a_103_n31# Vdd remainder_1 2 8 801 561
n dbithigh_0[5]/reg1_1/D GND dbithigh_0[5]/reg1_1/a_n5_n61# 2 4 646 531
n inverter1_4/Out dbithigh_0[5]/reg1_1/a_n5_n61# dbithigh_0[5]/reg1_1/a_12_n61# 2 4 663 531
n dbithigh_0[5]/reg1_1/a_12_n61# GND dbithigh_0[5]/reg1_1/a_28_n61# 2 4 679 531
n dbithigh_0[5]/reg1_1/a_28_n61# GND dbithigh_0[5]/reg1_1/a_45_n61# 2 4 696 531
n reset_n dbithigh_0[5]/reg1_1/a_45_n61# dbithigh_0[5]/reg1_1/a_45_n31# 2 4 706 531
n clk dbithigh_0[5]/reg1_1/a_45_n31# dbithigh_0[5]/reg1_1/a_12_n61# 2 4 722 531
n clk dbithigh_0[5]/reg1_1/a_28_n61# dbithigh_0[5]/reg1_1/a_87_n61# 2 4 738 531
n dbithigh_0[5]/reg1_1/a_87_n61# GND dbithigh_0[5]/reg1_1/a_103_n61# 2 4 754 531
n reset_n dbithigh_0[5]/reg1_1/a_103_n61# dbithigh_0[5]/reg1_1/a_103_n31# 2 4 764 531
n dbithigh_0[5]/reg1_1/a_103_n31# GND dbithigh_0[5]/reg1_1/a_129_n61# 2 4 780 531
n inverter1_4/Out dbithigh_0[5]/reg1_1/a_129_n61# dbithigh_0[5]/reg1_1/a_87_n61# 2 4 785 531
n dbithigh_0[5]/reg1_1/a_103_n31# GND remainder_1 2 4 801 531
p shift dbithigh_0[5]/mux1_0/Y dbithigh_0[5]/reg1_1/D 2 8 597 556
p inverter1_3/Out dbithigh_0[6]/reg1_1/D dbithigh_0[5]/reg1_1/D 2 8 613 556
n inverter1_3/Out dbithigh_0[5]/mux1_0/Y dbithigh_0[5]/reg1_1/D 2 4 597 534
n shift dbithigh_0[6]/reg1_1/D dbithigh_0[5]/reg1_1/D 2 4 613 534
p sel_0 GND dbithigh_0[5]/mux1_0/a_n47_36# 2 8 464 561
p inverter1_1/Out remainder_1 dbithigh_0[5]/mux1_0/a_n47_36# 2 8 480 561
p dbithigh_0[5]/mux1_0/a_n47_36# Vdd dbithigh_0[5]/mux1_0/a_n15_36# 2 8 496 561
n inverter1_1/Out GND dbithigh_0[5]/mux1_0/a_n47_36# 2 4 464 534
n sel_0 remainder_1 dbithigh_0[5]/mux1_0/a_n47_36# 2 4 480 534
n dbithigh_0[5]/mux1_0/a_n47_36# GND dbithigh_0[5]/mux1_0/a_n15_36# 2 4 496 534
p dbithigh_0[5]/mux1_0/D1 Vdd dbithigh_0[5]/mux1_0/a_3_36# 2 8 514 561
p sel_1 dbithigh_0[5]/mux1_0/a_n15_36# dbithigh_0[5]/mux1_0/a_22_36# 2 8 533 561
p inverter1_2/Out dbithigh_0[5]/mux1_0/a_3_36# dbithigh_0[5]/mux1_0/a_22_36# 2 8 549 561
p dbithigh_0[5]/mux1_0/a_22_36# Vdd dbithigh_0[5]/mux1_0/Y 2 8 565 561
n dbithigh_0[5]/mux1_0/D1 GND dbithigh_0[5]/mux1_0/a_3_36# 2 4 514 534
n inverter1_2/Out dbithigh_0[5]/mux1_0/a_n15_36# dbithigh_0[5]/mux1_0/a_22_36# 2 4 533 534
n sel_1 dbithigh_0[5]/mux1_0/a_3_36# dbithigh_0[5]/mux1_0/a_22_36# 2 4 549 534
n dbithigh_0[5]/mux1_0/a_22_36# GND dbithigh_0[5]/mux1_0/Y 2 4 565 534
p add_n Vdd dbithigh_0[5]/addsub1_0/a_n102_34# 2 10 193 564
p dbithigh_0[5]/reg1_0/Q add_n dbithigh_0[5]/addsub1_0/a_n80_34# 2 10 215 564
p add_n dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/reg1_0/Q 2 10 237 564
p remainder_1 Vdd dbithigh_0[5]/addsub1_0/a_n39_72# 2 10 256 564
p dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_n39_72# Vdd 2 10 264 564
p dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_n39_72# dbithigh_0[5]/addsub1_0/a_n15_34# 2 10 280 564
p remainder_1 Vdd dbithigh_0[5]/addsub1_0/a_1_72# 2 10 296 564
p dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_1_72# dbithigh_0[5]/addsub1_0/a_n15_34# 2 10 301 564
p dbithigh_0[5]/addsub1_0/a_n15_34# Vdd dbithigh_0[5]/addsub1_0/X 2 10 317 564
p remainder_1 Vdd dbithigh_0[5]/addsub1_0/a_39_72# 2 10 334 564
p dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_39_72# Vdd 2 10 342 564
p dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_39_72# Vdd 2 10 358 564
p dbithigh_0[5]/addsub1_0/a_n15_34# dbithigh_0[5]/addsub1_0/a_39_72# dbithigh_0[5]/addsub1_0/a_83_34# 2 10 378 564
p remainder_1 Vdd dbithigh_0[5]/addsub1_0/a_100_72# 2 10 395 564
p dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_100_72# dbithigh_0[5]/addsub1_0/a_106_72# 2 10 401 564
p dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_106_72# dbithigh_0[5]/addsub1_0/a_83_34# 2 10 407 564
p dbithigh_0[5]/addsub1_0/a_83_34# Vdd dbithigh_0[5]/mux1_0/D1 2 10 426 564
n add_n GND dbithigh_0[5]/addsub1_0/a_n102_34# 2 5 193 526
n dbithigh_0[5]/reg1_0/Q dbithigh_0[5]/addsub1_0/a_n102_34# dbithigh_0[5]/addsub1_0/a_n80_34# 2 5 215 526
n dbithigh_0[5]/addsub1_0/a_n102_34# dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/reg1_0/Q 2 5 237 526
n remainder_1 GND dbithigh_0[5]/addsub1_0/a_n39_34# 2 5 256 526
n dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_n39_34# GND 2 5 264 526
n dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_n39_34# dbithigh_0[5]/addsub1_0/a_n15_34# 2 5 280 526
n remainder_1 GND dbithigh_0[5]/addsub1_0/a_1_34# 2 5 296 526
n dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_1_34# dbithigh_0[5]/addsub1_0/a_n15_34# 2 5 301 526
n dbithigh_0[5]/addsub1_0/a_n15_34# GND dbithigh_0[5]/addsub1_0/X 2 5 317 526
n remainder_1 GND dbithigh_0[5]/addsub1_0/a_39_34# 2 5 334 526
n dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_39_34# GND 2 5 342 526
n dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_39_34# GND 2 5 358 526
n dbithigh_0[5]/addsub1_0/a_n15_34# dbithigh_0[5]/addsub1_0/a_39_34# dbithigh_0[5]/addsub1_0/a_83_34# 2 5 378 526
n remainder_1 GND dbithigh_0[5]/addsub1_0/a_100_34# 2 5 395 526
n dbithigh_0[5]/addsub1_0/a_n80_34# dbithigh_0[5]/addsub1_0/a_100_34# dbithigh_0[5]/addsub1_0/a_106_34# 2 5 401 526
n dbithigh_0[6]/addsub1_0/X dbithigh_0[5]/addsub1_0/a_106_34# dbithigh_0[5]/addsub1_0/a_83_34# 2 5 407 526
n dbithigh_0[5]/addsub1_0/a_83_34# GND dbithigh_0[5]/mux1_0/D1 2 5 426 526
p divisorin_2 Vdd dbithigh_0[5]/reg1_0/a_n5_n61# 2 8 9 561
p and1_0/Y dbithigh_0[5]/reg1_0/a_n5_n61# dbithigh_0[5]/reg1_0/a_12_n61# 2 8 26 561
p dbithigh_0[5]/reg1_0/a_12_n61# Vdd dbithigh_0[5]/reg1_0/a_28_n61# 2 8 42 561
p dbithigh_0[5]/reg1_0/a_28_n61# Vdd dbithigh_0[5]/reg1_0/a_45_n31# 2 8 59 561
p reset_n dbithigh_0[5]/reg1_0/a_45_n31# Vdd 2 8 69 561
p inverter1_0/Out dbithigh_0[5]/reg1_0/a_45_n31# dbithigh_0[5]/reg1_0/a_12_n61# 2 8 85 561
p inverter1_0/Out dbithigh_0[5]/reg1_0/a_28_n61# dbithigh_0[5]/reg1_0/a_87_n61# 2 8 101 561
p dbithigh_0[5]/reg1_0/a_87_n61# Vdd dbithigh_0[5]/reg1_0/a_103_n31# 2 8 117 561
p reset_n dbithigh_0[5]/reg1_0/a_103_n31# Vdd 2 8 127 561
p dbithigh_0[5]/reg1_0/a_103_n31# Vdd dbithigh_0[5]/reg1_0/a_129_n31# 2 8 143 561
p and1_0/Y dbithigh_0[5]/reg1_0/a_129_n31# dbithigh_0[5]/reg1_0/a_87_n61# 2 8 148 561
p dbithigh_0[5]/reg1_0/a_103_n31# Vdd dbithigh_0[5]/reg1_0/Q 2 8 164 561
n divisorin_2 GND dbithigh_0[5]/reg1_0/a_n5_n61# 2 4 9 531
n inverter1_0/Out dbithigh_0[5]/reg1_0/a_n5_n61# dbithigh_0[5]/reg1_0/a_12_n61# 2 4 26 531
n dbithigh_0[5]/reg1_0/a_12_n61# GND dbithigh_0[5]/reg1_0/a_28_n61# 2 4 42 531
n dbithigh_0[5]/reg1_0/a_28_n61# GND dbithigh_0[5]/reg1_0/a_45_n61# 2 4 59 531
n reset_n dbithigh_0[5]/reg1_0/a_45_n61# dbithigh_0[5]/reg1_0/a_45_n31# 2 4 69 531
n and1_0/Y dbithigh_0[5]/reg1_0/a_45_n31# dbithigh_0[5]/reg1_0/a_12_n61# 2 4 85 531
n and1_0/Y dbithigh_0[5]/reg1_0/a_28_n61# dbithigh_0[5]/reg1_0/a_87_n61# 2 4 101 531
n dbithigh_0[5]/reg1_0/a_87_n61# GND dbithigh_0[5]/reg1_0/a_103_n61# 2 4 117 531
n reset_n dbithigh_0[5]/reg1_0/a_103_n61# dbithigh_0[5]/reg1_0/a_103_n31# 2 4 127 531
n dbithigh_0[5]/reg1_0/a_103_n31# GND dbithigh_0[5]/reg1_0/a_129_n61# 2 4 143 531
n inverter1_0/Out dbithigh_0[5]/reg1_0/a_129_n61# dbithigh_0[5]/reg1_0/a_87_n61# 2 4 148 531
n dbithigh_0[5]/reg1_0/a_103_n31# GND dbithigh_0[5]/reg1_0/Q 2 4 164 531
p dbithigh_0[6]/reg1_1/D Vdd dbithigh_0[6]/reg1_1/a_n5_n61# 2 8 646 661
p clk dbithigh_0[6]/reg1_1/a_n5_n61# dbithigh_0[6]/reg1_1/a_12_n61# 2 8 663 661
p dbithigh_0[6]/reg1_1/a_12_n61# Vdd dbithigh_0[6]/reg1_1/a_28_n61# 2 8 679 661
p dbithigh_0[6]/reg1_1/a_28_n61# Vdd dbithigh_0[6]/reg1_1/a_45_n31# 2 8 696 661
p reset_n dbithigh_0[6]/reg1_1/a_45_n31# Vdd 2 8 706 661
p inverter1_4/Out dbithigh_0[6]/reg1_1/a_45_n31# dbithigh_0[6]/reg1_1/a_12_n61# 2 8 722 661
p inverter1_4/Out dbithigh_0[6]/reg1_1/a_28_n61# dbithigh_0[6]/reg1_1/a_87_n61# 2 8 738 661
p dbithigh_0[6]/reg1_1/a_87_n61# Vdd dbithigh_0[6]/reg1_1/a_103_n31# 2 8 754 661
p reset_n dbithigh_0[6]/reg1_1/a_103_n31# Vdd 2 8 764 661
p dbithigh_0[6]/reg1_1/a_103_n31# Vdd dbithigh_0[6]/reg1_1/a_129_n31# 2 8 780 661
p clk dbithigh_0[6]/reg1_1/a_129_n31# dbithigh_0[6]/reg1_1/a_87_n61# 2 8 785 661
p dbithigh_0[6]/reg1_1/a_103_n31# Vdd remainder_0 2 8 801 661
n dbithigh_0[6]/reg1_1/D GND dbithigh_0[6]/reg1_1/a_n5_n61# 2 4 646 631
n inverter1_4/Out dbithigh_0[6]/reg1_1/a_n5_n61# dbithigh_0[6]/reg1_1/a_12_n61# 2 4 663 631
n dbithigh_0[6]/reg1_1/a_12_n61# GND dbithigh_0[6]/reg1_1/a_28_n61# 2 4 679 631
n dbithigh_0[6]/reg1_1/a_28_n61# GND dbithigh_0[6]/reg1_1/a_45_n61# 2 4 696 631
n reset_n dbithigh_0[6]/reg1_1/a_45_n61# dbithigh_0[6]/reg1_1/a_45_n31# 2 4 706 631
n clk dbithigh_0[6]/reg1_1/a_45_n31# dbithigh_0[6]/reg1_1/a_12_n61# 2 4 722 631
n clk dbithigh_0[6]/reg1_1/a_28_n61# dbithigh_0[6]/reg1_1/a_87_n61# 2 4 738 631
n dbithigh_0[6]/reg1_1/a_87_n61# GND dbithigh_0[6]/reg1_1/a_103_n61# 2 4 754 631
n reset_n dbithigh_0[6]/reg1_1/a_103_n61# dbithigh_0[6]/reg1_1/a_103_n31# 2 4 764 631
n dbithigh_0[6]/reg1_1/a_103_n31# GND dbithigh_0[6]/reg1_1/a_129_n61# 2 4 780 631
n inverter1_4/Out dbithigh_0[6]/reg1_1/a_129_n61# dbithigh_0[6]/reg1_1/a_87_n61# 2 4 785 631
n dbithigh_0[6]/reg1_1/a_103_n31# GND remainder_0 2 4 801 631
p shift dbithigh_0[6]/mux1_0/Y dbithigh_0[6]/reg1_1/D 2 8 597 656
p inverter1_3/Out dbithigh_0[7]/reg1_1/D dbithigh_0[6]/reg1_1/D 2 8 613 656
n inverter1_3/Out dbithigh_0[6]/mux1_0/Y dbithigh_0[6]/reg1_1/D 2 4 597 634
n shift dbithigh_0[7]/reg1_1/D dbithigh_0[6]/reg1_1/D 2 4 613 634
p sel_0 GND dbithigh_0[6]/mux1_0/a_n47_36# 2 8 464 661
p inverter1_1/Out remainder_0 dbithigh_0[6]/mux1_0/a_n47_36# 2 8 480 661
p dbithigh_0[6]/mux1_0/a_n47_36# Vdd dbithigh_0[6]/mux1_0/a_n15_36# 2 8 496 661
n inverter1_1/Out GND dbithigh_0[6]/mux1_0/a_n47_36# 2 4 464 634
n sel_0 remainder_0 dbithigh_0[6]/mux1_0/a_n47_36# 2 4 480 634
n dbithigh_0[6]/mux1_0/a_n47_36# GND dbithigh_0[6]/mux1_0/a_n15_36# 2 4 496 634
p dbithigh_0[6]/mux1_0/D1 Vdd dbithigh_0[6]/mux1_0/a_3_36# 2 8 514 661
p sel_1 dbithigh_0[6]/mux1_0/a_n15_36# dbithigh_0[6]/mux1_0/a_22_36# 2 8 533 661
p inverter1_2/Out dbithigh_0[6]/mux1_0/a_3_36# dbithigh_0[6]/mux1_0/a_22_36# 2 8 549 661
p dbithigh_0[6]/mux1_0/a_22_36# Vdd dbithigh_0[6]/mux1_0/Y 2 8 565 661
n dbithigh_0[6]/mux1_0/D1 GND dbithigh_0[6]/mux1_0/a_3_36# 2 4 514 634
n inverter1_2/Out dbithigh_0[6]/mux1_0/a_n15_36# dbithigh_0[6]/mux1_0/a_22_36# 2 4 533 634
n sel_1 dbithigh_0[6]/mux1_0/a_3_36# dbithigh_0[6]/mux1_0/a_22_36# 2 4 549 634
n dbithigh_0[6]/mux1_0/a_22_36# GND dbithigh_0[6]/mux1_0/Y 2 4 565 634
p add_n Vdd dbithigh_0[6]/addsub1_0/a_n102_34# 2 10 193 664
p dbithigh_0[6]/reg1_0/Q add_n dbithigh_0[6]/addsub1_0/a_n80_34# 2 10 215 664
p add_n dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/reg1_0/Q 2 10 237 664
p remainder_0 Vdd dbithigh_0[6]/addsub1_0/a_n39_72# 2 10 256 664
p dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_n39_72# Vdd 2 10 264 664
p dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_n39_72# dbithigh_0[6]/addsub1_0/a_n15_34# 2 10 280 664
p remainder_0 Vdd dbithigh_0[6]/addsub1_0/a_1_72# 2 10 296 664
p dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_1_72# dbithigh_0[6]/addsub1_0/a_n15_34# 2 10 301 664
p dbithigh_0[6]/addsub1_0/a_n15_34# Vdd dbithigh_0[6]/addsub1_0/X 2 10 317 664
p remainder_0 Vdd dbithigh_0[6]/addsub1_0/a_39_72# 2 10 334 664
p dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_39_72# Vdd 2 10 342 664
p dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_39_72# Vdd 2 10 358 664
p dbithigh_0[6]/addsub1_0/a_n15_34# dbithigh_0[6]/addsub1_0/a_39_72# dbithigh_0[6]/addsub1_0/a_83_34# 2 10 378 664
p remainder_0 Vdd dbithigh_0[6]/addsub1_0/a_100_72# 2 10 395 664
p dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_100_72# dbithigh_0[6]/addsub1_0/a_106_72# 2 10 401 664
p dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_106_72# dbithigh_0[6]/addsub1_0/a_83_34# 2 10 407 664
p dbithigh_0[6]/addsub1_0/a_83_34# Vdd dbithigh_0[6]/mux1_0/D1 2 10 426 664
n add_n GND dbithigh_0[6]/addsub1_0/a_n102_34# 2 5 193 626
n dbithigh_0[6]/reg1_0/Q dbithigh_0[6]/addsub1_0/a_n102_34# dbithigh_0[6]/addsub1_0/a_n80_34# 2 5 215 626
n dbithigh_0[6]/addsub1_0/a_n102_34# dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/reg1_0/Q 2 5 237 626
n remainder_0 GND dbithigh_0[6]/addsub1_0/a_n39_34# 2 5 256 626
n dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_n39_34# GND 2 5 264 626
n dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_n39_34# dbithigh_0[6]/addsub1_0/a_n15_34# 2 5 280 626
n remainder_0 GND dbithigh_0[6]/addsub1_0/a_1_34# 2 5 296 626
n dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_1_34# dbithigh_0[6]/addsub1_0/a_n15_34# 2 5 301 626
n dbithigh_0[6]/addsub1_0/a_n15_34# GND dbithigh_0[6]/addsub1_0/X 2 5 317 626
n remainder_0 GND dbithigh_0[6]/addsub1_0/a_39_34# 2 5 334 626
n dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_39_34# GND 2 5 342 626
n dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_39_34# GND 2 5 358 626
n dbithigh_0[6]/addsub1_0/a_n15_34# dbithigh_0[6]/addsub1_0/a_39_34# dbithigh_0[6]/addsub1_0/a_83_34# 2 5 378 626
n remainder_0 GND dbithigh_0[6]/addsub1_0/a_100_34# 2 5 395 626
n dbithigh_0[6]/addsub1_0/a_n80_34# dbithigh_0[6]/addsub1_0/a_100_34# dbithigh_0[6]/addsub1_0/a_106_34# 2 5 401 626
n dbithigh_0[7]/addsub1_0/X dbithigh_0[6]/addsub1_0/a_106_34# dbithigh_0[6]/addsub1_0/a_83_34# 2 5 407 626
n dbithigh_0[6]/addsub1_0/a_83_34# GND dbithigh_0[6]/mux1_0/D1 2 5 426 626
p divisorin_1 Vdd dbithigh_0[6]/reg1_0/a_n5_n61# 2 8 9 661
p and1_0/Y dbithigh_0[6]/reg1_0/a_n5_n61# dbithigh_0[6]/reg1_0/a_12_n61# 2 8 26 661
p dbithigh_0[6]/reg1_0/a_12_n61# Vdd dbithigh_0[6]/reg1_0/a_28_n61# 2 8 42 661
p dbithigh_0[6]/reg1_0/a_28_n61# Vdd dbithigh_0[6]/reg1_0/a_45_n31# 2 8 59 661
p reset_n dbithigh_0[6]/reg1_0/a_45_n31# Vdd 2 8 69 661
p inverter1_0/Out dbithigh_0[6]/reg1_0/a_45_n31# dbithigh_0[6]/reg1_0/a_12_n61# 2 8 85 661
p inverter1_0/Out dbithigh_0[6]/reg1_0/a_28_n61# dbithigh_0[6]/reg1_0/a_87_n61# 2 8 101 661
p dbithigh_0[6]/reg1_0/a_87_n61# Vdd dbithigh_0[6]/reg1_0/a_103_n31# 2 8 117 661
p reset_n dbithigh_0[6]/reg1_0/a_103_n31# Vdd 2 8 127 661
p dbithigh_0[6]/reg1_0/a_103_n31# Vdd dbithigh_0[6]/reg1_0/a_129_n31# 2 8 143 661
p and1_0/Y dbithigh_0[6]/reg1_0/a_129_n31# dbithigh_0[6]/reg1_0/a_87_n61# 2 8 148 661
p dbithigh_0[6]/reg1_0/a_103_n31# Vdd dbithigh_0[6]/reg1_0/Q 2 8 164 661
n divisorin_1 GND dbithigh_0[6]/reg1_0/a_n5_n61# 2 4 9 631
n inverter1_0/Out dbithigh_0[6]/reg1_0/a_n5_n61# dbithigh_0[6]/reg1_0/a_12_n61# 2 4 26 631
n dbithigh_0[6]/reg1_0/a_12_n61# GND dbithigh_0[6]/reg1_0/a_28_n61# 2 4 42 631
n dbithigh_0[6]/reg1_0/a_28_n61# GND dbithigh_0[6]/reg1_0/a_45_n61# 2 4 59 631
n reset_n dbithigh_0[6]/reg1_0/a_45_n61# dbithigh_0[6]/reg1_0/a_45_n31# 2 4 69 631
n and1_0/Y dbithigh_0[6]/reg1_0/a_45_n31# dbithigh_0[6]/reg1_0/a_12_n61# 2 4 85 631
n and1_0/Y dbithigh_0[6]/reg1_0/a_28_n61# dbithigh_0[6]/reg1_0/a_87_n61# 2 4 101 631
n dbithigh_0[6]/reg1_0/a_87_n61# GND dbithigh_0[6]/reg1_0/a_103_n61# 2 4 117 631
n reset_n dbithigh_0[6]/reg1_0/a_103_n61# dbithigh_0[6]/reg1_0/a_103_n31# 2 4 127 631
n dbithigh_0[6]/reg1_0/a_103_n31# GND dbithigh_0[6]/reg1_0/a_129_n61# 2 4 143 631
n inverter1_0/Out dbithigh_0[6]/reg1_0/a_129_n61# dbithigh_0[6]/reg1_0/a_87_n61# 2 4 148 631
n dbithigh_0[6]/reg1_0/a_103_n31# GND dbithigh_0[6]/reg1_0/Q 2 4 164 631
p dbithigh_0[7]/reg1_1/D Vdd dbithigh_0[7]/reg1_1/a_n5_n61# 2 8 646 761
p clk dbithigh_0[7]/reg1_1/a_n5_n61# dbithigh_0[7]/reg1_1/a_12_n61# 2 8 663 761
p dbithigh_0[7]/reg1_1/a_12_n61# Vdd dbithigh_0[7]/reg1_1/a_28_n61# 2 8 679 761
p dbithigh_0[7]/reg1_1/a_28_n61# Vdd dbithigh_0[7]/reg1_1/a_45_n31# 2 8 696 761
p reset_n dbithigh_0[7]/reg1_1/a_45_n31# Vdd 2 8 706 761
p inverter1_4/Out dbithigh_0[7]/reg1_1/a_45_n31# dbithigh_0[7]/reg1_1/a_12_n61# 2 8 722 761
p inverter1_4/Out dbithigh_0[7]/reg1_1/a_28_n61# dbithigh_0[7]/reg1_1/a_87_n61# 2 8 738 761
p dbithigh_0[7]/reg1_1/a_87_n61# Vdd dbithigh_0[7]/reg1_1/a_103_n31# 2 8 754 761
p reset_n dbithigh_0[7]/reg1_1/a_103_n31# Vdd 2 8 764 761
p dbithigh_0[7]/reg1_1/a_103_n31# Vdd dbithigh_0[7]/reg1_1/a_129_n31# 2 8 780 761
p clk dbithigh_0[7]/reg1_1/a_129_n31# dbithigh_0[7]/reg1_1/a_87_n61# 2 8 785 761
p dbithigh_0[7]/reg1_1/a_103_n31# Vdd dbithigh_0[7]/reg1_1/Q 2 8 801 761
n dbithigh_0[7]/reg1_1/D GND dbithigh_0[7]/reg1_1/a_n5_n61# 2 4 646 731
n inverter1_4/Out dbithigh_0[7]/reg1_1/a_n5_n61# dbithigh_0[7]/reg1_1/a_12_n61# 2 4 663 731
n dbithigh_0[7]/reg1_1/a_12_n61# GND dbithigh_0[7]/reg1_1/a_28_n61# 2 4 679 731
n dbithigh_0[7]/reg1_1/a_28_n61# GND dbithigh_0[7]/reg1_1/a_45_n61# 2 4 696 731
n reset_n dbithigh_0[7]/reg1_1/a_45_n61# dbithigh_0[7]/reg1_1/a_45_n31# 2 4 706 731
n clk dbithigh_0[7]/reg1_1/a_45_n31# dbithigh_0[7]/reg1_1/a_12_n61# 2 4 722 731
n clk dbithigh_0[7]/reg1_1/a_28_n61# dbithigh_0[7]/reg1_1/a_87_n61# 2 4 738 731
n dbithigh_0[7]/reg1_1/a_87_n61# GND dbithigh_0[7]/reg1_1/a_103_n61# 2 4 754 731
n reset_n dbithigh_0[7]/reg1_1/a_103_n61# dbithigh_0[7]/reg1_1/a_103_n31# 2 4 764 731
n dbithigh_0[7]/reg1_1/a_103_n31# GND dbithigh_0[7]/reg1_1/a_129_n61# 2 4 780 731
n inverter1_4/Out dbithigh_0[7]/reg1_1/a_129_n61# dbithigh_0[7]/reg1_1/a_87_n61# 2 4 785 731
n dbithigh_0[7]/reg1_1/a_103_n31# GND dbithigh_0[7]/reg1_1/Q 2 4 801 731
p shift dbithigh_0[7]/mux1_0/Y dbithigh_0[7]/reg1_1/D 2 8 597 756
p inverter1_3/Out dbitlow_0[0]/reg1_0/D dbithigh_0[7]/reg1_1/D 2 8 613 756
n inverter1_3/Out dbithigh_0[7]/mux1_0/Y dbithigh_0[7]/reg1_1/D 2 4 597 734
n shift dbitlow_0[0]/reg1_0/D dbithigh_0[7]/reg1_1/D 2 4 613 734
p sel_0 GND dbithigh_0[7]/mux1_0/a_n47_36# 2 8 464 761
p inverter1_1/Out dbithigh_0[7]/reg1_1/Q dbithigh_0[7]/mux1_0/a_n47_36# 2 8 480 761
p dbithigh_0[7]/mux1_0/a_n47_36# Vdd dbithigh_0[7]/mux1_0/a_n15_36# 2 8 496 761
n inverter1_1/Out GND dbithigh_0[7]/mux1_0/a_n47_36# 2 4 464 734
n sel_0 dbithigh_0[7]/reg1_1/Q dbithigh_0[7]/mux1_0/a_n47_36# 2 4 480 734
n dbithigh_0[7]/mux1_0/a_n47_36# GND dbithigh_0[7]/mux1_0/a_n15_36# 2 4 496 734
p dbithigh_0[7]/mux1_0/D1 Vdd dbithigh_0[7]/mux1_0/a_3_36# 2 8 514 761
p sel_1 dbithigh_0[7]/mux1_0/a_n15_36# dbithigh_0[7]/mux1_0/a_22_36# 2 8 533 761
p inverter1_2/Out dbithigh_0[7]/mux1_0/a_3_36# dbithigh_0[7]/mux1_0/a_22_36# 2 8 549 761
p dbithigh_0[7]/mux1_0/a_22_36# Vdd dbithigh_0[7]/mux1_0/Y 2 8 565 761
n dbithigh_0[7]/mux1_0/D1 GND dbithigh_0[7]/mux1_0/a_3_36# 2 4 514 734
n inverter1_2/Out dbithigh_0[7]/mux1_0/a_n15_36# dbithigh_0[7]/mux1_0/a_22_36# 2 4 533 734
n sel_1 dbithigh_0[7]/mux1_0/a_3_36# dbithigh_0[7]/mux1_0/a_22_36# 2 4 549 734
n dbithigh_0[7]/mux1_0/a_22_36# GND dbithigh_0[7]/mux1_0/Y 2 4 565 734
p add_n Vdd dbithigh_0[7]/addsub1_0/a_n102_34# 2 10 193 764
p dbithigh_0[7]/reg1_0/Q add_n dbithigh_0[7]/addsub1_0/a_n80_34# 2 10 215 764
p add_n dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/reg1_0/Q 2 10 237 764
p dbithigh_0[7]/reg1_1/Q Vdd dbithigh_0[7]/addsub1_0/a_n39_72# 2 10 256 764
p dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_n39_72# Vdd 2 10 264 764
p add_n dbithigh_0[7]/addsub1_0/a_n39_72# dbithigh_0[7]/addsub1_0/a_n15_34# 2 10 280 764
p dbithigh_0[7]/reg1_1/Q Vdd dbithigh_0[7]/addsub1_0/a_1_72# 2 10 296 764
p dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_1_72# dbithigh_0[7]/addsub1_0/a_n15_34# 2 10 301 764
p dbithigh_0[7]/addsub1_0/a_n15_34# Vdd dbithigh_0[7]/addsub1_0/X 2 10 317 764
p dbithigh_0[7]/reg1_1/Q Vdd dbithigh_0[7]/addsub1_0/a_39_72# 2 10 334 764
p dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_39_72# Vdd 2 10 342 764
p add_n dbithigh_0[7]/addsub1_0/a_39_72# Vdd 2 10 358 764
p dbithigh_0[7]/addsub1_0/a_n15_34# dbithigh_0[7]/addsub1_0/a_39_72# dbithigh_0[7]/addsub1_0/a_83_34# 2 10 378 764
p dbithigh_0[7]/reg1_1/Q Vdd dbithigh_0[7]/addsub1_0/a_100_72# 2 10 395 764
p dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_100_72# dbithigh_0[7]/addsub1_0/a_106_72# 2 10 401 764
p add_n dbithigh_0[7]/addsub1_0/a_106_72# dbithigh_0[7]/addsub1_0/a_83_34# 2 10 407 764
p dbithigh_0[7]/addsub1_0/a_83_34# Vdd dbithigh_0[7]/mux1_0/D1 2 10 426 764
n add_n GND dbithigh_0[7]/addsub1_0/a_n102_34# 2 5 193 726
n dbithigh_0[7]/reg1_0/Q dbithigh_0[7]/addsub1_0/a_n102_34# dbithigh_0[7]/addsub1_0/a_n80_34# 2 5 215 726
n dbithigh_0[7]/addsub1_0/a_n102_34# dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/reg1_0/Q 2 5 237 726
n dbithigh_0[7]/reg1_1/Q GND dbithigh_0[7]/addsub1_0/a_n39_34# 2 5 256 726
n dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_n39_34# GND 2 5 264 726
n add_n dbithigh_0[7]/addsub1_0/a_n39_34# dbithigh_0[7]/addsub1_0/a_n15_34# 2 5 280 726
n dbithigh_0[7]/reg1_1/Q GND dbithigh_0[7]/addsub1_0/a_1_34# 2 5 296 726
n dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_1_34# dbithigh_0[7]/addsub1_0/a_n15_34# 2 5 301 726
n dbithigh_0[7]/addsub1_0/a_n15_34# GND dbithigh_0[7]/addsub1_0/X 2 5 317 726
n dbithigh_0[7]/reg1_1/Q GND dbithigh_0[7]/addsub1_0/a_39_34# 2 5 334 726
n dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_39_34# GND 2 5 342 726
n add_n dbithigh_0[7]/addsub1_0/a_39_34# GND 2 5 358 726
n dbithigh_0[7]/addsub1_0/a_n15_34# dbithigh_0[7]/addsub1_0/a_39_34# dbithigh_0[7]/addsub1_0/a_83_34# 2 5 378 726
n dbithigh_0[7]/reg1_1/Q GND dbithigh_0[7]/addsub1_0/a_100_34# 2 5 395 726
n dbithigh_0[7]/addsub1_0/a_n80_34# dbithigh_0[7]/addsub1_0/a_100_34# dbithigh_0[7]/addsub1_0/a_106_34# 2 5 401 726
n add_n dbithigh_0[7]/addsub1_0/a_106_34# dbithigh_0[7]/addsub1_0/a_83_34# 2 5 407 726
n dbithigh_0[7]/addsub1_0/a_83_34# GND dbithigh_0[7]/mux1_0/D1 2 5 426 726
p divisorin_0 Vdd dbithigh_0[7]/reg1_0/a_n5_n61# 2 8 9 761
p and1_0/Y dbithigh_0[7]/reg1_0/a_n5_n61# dbithigh_0[7]/reg1_0/a_12_n61# 2 8 26 761
p dbithigh_0[7]/reg1_0/a_12_n61# Vdd dbithigh_0[7]/reg1_0/a_28_n61# 2 8 42 761
p dbithigh_0[7]/reg1_0/a_28_n61# Vdd dbithigh_0[7]/reg1_0/a_45_n31# 2 8 59 761
p reset_n dbithigh_0[7]/reg1_0/a_45_n31# Vdd 2 8 69 761
p inverter1_0/Out dbithigh_0[7]/reg1_0/a_45_n31# dbithigh_0[7]/reg1_0/a_12_n61# 2 8 85 761
p inverter1_0/Out dbithigh_0[7]/reg1_0/a_28_n61# dbithigh_0[7]/reg1_0/a_87_n61# 2 8 101 761
p dbithigh_0[7]/reg1_0/a_87_n61# Vdd dbithigh_0[7]/reg1_0/a_103_n31# 2 8 117 761
p reset_n dbithigh_0[7]/reg1_0/a_103_n31# Vdd 2 8 127 761
p dbithigh_0[7]/reg1_0/a_103_n31# Vdd dbithigh_0[7]/reg1_0/a_129_n31# 2 8 143 761
p and1_0/Y dbithigh_0[7]/reg1_0/a_129_n31# dbithigh_0[7]/reg1_0/a_87_n61# 2 8 148 761
p dbithigh_0[7]/reg1_0/a_103_n31# Vdd dbithigh_0[7]/reg1_0/Q 2 8 164 761
n divisorin_0 GND dbithigh_0[7]/reg1_0/a_n5_n61# 2 4 9 731
n inverter1_0/Out dbithigh_0[7]/reg1_0/a_n5_n61# dbithigh_0[7]/reg1_0/a_12_n61# 2 4 26 731
n dbithigh_0[7]/reg1_0/a_12_n61# GND dbithigh_0[7]/reg1_0/a_28_n61# 2 4 42 731
n dbithigh_0[7]/reg1_0/a_28_n61# GND dbithigh_0[7]/reg1_0/a_45_n61# 2 4 59 731
n reset_n dbithigh_0[7]/reg1_0/a_45_n61# dbithigh_0[7]/reg1_0/a_45_n31# 2 4 69 731
n and1_0/Y dbithigh_0[7]/reg1_0/a_45_n31# dbithigh_0[7]/reg1_0/a_12_n61# 2 4 85 731
n and1_0/Y dbithigh_0[7]/reg1_0/a_28_n61# dbithigh_0[7]/reg1_0/a_87_n61# 2 4 101 731
n dbithigh_0[7]/reg1_0/a_87_n61# GND dbithigh_0[7]/reg1_0/a_103_n61# 2 4 117 731
n reset_n dbithigh_0[7]/reg1_0/a_103_n61# dbithigh_0[7]/reg1_0/a_103_n31# 2 4 127 731
n dbithigh_0[7]/reg1_0/a_103_n31# GND dbithigh_0[7]/reg1_0/a_129_n61# 2 4 143 731
n inverter1_0/Out dbithigh_0[7]/reg1_0/a_129_n61# dbithigh_0[7]/reg1_0/a_87_n61# 2 4 148 731
n dbithigh_0[7]/reg1_0/a_103_n31# GND dbithigh_0[7]/reg1_0/Q 2 4 164 731
p dbitlow_0[0]/reg1_0/D Vdd dbitlow_0[0]/reg1_0/a_n5_n61# 2 8 646 861
p clk dbitlow_0[0]/reg1_0/a_n5_n61# dbitlow_0[0]/reg1_0/a_12_n61# 2 8 663 861
p dbitlow_0[0]/reg1_0/a_12_n61# Vdd dbitlow_0[0]/reg1_0/a_28_n61# 2 8 679 861
p dbitlow_0[0]/reg1_0/a_28_n61# Vdd dbitlow_0[0]/reg1_0/a_45_n31# 2 8 696 861
p reset_n dbitlow_0[0]/reg1_0/a_45_n31# Vdd 2 8 706 861
p inverter1_4/Out dbitlow_0[0]/reg1_0/a_45_n31# dbitlow_0[0]/reg1_0/a_12_n61# 2 8 722 861
p inverter1_4/Out dbitlow_0[0]/reg1_0/a_28_n61# dbitlow_0[0]/reg1_0/a_87_n61# 2 8 738 861
p dbitlow_0[0]/reg1_0/a_87_n61# Vdd dbitlow_0[0]/reg1_0/a_103_n31# 2 8 754 861
p reset_n dbitlow_0[0]/reg1_0/a_103_n31# Vdd 2 8 764 861
p dbitlow_0[0]/reg1_0/a_103_n31# Vdd dbitlow_0[0]/reg1_0/a_129_n31# 2 8 780 861
p clk dbitlow_0[0]/reg1_0/a_129_n31# dbitlow_0[0]/reg1_0/a_87_n61# 2 8 785 861
p dbitlow_0[0]/reg1_0/a_103_n31# Vdd quotient_7 2 8 801 861
n dbitlow_0[0]/reg1_0/D GND dbitlow_0[0]/reg1_0/a_n5_n61# 2 4 646 831
n inverter1_4/Out dbitlow_0[0]/reg1_0/a_n5_n61# dbitlow_0[0]/reg1_0/a_12_n61# 2 4 663 831
n dbitlow_0[0]/reg1_0/a_12_n61# GND dbitlow_0[0]/reg1_0/a_28_n61# 2 4 679 831
n dbitlow_0[0]/reg1_0/a_28_n61# GND dbitlow_0[0]/reg1_0/a_45_n61# 2 4 696 831
n reset_n dbitlow_0[0]/reg1_0/a_45_n61# dbitlow_0[0]/reg1_0/a_45_n31# 2 4 706 831
n clk dbitlow_0[0]/reg1_0/a_45_n31# dbitlow_0[0]/reg1_0/a_12_n61# 2 4 722 831
n clk dbitlow_0[0]/reg1_0/a_28_n61# dbitlow_0[0]/reg1_0/a_87_n61# 2 4 738 831
n dbitlow_0[0]/reg1_0/a_87_n61# GND dbitlow_0[0]/reg1_0/a_103_n61# 2 4 754 831
n reset_n dbitlow_0[0]/reg1_0/a_103_n61# dbitlow_0[0]/reg1_0/a_103_n31# 2 4 764 831
n dbitlow_0[0]/reg1_0/a_103_n31# GND dbitlow_0[0]/reg1_0/a_129_n61# 2 4 780 831
n inverter1_4/Out dbitlow_0[0]/reg1_0/a_129_n61# dbitlow_0[0]/reg1_0/a_87_n61# 2 4 785 831
n dbitlow_0[0]/reg1_0/a_103_n31# GND quotient_7 2 4 801 831
p shift dbitlow_0[0]/mux1_0/Y dbitlow_0[0]/reg1_0/D 2 8 597 856
p inverter1_3/Out dbitlow_0[1]/reg1_0/D dbitlow_0[0]/reg1_0/D 2 8 613 856
n inverter1_3/Out dbitlow_0[0]/mux1_0/Y dbitlow_0[0]/reg1_0/D 2 4 597 834
n shift dbitlow_0[1]/reg1_0/D dbitlow_0[0]/reg1_0/D 2 4 613 834
p sel_0 dividendin_7 dbitlow_0[0]/mux1_0/a_n47_36# 2 8 464 861
p inverter1_1/Out quotient_7 dbitlow_0[0]/mux1_0/a_n47_36# 2 8 480 861
p dbitlow_0[0]/mux1_0/a_n47_36# Vdd dbitlow_0[0]/mux1_0/a_n15_36# 2 8 496 861
n inverter1_1/Out dividendin_7 dbitlow_0[0]/mux1_0/a_n47_36# 2 4 464 834
n sel_0 quotient_7 dbitlow_0[0]/mux1_0/a_n47_36# 2 4 480 834
n dbitlow_0[0]/mux1_0/a_n47_36# GND dbitlow_0[0]/mux1_0/a_n15_36# 2 4 496 834
p quotient_7 Vdd dbitlow_0[0]/mux1_0/a_3_36# 2 8 514 861
p sel_1 dbitlow_0[0]/mux1_0/a_n15_36# dbitlow_0[0]/mux1_0/a_22_36# 2 8 533 861
p inverter1_2/Out dbitlow_0[0]/mux1_0/a_3_36# dbitlow_0[0]/mux1_0/a_22_36# 2 8 549 861
p dbitlow_0[0]/mux1_0/a_22_36# Vdd dbitlow_0[0]/mux1_0/Y 2 8 565 861
n quotient_7 GND dbitlow_0[0]/mux1_0/a_3_36# 2 4 514 834
n inverter1_2/Out dbitlow_0[0]/mux1_0/a_n15_36# dbitlow_0[0]/mux1_0/a_22_36# 2 4 533 834
n sel_1 dbitlow_0[0]/mux1_0/a_3_36# dbitlow_0[0]/mux1_0/a_22_36# 2 4 549 834
n dbitlow_0[0]/mux1_0/a_22_36# GND dbitlow_0[0]/mux1_0/Y 2 4 565 834
p dbitlow_0[1]/reg1_0/D Vdd dbitlow_0[1]/reg1_0/a_n5_n61# 2 8 646 961
p clk dbitlow_0[1]/reg1_0/a_n5_n61# dbitlow_0[1]/reg1_0/a_12_n61# 2 8 663 961
p dbitlow_0[1]/reg1_0/a_12_n61# Vdd dbitlow_0[1]/reg1_0/a_28_n61# 2 8 679 961
p dbitlow_0[1]/reg1_0/a_28_n61# Vdd dbitlow_0[1]/reg1_0/a_45_n31# 2 8 696 961
p reset_n dbitlow_0[1]/reg1_0/a_45_n31# Vdd 2 8 706 961
p inverter1_4/Out dbitlow_0[1]/reg1_0/a_45_n31# dbitlow_0[1]/reg1_0/a_12_n61# 2 8 722 961
p inverter1_4/Out dbitlow_0[1]/reg1_0/a_28_n61# dbitlow_0[1]/reg1_0/a_87_n61# 2 8 738 961
p dbitlow_0[1]/reg1_0/a_87_n61# Vdd dbitlow_0[1]/reg1_0/a_103_n31# 2 8 754 961
p reset_n dbitlow_0[1]/reg1_0/a_103_n31# Vdd 2 8 764 961
p dbitlow_0[1]/reg1_0/a_103_n31# Vdd dbitlow_0[1]/reg1_0/a_129_n31# 2 8 780 961
p clk dbitlow_0[1]/reg1_0/a_129_n31# dbitlow_0[1]/reg1_0/a_87_n61# 2 8 785 961
p dbitlow_0[1]/reg1_0/a_103_n31# Vdd quotient_6 2 8 801 961
n dbitlow_0[1]/reg1_0/D GND dbitlow_0[1]/reg1_0/a_n5_n61# 2 4 646 931
n inverter1_4/Out dbitlow_0[1]/reg1_0/a_n5_n61# dbitlow_0[1]/reg1_0/a_12_n61# 2 4 663 931
n dbitlow_0[1]/reg1_0/a_12_n61# GND dbitlow_0[1]/reg1_0/a_28_n61# 2 4 679 931
n dbitlow_0[1]/reg1_0/a_28_n61# GND dbitlow_0[1]/reg1_0/a_45_n61# 2 4 696 931
n reset_n dbitlow_0[1]/reg1_0/a_45_n61# dbitlow_0[1]/reg1_0/a_45_n31# 2 4 706 931
n clk dbitlow_0[1]/reg1_0/a_45_n31# dbitlow_0[1]/reg1_0/a_12_n61# 2 4 722 931
n clk dbitlow_0[1]/reg1_0/a_28_n61# dbitlow_0[1]/reg1_0/a_87_n61# 2 4 738 931
n dbitlow_0[1]/reg1_0/a_87_n61# GND dbitlow_0[1]/reg1_0/a_103_n61# 2 4 754 931
n reset_n dbitlow_0[1]/reg1_0/a_103_n61# dbitlow_0[1]/reg1_0/a_103_n31# 2 4 764 931
n dbitlow_0[1]/reg1_0/a_103_n31# GND dbitlow_0[1]/reg1_0/a_129_n61# 2 4 780 931
n inverter1_4/Out dbitlow_0[1]/reg1_0/a_129_n61# dbitlow_0[1]/reg1_0/a_87_n61# 2 4 785 931
n dbitlow_0[1]/reg1_0/a_103_n31# GND quotient_6 2 4 801 931
p shift dbitlow_0[1]/mux1_0/Y dbitlow_0[1]/reg1_0/D 2 8 597 956
p inverter1_3/Out dbitlow_0[2]/reg1_0/D dbitlow_0[1]/reg1_0/D 2 8 613 956
n inverter1_3/Out dbitlow_0[1]/mux1_0/Y dbitlow_0[1]/reg1_0/D 2 4 597 934
n shift dbitlow_0[2]/reg1_0/D dbitlow_0[1]/reg1_0/D 2 4 613 934
p sel_0 dividendin_6 dbitlow_0[1]/mux1_0/a_n47_36# 2 8 464 961
p inverter1_1/Out quotient_6 dbitlow_0[1]/mux1_0/a_n47_36# 2 8 480 961
p dbitlow_0[1]/mux1_0/a_n47_36# Vdd dbitlow_0[1]/mux1_0/a_n15_36# 2 8 496 961
n inverter1_1/Out dividendin_6 dbitlow_0[1]/mux1_0/a_n47_36# 2 4 464 934
n sel_0 quotient_6 dbitlow_0[1]/mux1_0/a_n47_36# 2 4 480 934
n dbitlow_0[1]/mux1_0/a_n47_36# GND dbitlow_0[1]/mux1_0/a_n15_36# 2 4 496 934
p quotient_6 Vdd dbitlow_0[1]/mux1_0/a_3_36# 2 8 514 961
p sel_1 dbitlow_0[1]/mux1_0/a_n15_36# dbitlow_0[1]/mux1_0/a_22_36# 2 8 533 961
p inverter1_2/Out dbitlow_0[1]/mux1_0/a_3_36# dbitlow_0[1]/mux1_0/a_22_36# 2 8 549 961
p dbitlow_0[1]/mux1_0/a_22_36# Vdd dbitlow_0[1]/mux1_0/Y 2 8 565 961
n quotient_6 GND dbitlow_0[1]/mux1_0/a_3_36# 2 4 514 934
n inverter1_2/Out dbitlow_0[1]/mux1_0/a_n15_36# dbitlow_0[1]/mux1_0/a_22_36# 2 4 533 934
n sel_1 dbitlow_0[1]/mux1_0/a_3_36# dbitlow_0[1]/mux1_0/a_22_36# 2 4 549 934
n dbitlow_0[1]/mux1_0/a_22_36# GND dbitlow_0[1]/mux1_0/Y 2 4 565 934
p dbitlow_0[2]/reg1_0/D Vdd dbitlow_0[2]/reg1_0/a_n5_n61# 2 8 646 1061
p clk dbitlow_0[2]/reg1_0/a_n5_n61# dbitlow_0[2]/reg1_0/a_12_n61# 2 8 663 1061
p dbitlow_0[2]/reg1_0/a_12_n61# Vdd dbitlow_0[2]/reg1_0/a_28_n61# 2 8 679 1061
p dbitlow_0[2]/reg1_0/a_28_n61# Vdd dbitlow_0[2]/reg1_0/a_45_n31# 2 8 696 1061
p reset_n dbitlow_0[2]/reg1_0/a_45_n31# Vdd 2 8 706 1061
p inverter1_4/Out dbitlow_0[2]/reg1_0/a_45_n31# dbitlow_0[2]/reg1_0/a_12_n61# 2 8 722 1061
p inverter1_4/Out dbitlow_0[2]/reg1_0/a_28_n61# dbitlow_0[2]/reg1_0/a_87_n61# 2 8 738 1061
p dbitlow_0[2]/reg1_0/a_87_n61# Vdd dbitlow_0[2]/reg1_0/a_103_n31# 2 8 754 1061
p reset_n dbitlow_0[2]/reg1_0/a_103_n31# Vdd 2 8 764 1061
p dbitlow_0[2]/reg1_0/a_103_n31# Vdd dbitlow_0[2]/reg1_0/a_129_n31# 2 8 780 1061
p clk dbitlow_0[2]/reg1_0/a_129_n31# dbitlow_0[2]/reg1_0/a_87_n61# 2 8 785 1061
p dbitlow_0[2]/reg1_0/a_103_n31# Vdd quotient_5 2 8 801 1061
n dbitlow_0[2]/reg1_0/D GND dbitlow_0[2]/reg1_0/a_n5_n61# 2 4 646 1031
n inverter1_4/Out dbitlow_0[2]/reg1_0/a_n5_n61# dbitlow_0[2]/reg1_0/a_12_n61# 2 4 663 1031
n dbitlow_0[2]/reg1_0/a_12_n61# GND dbitlow_0[2]/reg1_0/a_28_n61# 2 4 679 1031
n dbitlow_0[2]/reg1_0/a_28_n61# GND dbitlow_0[2]/reg1_0/a_45_n61# 2 4 696 1031
n reset_n dbitlow_0[2]/reg1_0/a_45_n61# dbitlow_0[2]/reg1_0/a_45_n31# 2 4 706 1031
n clk dbitlow_0[2]/reg1_0/a_45_n31# dbitlow_0[2]/reg1_0/a_12_n61# 2 4 722 1031
n clk dbitlow_0[2]/reg1_0/a_28_n61# dbitlow_0[2]/reg1_0/a_87_n61# 2 4 738 1031
n dbitlow_0[2]/reg1_0/a_87_n61# GND dbitlow_0[2]/reg1_0/a_103_n61# 2 4 754 1031
n reset_n dbitlow_0[2]/reg1_0/a_103_n61# dbitlow_0[2]/reg1_0/a_103_n31# 2 4 764 1031
n dbitlow_0[2]/reg1_0/a_103_n31# GND dbitlow_0[2]/reg1_0/a_129_n61# 2 4 780 1031
n inverter1_4/Out dbitlow_0[2]/reg1_0/a_129_n61# dbitlow_0[2]/reg1_0/a_87_n61# 2 4 785 1031
n dbitlow_0[2]/reg1_0/a_103_n31# GND quotient_5 2 4 801 1031
p shift dbitlow_0[2]/mux1_0/Y dbitlow_0[2]/reg1_0/D 2 8 597 1056
p inverter1_3/Out dbitlow_0[3]/reg1_0/D dbitlow_0[2]/reg1_0/D 2 8 613 1056
n inverter1_3/Out dbitlow_0[2]/mux1_0/Y dbitlow_0[2]/reg1_0/D 2 4 597 1034
n shift dbitlow_0[3]/reg1_0/D dbitlow_0[2]/reg1_0/D 2 4 613 1034
p sel_0 dividendin_5 dbitlow_0[2]/mux1_0/a_n47_36# 2 8 464 1061
p inverter1_1/Out quotient_5 dbitlow_0[2]/mux1_0/a_n47_36# 2 8 480 1061
p dbitlow_0[2]/mux1_0/a_n47_36# Vdd dbitlow_0[2]/mux1_0/a_n15_36# 2 8 496 1061
n inverter1_1/Out dividendin_5 dbitlow_0[2]/mux1_0/a_n47_36# 2 4 464 1034
n sel_0 quotient_5 dbitlow_0[2]/mux1_0/a_n47_36# 2 4 480 1034
n dbitlow_0[2]/mux1_0/a_n47_36# GND dbitlow_0[2]/mux1_0/a_n15_36# 2 4 496 1034
p quotient_5 Vdd dbitlow_0[2]/mux1_0/a_3_36# 2 8 514 1061
p sel_1 dbitlow_0[2]/mux1_0/a_n15_36# dbitlow_0[2]/mux1_0/a_22_36# 2 8 533 1061
p inverter1_2/Out dbitlow_0[2]/mux1_0/a_3_36# dbitlow_0[2]/mux1_0/a_22_36# 2 8 549 1061
p dbitlow_0[2]/mux1_0/a_22_36# Vdd dbitlow_0[2]/mux1_0/Y 2 8 565 1061
n quotient_5 GND dbitlow_0[2]/mux1_0/a_3_36# 2 4 514 1034
n inverter1_2/Out dbitlow_0[2]/mux1_0/a_n15_36# dbitlow_0[2]/mux1_0/a_22_36# 2 4 533 1034
n sel_1 dbitlow_0[2]/mux1_0/a_3_36# dbitlow_0[2]/mux1_0/a_22_36# 2 4 549 1034
n dbitlow_0[2]/mux1_0/a_22_36# GND dbitlow_0[2]/mux1_0/Y 2 4 565 1034
p dbitlow_0[3]/reg1_0/D Vdd dbitlow_0[3]/reg1_0/a_n5_n61# 2 8 646 1161
p clk dbitlow_0[3]/reg1_0/a_n5_n61# dbitlow_0[3]/reg1_0/a_12_n61# 2 8 663 1161
p dbitlow_0[3]/reg1_0/a_12_n61# Vdd dbitlow_0[3]/reg1_0/a_28_n61# 2 8 679 1161
p dbitlow_0[3]/reg1_0/a_28_n61# Vdd dbitlow_0[3]/reg1_0/a_45_n31# 2 8 696 1161
p reset_n dbitlow_0[3]/reg1_0/a_45_n31# Vdd 2 8 706 1161
p inverter1_4/Out dbitlow_0[3]/reg1_0/a_45_n31# dbitlow_0[3]/reg1_0/a_12_n61# 2 8 722 1161
p inverter1_4/Out dbitlow_0[3]/reg1_0/a_28_n61# dbitlow_0[3]/reg1_0/a_87_n61# 2 8 738 1161
p dbitlow_0[3]/reg1_0/a_87_n61# Vdd dbitlow_0[3]/reg1_0/a_103_n31# 2 8 754 1161
p reset_n dbitlow_0[3]/reg1_0/a_103_n31# Vdd 2 8 764 1161
p dbitlow_0[3]/reg1_0/a_103_n31# Vdd dbitlow_0[3]/reg1_0/a_129_n31# 2 8 780 1161
p clk dbitlow_0[3]/reg1_0/a_129_n31# dbitlow_0[3]/reg1_0/a_87_n61# 2 8 785 1161
p dbitlow_0[3]/reg1_0/a_103_n31# Vdd quotient_4 2 8 801 1161
n dbitlow_0[3]/reg1_0/D GND dbitlow_0[3]/reg1_0/a_n5_n61# 2 4 646 1131
n inverter1_4/Out dbitlow_0[3]/reg1_0/a_n5_n61# dbitlow_0[3]/reg1_0/a_12_n61# 2 4 663 1131
n dbitlow_0[3]/reg1_0/a_12_n61# GND dbitlow_0[3]/reg1_0/a_28_n61# 2 4 679 1131
n dbitlow_0[3]/reg1_0/a_28_n61# GND dbitlow_0[3]/reg1_0/a_45_n61# 2 4 696 1131
n reset_n dbitlow_0[3]/reg1_0/a_45_n61# dbitlow_0[3]/reg1_0/a_45_n31# 2 4 706 1131
n clk dbitlow_0[3]/reg1_0/a_45_n31# dbitlow_0[3]/reg1_0/a_12_n61# 2 4 722 1131
n clk dbitlow_0[3]/reg1_0/a_28_n61# dbitlow_0[3]/reg1_0/a_87_n61# 2 4 738 1131
n dbitlow_0[3]/reg1_0/a_87_n61# GND dbitlow_0[3]/reg1_0/a_103_n61# 2 4 754 1131
n reset_n dbitlow_0[3]/reg1_0/a_103_n61# dbitlow_0[3]/reg1_0/a_103_n31# 2 4 764 1131
n dbitlow_0[3]/reg1_0/a_103_n31# GND dbitlow_0[3]/reg1_0/a_129_n61# 2 4 780 1131
n inverter1_4/Out dbitlow_0[3]/reg1_0/a_129_n61# dbitlow_0[3]/reg1_0/a_87_n61# 2 4 785 1131
n dbitlow_0[3]/reg1_0/a_103_n31# GND quotient_4 2 4 801 1131
p shift dbitlow_0[3]/mux1_0/Y dbitlow_0[3]/reg1_0/D 2 8 597 1156
p inverter1_3/Out dbitlow_0[4]/reg1_0/D dbitlow_0[3]/reg1_0/D 2 8 613 1156
n inverter1_3/Out dbitlow_0[3]/mux1_0/Y dbitlow_0[3]/reg1_0/D 2 4 597 1134
n shift dbitlow_0[4]/reg1_0/D dbitlow_0[3]/reg1_0/D 2 4 613 1134
p sel_0 dividendin_4 dbitlow_0[3]/mux1_0/a_n47_36# 2 8 464 1161
p inverter1_1/Out quotient_4 dbitlow_0[3]/mux1_0/a_n47_36# 2 8 480 1161
p dbitlow_0[3]/mux1_0/a_n47_36# Vdd dbitlow_0[3]/mux1_0/a_n15_36# 2 8 496 1161
n inverter1_1/Out dividendin_4 dbitlow_0[3]/mux1_0/a_n47_36# 2 4 464 1134
n sel_0 quotient_4 dbitlow_0[3]/mux1_0/a_n47_36# 2 4 480 1134
n dbitlow_0[3]/mux1_0/a_n47_36# GND dbitlow_0[3]/mux1_0/a_n15_36# 2 4 496 1134
p quotient_4 Vdd dbitlow_0[3]/mux1_0/a_3_36# 2 8 514 1161
p sel_1 dbitlow_0[3]/mux1_0/a_n15_36# dbitlow_0[3]/mux1_0/a_22_36# 2 8 533 1161
p inverter1_2/Out dbitlow_0[3]/mux1_0/a_3_36# dbitlow_0[3]/mux1_0/a_22_36# 2 8 549 1161
p dbitlow_0[3]/mux1_0/a_22_36# Vdd dbitlow_0[3]/mux1_0/Y 2 8 565 1161
n quotient_4 GND dbitlow_0[3]/mux1_0/a_3_36# 2 4 514 1134
n inverter1_2/Out dbitlow_0[3]/mux1_0/a_n15_36# dbitlow_0[3]/mux1_0/a_22_36# 2 4 533 1134
n sel_1 dbitlow_0[3]/mux1_0/a_3_36# dbitlow_0[3]/mux1_0/a_22_36# 2 4 549 1134
n dbitlow_0[3]/mux1_0/a_22_36# GND dbitlow_0[3]/mux1_0/Y 2 4 565 1134
p dbitlow_0[4]/reg1_0/D Vdd dbitlow_0[4]/reg1_0/a_n5_n61# 2 8 646 1261
p clk dbitlow_0[4]/reg1_0/a_n5_n61# dbitlow_0[4]/reg1_0/a_12_n61# 2 8 663 1261
p dbitlow_0[4]/reg1_0/a_12_n61# Vdd dbitlow_0[4]/reg1_0/a_28_n61# 2 8 679 1261
p dbitlow_0[4]/reg1_0/a_28_n61# Vdd dbitlow_0[4]/reg1_0/a_45_n31# 2 8 696 1261
p reset_n dbitlow_0[4]/reg1_0/a_45_n31# Vdd 2 8 706 1261
p inverter1_4/Out dbitlow_0[4]/reg1_0/a_45_n31# dbitlow_0[4]/reg1_0/a_12_n61# 2 8 722 1261
p inverter1_4/Out dbitlow_0[4]/reg1_0/a_28_n61# dbitlow_0[4]/reg1_0/a_87_n61# 2 8 738 1261
p dbitlow_0[4]/reg1_0/a_87_n61# Vdd dbitlow_0[4]/reg1_0/a_103_n31# 2 8 754 1261
p reset_n dbitlow_0[4]/reg1_0/a_103_n31# Vdd 2 8 764 1261
p dbitlow_0[4]/reg1_0/a_103_n31# Vdd dbitlow_0[4]/reg1_0/a_129_n31# 2 8 780 1261
p clk dbitlow_0[4]/reg1_0/a_129_n31# dbitlow_0[4]/reg1_0/a_87_n61# 2 8 785 1261
p dbitlow_0[4]/reg1_0/a_103_n31# Vdd quotient_3 2 8 801 1261
n dbitlow_0[4]/reg1_0/D GND dbitlow_0[4]/reg1_0/a_n5_n61# 2 4 646 1231
n inverter1_4/Out dbitlow_0[4]/reg1_0/a_n5_n61# dbitlow_0[4]/reg1_0/a_12_n61# 2 4 663 1231
n dbitlow_0[4]/reg1_0/a_12_n61# GND dbitlow_0[4]/reg1_0/a_28_n61# 2 4 679 1231
n dbitlow_0[4]/reg1_0/a_28_n61# GND dbitlow_0[4]/reg1_0/a_45_n61# 2 4 696 1231
n reset_n dbitlow_0[4]/reg1_0/a_45_n61# dbitlow_0[4]/reg1_0/a_45_n31# 2 4 706 1231
n clk dbitlow_0[4]/reg1_0/a_45_n31# dbitlow_0[4]/reg1_0/a_12_n61# 2 4 722 1231
n clk dbitlow_0[4]/reg1_0/a_28_n61# dbitlow_0[4]/reg1_0/a_87_n61# 2 4 738 1231
n dbitlow_0[4]/reg1_0/a_87_n61# GND dbitlow_0[4]/reg1_0/a_103_n61# 2 4 754 1231
n reset_n dbitlow_0[4]/reg1_0/a_103_n61# dbitlow_0[4]/reg1_0/a_103_n31# 2 4 764 1231
n dbitlow_0[4]/reg1_0/a_103_n31# GND dbitlow_0[4]/reg1_0/a_129_n61# 2 4 780 1231
n inverter1_4/Out dbitlow_0[4]/reg1_0/a_129_n61# dbitlow_0[4]/reg1_0/a_87_n61# 2 4 785 1231
n dbitlow_0[4]/reg1_0/a_103_n31# GND quotient_3 2 4 801 1231
p shift dbitlow_0[4]/mux1_0/Y dbitlow_0[4]/reg1_0/D 2 8 597 1256
p inverter1_3/Out dbitlow_0[5]/reg1_0/D dbitlow_0[4]/reg1_0/D 2 8 613 1256
n inverter1_3/Out dbitlow_0[4]/mux1_0/Y dbitlow_0[4]/reg1_0/D 2 4 597 1234
n shift dbitlow_0[5]/reg1_0/D dbitlow_0[4]/reg1_0/D 2 4 613 1234
p sel_0 dividendin_3 dbitlow_0[4]/mux1_0/a_n47_36# 2 8 464 1261
p inverter1_1/Out quotient_3 dbitlow_0[4]/mux1_0/a_n47_36# 2 8 480 1261
p dbitlow_0[4]/mux1_0/a_n47_36# Vdd dbitlow_0[4]/mux1_0/a_n15_36# 2 8 496 1261
n inverter1_1/Out dividendin_3 dbitlow_0[4]/mux1_0/a_n47_36# 2 4 464 1234
n sel_0 quotient_3 dbitlow_0[4]/mux1_0/a_n47_36# 2 4 480 1234
n dbitlow_0[4]/mux1_0/a_n47_36# GND dbitlow_0[4]/mux1_0/a_n15_36# 2 4 496 1234
p quotient_3 Vdd dbitlow_0[4]/mux1_0/a_3_36# 2 8 514 1261
p sel_1 dbitlow_0[4]/mux1_0/a_n15_36# dbitlow_0[4]/mux1_0/a_22_36# 2 8 533 1261
p inverter1_2/Out dbitlow_0[4]/mux1_0/a_3_36# dbitlow_0[4]/mux1_0/a_22_36# 2 8 549 1261
p dbitlow_0[4]/mux1_0/a_22_36# Vdd dbitlow_0[4]/mux1_0/Y 2 8 565 1261
n quotient_3 GND dbitlow_0[4]/mux1_0/a_3_36# 2 4 514 1234
n inverter1_2/Out dbitlow_0[4]/mux1_0/a_n15_36# dbitlow_0[4]/mux1_0/a_22_36# 2 4 533 1234
n sel_1 dbitlow_0[4]/mux1_0/a_3_36# dbitlow_0[4]/mux1_0/a_22_36# 2 4 549 1234
n dbitlow_0[4]/mux1_0/a_22_36# GND dbitlow_0[4]/mux1_0/Y 2 4 565 1234
p dbitlow_0[5]/reg1_0/D Vdd dbitlow_0[5]/reg1_0/a_n5_n61# 2 8 646 1361
p clk dbitlow_0[5]/reg1_0/a_n5_n61# dbitlow_0[5]/reg1_0/a_12_n61# 2 8 663 1361
p dbitlow_0[5]/reg1_0/a_12_n61# Vdd dbitlow_0[5]/reg1_0/a_28_n61# 2 8 679 1361
p dbitlow_0[5]/reg1_0/a_28_n61# Vdd dbitlow_0[5]/reg1_0/a_45_n31# 2 8 696 1361
p reset_n dbitlow_0[5]/reg1_0/a_45_n31# Vdd 2 8 706 1361
p inverter1_4/Out dbitlow_0[5]/reg1_0/a_45_n31# dbitlow_0[5]/reg1_0/a_12_n61# 2 8 722 1361
p inverter1_4/Out dbitlow_0[5]/reg1_0/a_28_n61# dbitlow_0[5]/reg1_0/a_87_n61# 2 8 738 1361
p dbitlow_0[5]/reg1_0/a_87_n61# Vdd dbitlow_0[5]/reg1_0/a_103_n31# 2 8 754 1361
p reset_n dbitlow_0[5]/reg1_0/a_103_n31# Vdd 2 8 764 1361
p dbitlow_0[5]/reg1_0/a_103_n31# Vdd dbitlow_0[5]/reg1_0/a_129_n31# 2 8 780 1361
p clk dbitlow_0[5]/reg1_0/a_129_n31# dbitlow_0[5]/reg1_0/a_87_n61# 2 8 785 1361
p dbitlow_0[5]/reg1_0/a_103_n31# Vdd quotient_2 2 8 801 1361
n dbitlow_0[5]/reg1_0/D GND dbitlow_0[5]/reg1_0/a_n5_n61# 2 4 646 1331
n inverter1_4/Out dbitlow_0[5]/reg1_0/a_n5_n61# dbitlow_0[5]/reg1_0/a_12_n61# 2 4 663 1331
n dbitlow_0[5]/reg1_0/a_12_n61# GND dbitlow_0[5]/reg1_0/a_28_n61# 2 4 679 1331
n dbitlow_0[5]/reg1_0/a_28_n61# GND dbitlow_0[5]/reg1_0/a_45_n61# 2 4 696 1331
n reset_n dbitlow_0[5]/reg1_0/a_45_n61# dbitlow_0[5]/reg1_0/a_45_n31# 2 4 706 1331
n clk dbitlow_0[5]/reg1_0/a_45_n31# dbitlow_0[5]/reg1_0/a_12_n61# 2 4 722 1331
n clk dbitlow_0[5]/reg1_0/a_28_n61# dbitlow_0[5]/reg1_0/a_87_n61# 2 4 738 1331
n dbitlow_0[5]/reg1_0/a_87_n61# GND dbitlow_0[5]/reg1_0/a_103_n61# 2 4 754 1331
n reset_n dbitlow_0[5]/reg1_0/a_103_n61# dbitlow_0[5]/reg1_0/a_103_n31# 2 4 764 1331
n dbitlow_0[5]/reg1_0/a_103_n31# GND dbitlow_0[5]/reg1_0/a_129_n61# 2 4 780 1331
n inverter1_4/Out dbitlow_0[5]/reg1_0/a_129_n61# dbitlow_0[5]/reg1_0/a_87_n61# 2 4 785 1331
n dbitlow_0[5]/reg1_0/a_103_n31# GND quotient_2 2 4 801 1331
p shift dbitlow_0[5]/mux1_0/Y dbitlow_0[5]/reg1_0/D 2 8 597 1356
p inverter1_3/Out dbitlow_0[6]/reg1_0/D dbitlow_0[5]/reg1_0/D 2 8 613 1356
n inverter1_3/Out dbitlow_0[5]/mux1_0/Y dbitlow_0[5]/reg1_0/D 2 4 597 1334
n shift dbitlow_0[6]/reg1_0/D dbitlow_0[5]/reg1_0/D 2 4 613 1334
p sel_0 dividendin_2 dbitlow_0[5]/mux1_0/a_n47_36# 2 8 464 1361
p inverter1_1/Out quotient_2 dbitlow_0[5]/mux1_0/a_n47_36# 2 8 480 1361
p dbitlow_0[5]/mux1_0/a_n47_36# Vdd dbitlow_0[5]/mux1_0/a_n15_36# 2 8 496 1361
n inverter1_1/Out dividendin_2 dbitlow_0[5]/mux1_0/a_n47_36# 2 4 464 1334
n sel_0 quotient_2 dbitlow_0[5]/mux1_0/a_n47_36# 2 4 480 1334
n dbitlow_0[5]/mux1_0/a_n47_36# GND dbitlow_0[5]/mux1_0/a_n15_36# 2 4 496 1334
p quotient_2 Vdd dbitlow_0[5]/mux1_0/a_3_36# 2 8 514 1361
p sel_1 dbitlow_0[5]/mux1_0/a_n15_36# dbitlow_0[5]/mux1_0/a_22_36# 2 8 533 1361
p inverter1_2/Out dbitlow_0[5]/mux1_0/a_3_36# dbitlow_0[5]/mux1_0/a_22_36# 2 8 549 1361
p dbitlow_0[5]/mux1_0/a_22_36# Vdd dbitlow_0[5]/mux1_0/Y 2 8 565 1361
n quotient_2 GND dbitlow_0[5]/mux1_0/a_3_36# 2 4 514 1334
n inverter1_2/Out dbitlow_0[5]/mux1_0/a_n15_36# dbitlow_0[5]/mux1_0/a_22_36# 2 4 533 1334
n sel_1 dbitlow_0[5]/mux1_0/a_3_36# dbitlow_0[5]/mux1_0/a_22_36# 2 4 549 1334
n dbitlow_0[5]/mux1_0/a_22_36# GND dbitlow_0[5]/mux1_0/Y 2 4 565 1334
p dbitlow_0[6]/reg1_0/D Vdd dbitlow_0[6]/reg1_0/a_n5_n61# 2 8 646 1461
p clk dbitlow_0[6]/reg1_0/a_n5_n61# dbitlow_0[6]/reg1_0/a_12_n61# 2 8 663 1461
p dbitlow_0[6]/reg1_0/a_12_n61# Vdd dbitlow_0[6]/reg1_0/a_28_n61# 2 8 679 1461
p dbitlow_0[6]/reg1_0/a_28_n61# Vdd dbitlow_0[6]/reg1_0/a_45_n31# 2 8 696 1461
p reset_n dbitlow_0[6]/reg1_0/a_45_n31# Vdd 2 8 706 1461
p inverter1_4/Out dbitlow_0[6]/reg1_0/a_45_n31# dbitlow_0[6]/reg1_0/a_12_n61# 2 8 722 1461
p inverter1_4/Out dbitlow_0[6]/reg1_0/a_28_n61# dbitlow_0[6]/reg1_0/a_87_n61# 2 8 738 1461
p dbitlow_0[6]/reg1_0/a_87_n61# Vdd dbitlow_0[6]/reg1_0/a_103_n31# 2 8 754 1461
p reset_n dbitlow_0[6]/reg1_0/a_103_n31# Vdd 2 8 764 1461
p dbitlow_0[6]/reg1_0/a_103_n31# Vdd dbitlow_0[6]/reg1_0/a_129_n31# 2 8 780 1461
p clk dbitlow_0[6]/reg1_0/a_129_n31# dbitlow_0[6]/reg1_0/a_87_n61# 2 8 785 1461
p dbitlow_0[6]/reg1_0/a_103_n31# Vdd quotient_1 2 8 801 1461
n dbitlow_0[6]/reg1_0/D GND dbitlow_0[6]/reg1_0/a_n5_n61# 2 4 646 1431
n inverter1_4/Out dbitlow_0[6]/reg1_0/a_n5_n61# dbitlow_0[6]/reg1_0/a_12_n61# 2 4 663 1431
n dbitlow_0[6]/reg1_0/a_12_n61# GND dbitlow_0[6]/reg1_0/a_28_n61# 2 4 679 1431
n dbitlow_0[6]/reg1_0/a_28_n61# GND dbitlow_0[6]/reg1_0/a_45_n61# 2 4 696 1431
n reset_n dbitlow_0[6]/reg1_0/a_45_n61# dbitlow_0[6]/reg1_0/a_45_n31# 2 4 706 1431
n clk dbitlow_0[6]/reg1_0/a_45_n31# dbitlow_0[6]/reg1_0/a_12_n61# 2 4 722 1431
n clk dbitlow_0[6]/reg1_0/a_28_n61# dbitlow_0[6]/reg1_0/a_87_n61# 2 4 738 1431
n dbitlow_0[6]/reg1_0/a_87_n61# GND dbitlow_0[6]/reg1_0/a_103_n61# 2 4 754 1431
n reset_n dbitlow_0[6]/reg1_0/a_103_n61# dbitlow_0[6]/reg1_0/a_103_n31# 2 4 764 1431
n dbitlow_0[6]/reg1_0/a_103_n31# GND dbitlow_0[6]/reg1_0/a_129_n61# 2 4 780 1431
n inverter1_4/Out dbitlow_0[6]/reg1_0/a_129_n61# dbitlow_0[6]/reg1_0/a_87_n61# 2 4 785 1431
n dbitlow_0[6]/reg1_0/a_103_n31# GND quotient_1 2 4 801 1431
p shift dbitlow_0[6]/mux1_0/Y dbitlow_0[6]/reg1_0/D 2 8 597 1456
p inverter1_3/Out dbitlow_0[7]/reg1_0/D dbitlow_0[6]/reg1_0/D 2 8 613 1456
n inverter1_3/Out dbitlow_0[6]/mux1_0/Y dbitlow_0[6]/reg1_0/D 2 4 597 1434
n shift dbitlow_0[7]/reg1_0/D dbitlow_0[6]/reg1_0/D 2 4 613 1434
p sel_0 dividendin_1 dbitlow_0[6]/mux1_0/a_n47_36# 2 8 464 1461
p inverter1_1/Out quotient_1 dbitlow_0[6]/mux1_0/a_n47_36# 2 8 480 1461
p dbitlow_0[6]/mux1_0/a_n47_36# Vdd dbitlow_0[6]/mux1_0/a_n15_36# 2 8 496 1461
n inverter1_1/Out dividendin_1 dbitlow_0[6]/mux1_0/a_n47_36# 2 4 464 1434
n sel_0 quotient_1 dbitlow_0[6]/mux1_0/a_n47_36# 2 4 480 1434
n dbitlow_0[6]/mux1_0/a_n47_36# GND dbitlow_0[6]/mux1_0/a_n15_36# 2 4 496 1434
p quotient_1 Vdd dbitlow_0[6]/mux1_0/a_3_36# 2 8 514 1461
p sel_1 dbitlow_0[6]/mux1_0/a_n15_36# dbitlow_0[6]/mux1_0/a_22_36# 2 8 533 1461
p inverter1_2/Out dbitlow_0[6]/mux1_0/a_3_36# dbitlow_0[6]/mux1_0/a_22_36# 2 8 549 1461
p dbitlow_0[6]/mux1_0/a_22_36# Vdd dbitlow_0[6]/mux1_0/Y 2 8 565 1461
n quotient_1 GND dbitlow_0[6]/mux1_0/a_3_36# 2 4 514 1434
n inverter1_2/Out dbitlow_0[6]/mux1_0/a_n15_36# dbitlow_0[6]/mux1_0/a_22_36# 2 4 533 1434
n sel_1 dbitlow_0[6]/mux1_0/a_3_36# dbitlow_0[6]/mux1_0/a_22_36# 2 4 549 1434
n dbitlow_0[6]/mux1_0/a_22_36# GND dbitlow_0[6]/mux1_0/Y 2 4 565 1434
p dbitlow_0[7]/reg1_0/D Vdd dbitlow_0[7]/reg1_0/a_n5_n61# 2 8 646 1561
p clk dbitlow_0[7]/reg1_0/a_n5_n61# dbitlow_0[7]/reg1_0/a_12_n61# 2 8 663 1561
p dbitlow_0[7]/reg1_0/a_12_n61# Vdd dbitlow_0[7]/reg1_0/a_28_n61# 2 8 679 1561
p dbitlow_0[7]/reg1_0/a_28_n61# Vdd dbitlow_0[7]/reg1_0/a_45_n31# 2 8 696 1561
p reset_n dbitlow_0[7]/reg1_0/a_45_n31# Vdd 2 8 706 1561
p inverter1_4/Out dbitlow_0[7]/reg1_0/a_45_n31# dbitlow_0[7]/reg1_0/a_12_n61# 2 8 722 1561
p inverter1_4/Out dbitlow_0[7]/reg1_0/a_28_n61# dbitlow_0[7]/reg1_0/a_87_n61# 2 8 738 1561
p dbitlow_0[7]/reg1_0/a_87_n61# Vdd dbitlow_0[7]/reg1_0/a_103_n31# 2 8 754 1561
p reset_n dbitlow_0[7]/reg1_0/a_103_n31# Vdd 2 8 764 1561
p dbitlow_0[7]/reg1_0/a_103_n31# Vdd dbitlow_0[7]/reg1_0/a_129_n31# 2 8 780 1561
p clk dbitlow_0[7]/reg1_0/a_129_n31# dbitlow_0[7]/reg1_0/a_87_n61# 2 8 785 1561
p dbitlow_0[7]/reg1_0/a_103_n31# Vdd quotient_0 2 8 801 1561
n dbitlow_0[7]/reg1_0/D GND dbitlow_0[7]/reg1_0/a_n5_n61# 2 4 646 1531
n inverter1_4/Out dbitlow_0[7]/reg1_0/a_n5_n61# dbitlow_0[7]/reg1_0/a_12_n61# 2 4 663 1531
n dbitlow_0[7]/reg1_0/a_12_n61# GND dbitlow_0[7]/reg1_0/a_28_n61# 2 4 679 1531
n dbitlow_0[7]/reg1_0/a_28_n61# GND dbitlow_0[7]/reg1_0/a_45_n61# 2 4 696 1531
n reset_n dbitlow_0[7]/reg1_0/a_45_n61# dbitlow_0[7]/reg1_0/a_45_n31# 2 4 706 1531
n clk dbitlow_0[7]/reg1_0/a_45_n31# dbitlow_0[7]/reg1_0/a_12_n61# 2 4 722 1531
n clk dbitlow_0[7]/reg1_0/a_28_n61# dbitlow_0[7]/reg1_0/a_87_n61# 2 4 738 1531
n dbitlow_0[7]/reg1_0/a_87_n61# GND dbitlow_0[7]/reg1_0/a_103_n61# 2 4 754 1531
n reset_n dbitlow_0[7]/reg1_0/a_103_n61# dbitlow_0[7]/reg1_0/a_103_n31# 2 4 764 1531
n dbitlow_0[7]/reg1_0/a_103_n31# GND dbitlow_0[7]/reg1_0/a_129_n61# 2 4 780 1531
n inverter1_4/Out dbitlow_0[7]/reg1_0/a_129_n61# dbitlow_0[7]/reg1_0/a_87_n61# 2 4 785 1531
n dbitlow_0[7]/reg1_0/a_103_n31# GND quotient_0 2 4 801 1531
p shift dbitlow_0[7]/mux1_0/Y dbitlow_0[7]/reg1_0/D 2 8 597 1556
p inverter1_3/Out inbit dbitlow_0[7]/reg1_0/D 2 8 613 1556
n inverter1_3/Out dbitlow_0[7]/mux1_0/Y dbitlow_0[7]/reg1_0/D 2 4 597 1534
n shift inbit dbitlow_0[7]/reg1_0/D 2 4 613 1534
p sel_0 dividendin_0 dbitlow_0[7]/mux1_0/a_n47_36# 2 8 464 1561
p inverter1_1/Out quotient_0 dbitlow_0[7]/mux1_0/a_n47_36# 2 8 480 1561
p dbitlow_0[7]/mux1_0/a_n47_36# Vdd dbitlow_0[7]/mux1_0/a_n15_36# 2 8 496 1561
n inverter1_1/Out dividendin_0 dbitlow_0[7]/mux1_0/a_n47_36# 2 4 464 1534
n sel_0 quotient_0 dbitlow_0[7]/mux1_0/a_n47_36# 2 4 480 1534
n dbitlow_0[7]/mux1_0/a_n47_36# GND dbitlow_0[7]/mux1_0/a_n15_36# 2 4 496 1534
p quotient_0 Vdd dbitlow_0[7]/mux1_0/a_3_36# 2 8 514 1561
p sel_1 dbitlow_0[7]/mux1_0/a_n15_36# dbitlow_0[7]/mux1_0/a_22_36# 2 8 533 1561
p inverter1_2/Out dbitlow_0[7]/mux1_0/a_3_36# dbitlow_0[7]/mux1_0/a_22_36# 2 8 549 1561
p dbitlow_0[7]/mux1_0/a_22_36# Vdd dbitlow_0[7]/mux1_0/Y 2 8 565 1561
n quotient_0 GND dbitlow_0[7]/mux1_0/a_3_36# 2 4 514 1534
n inverter1_2/Out dbitlow_0[7]/mux1_0/a_n15_36# dbitlow_0[7]/mux1_0/a_22_36# 2 4 533 1534
n sel_1 dbitlow_0[7]/mux1_0/a_3_36# dbitlow_0[7]/mux1_0/a_22_36# 2 4 549 1534
n dbitlow_0[7]/mux1_0/a_22_36# GND dbitlow_0[7]/mux1_0/Y 2 4 565 1534
p and1_0/Y Vdd inverter1_0/Out 2 8 105 853
n and1_0/Y GND inverter1_0/Out 2 4 105 839
p clk Vdd and1_0/a_11_19# 2 8 13 858
p load and1_0/a_11_19# Vdd 2 8 21 858
p and1_0/a_11_19# Vdd and1_0/Y 2 8 37 858
n clk GND and1_0/a_11_n6# 2 4 13 833
n load and1_0/a_11_n6# and1_0/a_11_19# 2 4 21 833
n and1_0/a_11_19# GND and1_0/Y 2 4 37 833
p clk Vdd inverter1_4/Out 2 8 663 1653
n clk GND inverter1_4/Out 2 4 663 1639
p shift Vdd inverter1_3/Out 2 8 597 1653
n shift GND inverter1_3/Out 2 4 597 1639
p sel_1 Vdd inverter1_2/Out 2 8 533 1653
n sel_1 GND inverter1_2/Out 2 4 533 1639
p sel_0 Vdd inverter1_1/Out 2 8 464 1653
n sel_0 GND inverter1_1/Out 2 4 464 1639
C dbithigh_0[4]/mux1_0/w_n54_52# dbithigh_0[4]/mux1_0/a_n47_36# 7.4
C dbithigh_0[2]/addsub1_0/a_n80_34# GND 31.0
C sel_0 dbitlow_0[0]/mux1_0/w_n54_52# 6.7
C dbithigh_0[7]/reg1_1/D Vdd 5.2
C remainder_3 Vdd 17.7
C dbitlow_0[5]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[3]/reg1_0/a_103_n31# GND 10.7
C dbitlow_0[5]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_12_n61# 7.9
C dbitlow_0[5]/mux1_0/w_n54_28# dbitlow_0[5]/mux1_0/a_3_36# 3.2
C dbithigh_0[6]/mux1_0/w_n54_28# dbithigh_0[6]/mux1_0/D1 5.2
C dbithigh_0[4]/reg1_1/a_45_n31# GND 3.8
C dbithigh_0[0]/mux1_0/w_n54_52# dbithigh_0[0]/mux1_0/a_22_36# 9.3
C inverter1_2/Out dbitlow_0[0]/mux1_0/w_n54_28# 7.0
C dbithigh_0[5]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[3]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[4]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[4]/addsub1_0/X GND 30.4
C quotient_5 dbitlow_0[2]/mux1_0/w_n54_28# 7.4
C dbithigh_0[6]/reg1_1/a_n5_n61# GND 3.6
C dbithigh_0[3]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C dbitlow_0[6]/reg1_0/a_28_n61# GND 7.7
C dbitlow_0[5]/reg1_0/w_n12_n45# dbitlow_0[5]/reg1_0/D 4.2
C dbithigh_0[5]/reg1_0/Q Vdd 7.3
C divisorin_5 GND 4.8
C dbitlow_0[3]/reg1_0/a_45_n31# GND 3.8
C dbitlow_0[7]/reg1_0/D Vdd 5.2
C sel_0 dbitlow_0[5]/mux1_0/w_n54_28# 7.0
C dbitlow_0[5]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[3]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[0]/addsub1_0/a_n80_34# Vdd 28.5
C sel_1 dbitlow_0[6]/mux1_0/w_n54_52# 7.0
C dbitlow_0[1]/reg1_0/a_12_n61# GND 10.1
C remainder_2 GND 31.7
C remainder_3 dbithigh_0[3]/mux1_0/w_n54_28# 2.3
C dbithigh_0[2]/reg1_0/w_n12_n45# reset_n 7.3
C dbitlow_0[1]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[7]/reg1_1/a_28_n61# dbithigh_0[7]/reg1_1/w_n12_n45# 10.3
C dbithigh_0[1]/addsub1_0/a_39_34# GND 4.7
C dbithigh_0[6]/reg1_1/a_103_n31# dbithigh_0[6]/reg1_1/w_n12_n45# 14.2
C dbitlow_0[3]/mux1_0/w_n54_28# dbitlow_0[3]/mux1_0/a_3_36# 3.2
C dbitlow_0[5]/mux1_0/w_n54_28# GND 17.7
C dbithigh_0[6]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[6]/mux1_0/w_n54_28# sel_1 8.6
C dbitlow_0[5]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[4]/addsub1_0/a_n102_34# GND 9.4
C inverter1_4/Out dbitlow_0[7]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[2]/addsub1_0/X Vdd 19.4
C quotient_7 dbitlow_0[0]/mux1_0/w_n54_52# 7.6
C clk dbitlow_0[0]/reg1_0/w_n12_n45# 4.6
C dbithigh_0[1]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[6]/mux1_0/w_n54_28# dbithigh_0[6]/mux1_0/a_n47_36# 9.8
C dbithigh_0[0]/mux1_0/w_n54_52# dbithigh_0[0]/mux1_0/a_n15_36# 2.8
C dbitlow_0[3]/reg1_0/w_n12_n45# dbitlow_0[3]/reg1_0/D 4.2
C dbitlow_0[2]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[6]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[6]/reg1_0/Q GND 10.6
C dbithigh_0[1]/reg1_1/D dbithigh_0[1]/reg1_1/w_n12_n45# 4.2
C dbitlow_0[1]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[7]/addsub1_0/a_n39_72# Vdd 2.9
C dbitlow_0[3]/reg1_0/D Vdd 5.2
C sel_0 dbitlow_0[1]/mux1_0/w_n54_28# 7.0
C dbithigh_0[7]/mux1_0/w_n54_52# sel_0 6.7
C dbithigh_0[2]/mux1_0/w_n54_28# dbithigh_0[2]/mux1_0/a_22_36# 7.9
C dbithigh_0[2]/mux1_0/w_n54_52# dbithigh_0[2]/mux1_0/a_3_36# 3.9
C dbithigh_0[1]/addsub1_0/a_n80_34# GND 31.0
C clk dbitlow_0[6]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[4]/mux1_0/w_n54_52# 9.3
C sel_1 dbitlow_0[2]/mux1_0/w_n54_52# 7.0
C dbithigh_0[6]/reg1_1/D Vdd 5.2
C remainder_4 Vdd 17.7
C dbithigh_0[2]/reg1_0/a_103_n31# GND 10.7
C dbitlow_0[1]/mux1_0/w_n54_28# GND 17.7
C dbitlow_0[1]/mux1_0/w_n54_28# dbitlow_0[1]/mux1_0/a_3_36# 3.2
C dbithigh_0[3]/reg1_1/a_45_n31# GND 3.8
C dbithigh_0[4]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[7]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[7]/mux1_0/w_n54_52# dbithigh_0[7]/mux1_0/a_22_36# 9.3
C dbithigh_0[2]/reg1_1/a_103_n31# GND 10.7
C inverter1_4/Out dbitlow_0[3]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[3]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[3]/addsub1_0/X GND 30.4
C dbithigh_0[3]/mux1_0/w_n54_52# dbithigh_0[3]/mux1_0/D1 6.2
C dbithigh_0[5]/reg1_1/a_n5_n61# GND 3.6
C dbithigh_0[2]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C inverter1_4/Out Vdd 12.2
C dbithigh_0[4]/reg1_0/Q Vdd 7.3
C divisorin_6 GND 4.8
C dbitlow_0[1]/reg1_0/w_n12_n45# dbitlow_0[1]/reg1_0/D 4.2
C dbitlow_0[0]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[7]/addsub1_0/a_n15_34# Vdd 16.2
C inverter1_4/Out quotient_0 3.4
C dbitlow_0[7]/mux1_0/w_n54_52# Vdd 18.0
C dbitlow_0[0]/reg1_0/a_12_n61# GND 10.1
C dbitlow_0[0]/reg1_0/D Vdd 5.2
C dbithigh_0[2]/reg1_0/a_28_n61# GND 7.7
C sel_1 dbitlow_0[7]/mux1_0/w_n54_28# 8.6
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_103_n31# 14.2
C clk dbitlow_0[2]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[0]/mux1_0/w_n54_52# 9.3
C dbithigh_0[6]/reg1_1/w_n12_n45# dbithigh_0[6]/reg1_1/a_45_n31# 5.0
C dbithigh_0[1]/reg1_0/w_n12_n45# reset_n 7.3
C dbithigh_0[7]/reg1_1/D GND 12.2
C remainder_3 GND 31.7
C dbithigh_0[0]/addsub1_0/a_39_34# GND 4.7
C quotient_0 dbitlow_0[7]/mux1_0/w_n54_52# 7.6
C dbithigh_0[5]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_87_n61# 8.2
C dbithigh_0[5]/mux1_0/w_n54_28# sel_1 8.6
C dbithigh_0[3]/addsub1_0/a_n102_34# GND 9.4
C dbithigh_0[7]/reg1_1/a_n5_n61# dbithigh_0[7]/reg1_1/w_n12_n45# 4.4
C dbithigh_0[1]/addsub1_0/X Vdd 19.4
C dbithigh_0[2]/mux1_0/w_n54_28# dbithigh_0[2]/mux1_0/a_n15_36# 4.5
C clk dbithigh_0[7]/reg1_1/w_n12_n45# 4.6
C remainder_6 dbithigh_0[0]/mux1_0/w_n54_28# 2.3
C dbithigh_0[7]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[0]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[1]/reg1_1/a_87_n61# dbithigh_0[1]/reg1_1/w_n12_n45# 8.2
C dbithigh_0[7]/reg1_0/w_n12_n45# divisorin_0 4.2
C dbithigh_0[7]/mux1_0/w_n54_52# dbithigh_0[7]/mux1_0/a_n15_36# 2.8
C dbithigh_0[5]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[1]/reg1_1/a_12_n61# dbithigh_0[1]/reg1_1/w_n12_n45# 7.9
C dbithigh_0[5]/reg1_0/Q GND 10.6
C dbithigh_0[4]/mux1_0/w_n54_28# dbithigh_0[4]/mux1_0/a_3_36# 3.2
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_45_n31# 5.0
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_28_n61# 10.3
C dbithigh_0[3]/mux1_0/w_n54_52# dbithigh_0[3]/mux1_0/a_n47_36# 7.4
C reset_n dbitlow_0[7]/reg1_0/w_n12_n45# 7.3
C inverter1_4/Out quotient_4 3.4
C dbitlow_0[3]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[6]/addsub1_0/a_n39_72# Vdd 2.9
C sel_1 dbitlow_0[3]/mux1_0/w_n54_28# 8.6
C dbitlow_0[7]/reg1_0/D GND 12.2
C inverter1_1/Out dbitlow_0[5]/mux1_0/w_n54_28# 8.6
C dbithigh_0[6]/mux1_0/w_n54_52# sel_0 6.7
C dbithigh_0[0]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_87_n61# 8.2
C dbithigh_0[5]/reg1_1/D Vdd 5.2
C remainder_5 Vdd 17.7
C inverter1_2/Out dbitlow_0[6]/mux1_0/w_n54_52# 6.7
C dbitlow_0[6]/reg1_0/w_n12_n45# dbitlow_0[6]/reg1_0/a_28_n61# 10.3
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_12_n61# 7.9
C dbithigh_0[1]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[5]/mux1_0/w_n54_28# dbithigh_0[5]/mux1_0/D1 5.2
C quotient_2 dbitlow_0[5]/mux1_0/w_n54_52# 7.6
C dbithigh_0[2]/reg1_1/a_45_n31# GND 3.8
C dbithigh_0[3]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[6]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[1]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[2]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[2]/addsub1_0/X GND 30.4
C dbithigh_0[4]/reg1_1/a_n5_n61# GND 3.6
C dbithigh_0[1]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C dbithigh_0[3]/reg1_0/Q Vdd 7.3
C quotient_2 GND 3.3
C dbithigh_0[7]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[6]/addsub1_0/a_n15_34# Vdd 16.2
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_12_n61# 7.9
C dbithigh_0[7]/reg1_0/a_45_n31# GND 3.8
C reset_n dbitlow_0[3]/reg1_0/w_n12_n45# 7.3
C dbitlow_0[7]/mux1_0/w_n54_28# dbitlow_0[7]/mux1_0/a_n47_36# 9.8
C dbitlow_0[6]/mux1_0/w_n54_28# dbitlow_0[6]/mux1_0/a_22_36# 7.9
C dbitlow_0[6]/mux1_0/w_n54_52# dbitlow_0[6]/mux1_0/a_3_36# 3.9
C dbithigh_0[7]/reg1_1/a_12_n61# GND 10.1
C dbithigh_0[1]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_103_n31# 14.2
C dbitlow_0[3]/reg1_0/D GND 12.2
C inverter1_1/Out dbitlow_0[1]/mux1_0/w_n54_28# 8.6
C dbitlow_0[4]/reg1_0/w_n12_n45# dbitlow_0[4]/reg1_0/a_28_n61# 10.3
C inverter1_2/Out dbitlow_0[2]/mux1_0/w_n54_52# 6.7
C dbithigh_0[7]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[0]/reg1_0/w_n12_n45# reset_n 7.3
C dbithigh_0[6]/reg1_1/a_28_n61# dbithigh_0[6]/reg1_1/w_n12_n45# 10.3
C dbithigh_0[6]/reg1_1/D GND 12.2
C remainder_4 dbithigh_0[2]/mux1_0/w_n54_28# 2.3
C remainder_4 GND 31.7
C dbithigh_0[5]/reg1_1/a_103_n31# dbithigh_0[5]/reg1_1/w_n12_n45# 14.2
C reset_n Vdd 16.9
C dbithigh_0[4]/mux1_0/w_n54_52# Vdd 18.0
C quotient_4 dbitlow_0[3]/mux1_0/w_n54_52# 7.6
C dbithigh_0[4]/mux1_0/w_n54_28# sel_1 8.6
C dbithigh_0[2]/addsub1_0/a_n102_34# GND 9.4
C dbithigh_0[6]/reg1_1/w_n12_n45# clk 4.6
C dbithigh_0[6]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[5]/mux1_0/w_n54_28# dbithigh_0[5]/mux1_0/a_n47_36# 9.8
C dbitlow_0[0]/reg1_0/a_87_n61# dbitlow_0[0]/reg1_0/w_n12_n45# 8.2
C sel_0 dbitlow_0[7]/mux1_0/w_n54_52# 6.7
C dbithigh_0[4]/addsub1_0/a_n39_34# GND 2.9
C inverter1_4/Out GND 136.0
C dbithigh_0[4]/reg1_0/Q GND 10.6
C quotient_6 GND 3.3
C dbitlow_0[0]/reg1_0/a_12_n61# dbitlow_0[0]/reg1_0/w_n12_n45# 7.9
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_28_n61# 10.3
C dbithigh_0[7]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[5]/addsub1_0/a_n39_72# Vdd 2.9
C dbitlow_0[4]/mux1_0/w_n54_28# dbitlow_0[4]/mux1_0/a_22_36# 7.9
C dbitlow_0[4]/mux1_0/w_n54_52# dbitlow_0[4]/mux1_0/a_3_36# 3.9
C inverter1_2/Out dbitlow_0[7]/mux1_0/w_n54_28# 7.0
C dbitlow_0[5]/mux1_0/w_n54_28# dbitlow_0[5]/mux1_0/a_n47_36# 9.8
C dbitlow_0[0]/reg1_0/D GND 12.2
C dbithigh_0[1]/mux1_0/w_n54_28# dbithigh_0[1]/mux1_0/a_22_36# 7.9
C dbithigh_0[1]/mux1_0/w_n54_52# dbithigh_0[1]/mux1_0/a_3_36# 3.9
C dbithigh_0[5]/mux1_0/w_n54_52# sel_0 6.7
C dbithigh_0[4]/reg1_1/D Vdd 5.2
C dbithigh_0[0]/reg1_0/a_103_n31# GND 10.7
C dbitlow_0[2]/reg1_0/w_n12_n45# dbitlow_0[2]/reg1_0/a_28_n61# 10.3
C dbitlow_0[1]/reg1_0/a_103_n31# dbitlow_0[1]/reg1_0/w_n12_n45# 14.2
C dbithigh_0[7]/mux1_0/D1 GND 3.5
C sel_1 Vdd 7.6
C dbithigh_0[1]/reg1_1/a_45_n31# GND 3.8
C quotient_6 dbitlow_0[1]/mux1_0/w_n54_52# 7.6
C dbithigh_0[2]/reg1_1/a_28_n61# GND 7.7
C dbitlow_0[6]/mux1_0/w_n54_28# dbitlow_0[6]/mux1_0/a_n15_36# 4.5
C dbithigh_0[6]/mux1_0/w_n54_52# dbithigh_0[6]/mux1_0/a_22_36# 9.3
C dbithigh_0[5]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[1]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[1]/addsub1_0/X GND 30.4
C dbithigh_0[2]/mux1_0/w_n54_52# dbithigh_0[2]/mux1_0/D1 6.2
C dbithigh_0[3]/reg1_1/a_n5_n61# GND 3.6
C dbithigh_0[0]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C inbit Vdd 2.9
C dbithigh_0[7]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C dbithigh_0[2]/reg1_0/Q Vdd 7.3
C sel_0 dbitlow_0[3]/mux1_0/w_n54_52# 6.7
C dbithigh_0[6]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[5]/addsub1_0/a_n15_34# Vdd 16.2
C inverter1_4/Out quotient_7 3.4
C dbithigh_0[6]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[6]/reg1_1/a_12_n61# GND 10.1
C dbithigh_0[0]/reg1_0/a_28_n61# GND 7.7
C dbitlow_0[2]/mux1_0/w_n54_28# dbitlow_0[2]/mux1_0/a_22_36# 7.9
C dbitlow_0[2]/mux1_0/w_n54_52# dbitlow_0[2]/mux1_0/a_3_36# 3.9
C dbitlow_0[3]/mux1_0/w_n54_28# dbitlow_0[3]/mux1_0/a_n47_36# 9.8
C inverter1_2/Out dbitlow_0[3]/mux1_0/w_n54_28# 7.0
C dbithigh_0[6]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[5]/reg1_1/w_n12_n45# dbithigh_0[5]/reg1_1/a_45_n31# 5.0
C dbithigh_0[5]/reg1_1/D GND 12.2
C remainder_5 GND 31.7
C dbithigh_0[3]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_87_n61# 8.2
C dbithigh_0[3]/mux1_0/w_n54_28# sel_1 8.6
C dbithigh_0[1]/addsub1_0/a_n102_34# GND 9.4
C dbitlow_0[4]/mux1_0/w_n54_28# dbitlow_0[4]/mux1_0/a_n15_36# 4.5
C dbithigh_0[6]/reg1_1/a_n5_n61# dbithigh_0[6]/reg1_1/w_n12_n45# 4.4
C dbithigh_0[1]/mux1_0/w_n54_28# dbithigh_0[1]/mux1_0/a_n15_36# 4.5
C shift Vdd 146.0
C dbithigh_0[5]/reg1_1/w_n12_n45# clk 4.6
C dbithigh_0[5]/reg1_0/a_n5_n61# GND 3.6
C dbitlow_0[6]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[6]/reg1_0/w_n12_n45# divisorin_1 4.2
C dbithigh_0[6]/mux1_0/w_n54_52# dbithigh_0[6]/mux1_0/a_n15_36# 2.8
C dbithigh_0[3]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[3]/reg1_0/Q GND 10.6
C dbithigh_0[3]/mux1_0/w_n54_28# dbithigh_0[3]/mux1_0/a_3_36# 3.2
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_45_n31# 5.0
C dbitlow_0[4]/reg1_0/a_n5_n61# GND 3.6
C dbitlow_0[4]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[6]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[2]/mux1_0/w_n54_52# dbithigh_0[2]/mux1_0/a_n47_36# 7.4
C dbithigh_0[7]/reg1_1/D dbithigh_0[7]/reg1_1/w_n12_n45# 4.2
C dbithigh_0[4]/addsub1_0/a_n39_72# Vdd 2.9
C dbithigh_0[4]/mux1_0/w_n54_52# sel_0 6.7
C dbitlow_0[0]/mux1_0/w_n54_28# dbitlow_0[0]/mux1_0/a_22_36# 7.9
C dbitlow_0[0]/mux1_0/w_n54_52# dbitlow_0[0]/mux1_0/a_3_36# 3.9
C dbithigh_0[3]/reg1_1/D Vdd 5.2
C dbitlow_0[1]/mux1_0/w_n54_28# dbitlow_0[1]/mux1_0/a_n47_36# 9.8
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_12_n61# 7.9
C dbithigh_0[6]/mux1_0/D1 GND 3.5
C dbithigh_0[4]/mux1_0/w_n54_28# dbithigh_0[4]/mux1_0/D1 5.2
C reset_n GND 260.8
C dbithigh_0[1]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[4]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbitlow_0[2]/mux1_0/w_n54_28# dbitlow_0[2]/mux1_0/a_n15_36# 4.5
C dbitlow_0[5]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[0]/addsub1_0/X GND 14.0
C dbithigh_0[0]/addsub1_0/a_39_72# Vdd 4.7
C inverter1_4/Out dbitlow_0[0]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[2]/reg1_1/a_n5_n61# GND 3.6
C dbitlow_0[2]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[6]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C dbithigh_0[1]/reg1_0/Q Vdd 7.3
C dbitlow_0[6]/reg1_0/D Vdd 5.2
C sel_0 dbitlow_0[4]/mux1_0/w_n54_28# 7.0
C dbitlow_0[4]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[0]/reg1_1/a_n5_n61# GND 3.6
C sel_1 dbitlow_0[5]/mux1_0/w_n54_52# 7.0
C inverter1_1/Out dbitlow_0[7]/mux1_0/w_n54_52# 9.3
C dbithigh_0[5]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[4]/addsub1_0/a_n15_34# Vdd 16.2
C dbitlow_0[0]/reg1_0/D dbitlow_0[0]/reg1_0/w_n12_n45# 4.2
C dbithigh_0[5]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[5]/reg1_1/a_12_n61# GND 10.1
C dbitlow_0[4]/mux1_0/w_n54_28# GND 17.7
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_103_n31# 14.2
C dbitlow_0[4]/reg1_0/a_103_n31# GND 10.7
C inverter1_4/Out dbitlow_0[6]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[5]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[5]/reg1_1/a_28_n61# dbithigh_0[5]/reg1_1/w_n12_n45# 10.3
C dbithigh_0[4]/reg1_1/D GND 12.2
C remainder_5 dbithigh_0[1]/mux1_0/w_n54_28# 2.3
C dbithigh_0[4]/reg1_1/a_103_n31# dbithigh_0[4]/reg1_1/w_n12_n45# 14.2
C dbithigh_0[2]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[2]/mux1_0/w_n54_28# sel_1 8.6
C inverter1_2/Out Vdd 4.5
C sel_1 GND 11.5
C dbithigh_0[0]/addsub1_0/a_n102_34# GND 9.4
C dbitlow_0[0]/mux1_0/w_n54_28# dbitlow_0[0]/mux1_0/a_n15_36# 4.5
C dbithigh_0[4]/reg1_1/w_n12_n45# clk 4.6
C dbitlow_0[1]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[4]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[4]/mux1_0/w_n54_28# dbithigh_0[4]/mux1_0/a_n47_36# 9.8
C dbithigh_0[7]/reg1_1/a_87_n61# dbithigh_0[7]/reg1_1/w_n12_n45# 8.2
C dbitlow_0[7]/mux1_0/w_n54_52# dbitlow_0[7]/mux1_0/a_22_36# 9.3
C dbitlow_0[2]/reg1_0/D Vdd 5.2
C dbithigh_0[2]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[2]/reg1_0/Q GND 10.6
C sel_0 dbitlow_0[0]/mux1_0/w_n54_28# 7.0
C dbithigh_0[7]/reg1_1/a_12_n61# dbithigh_0[7]/reg1_1/w_n12_n45# 7.9
C sel_1 dbitlow_0[1]/mux1_0/w_n54_52# 7.0
C clk dbitlow_0[5]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[3]/mux1_0/w_n54_52# 9.3
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_28_n61# 10.3
C dbithigh_0[5]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[3]/addsub1_0/a_n39_72# Vdd 2.9
C dbitlow_0[0]/mux1_0/w_n54_28# GND 17.7
C dbithigh_0[3]/mux1_0/w_n54_52# sel_0 6.7
C reset_n inverter1_0/Out 8.3
C dbithigh_0[0]/mux1_0/w_n54_28# dbithigh_0[0]/mux1_0/a_22_36# 7.9
C dbithigh_0[0]/mux1_0/w_n54_52# dbithigh_0[0]/mux1_0/a_3_36# 3.9
C dbithigh_0[2]/reg1_1/D Vdd 5.2
C dbithigh_0[0]/reg1_1/a_45_n31# GND 3.8
C inverter1_4/Out dbitlow_0[2]/reg1_0/w_n12_n45# 9.1
C dbitlow_0[7]/reg1_0/w_n12_n45# dbitlow_0[7]/reg1_0/a_12_n61# 7.9
C dbithigh_0[5]/mux1_0/D1 GND 3.5
C dbitlow_0[7]/reg1_0/a_n5_n61# dbitlow_0[7]/reg1_0/w_n12_n45# 4.4
C dbithigh_0[5]/mux1_0/w_n54_52# dbithigh_0[5]/mux1_0/a_22_36# 9.3
C dbithigh_0[3]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[1]/mux1_0/w_n54_52# dbithigh_0[1]/mux1_0/D1 6.2
C shift GND 69.9
C dbithigh_0[7]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C dbithigh_0[1]/reg1_1/a_n5_n61# GND 3.6
C inverter1_4/Out quotient_1 3.4
C dbithigh_0[0]/reg1_0/Q Vdd 7.3
C dbitlow_0[6]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[5]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C sel_1 dbitlow_0[6]/mux1_0/w_n54_28# 8.6
C dbitlow_0[6]/mux1_0/w_n54_52# dbitlow_0[6]/mux1_0/a_n47_36# 7.4
C dbitlow_0[5]/mux1_0/w_n54_52# dbitlow_0[5]/mux1_0/a_22_36# 9.3
C dbithigh_0[4]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[3]/addsub1_0/a_n15_34# Vdd 16.2
C clk dbitlow_0[1]/reg1_0/w_n12_n45# 4.6
C dbithigh_0[7]/reg1_0/w_n12_n45# and1_0/Y 4.6
C dbithigh_0[4]/reg1_0/a_45_n31# GND 3.8
C dbitlow_0[6]/reg1_0/w_n12_n45# dbitlow_0[6]/reg1_0/a_45_n31# 5.0
C dbithigh_0[4]/reg1_1/a_12_n61# GND 10.1
C dbitlow_0[7]/reg1_0/w_n12_n45# dbitlow_0[7]/reg1_0/a_87_n61# 8.2
C dbitlow_0[7]/mux1_0/w_n54_52# dbitlow_0[7]/mux1_0/a_n15_36# 2.8
C reset_n dbitlow_0[0]/reg1_0/w_n12_n45# 7.3
C dbithigh_0[4]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[4]/reg1_1/w_n12_n45# dbithigh_0[4]/reg1_1/a_45_n31# 5.0
C dbithigh_0[3]/reg1_1/D GND 12.2
C quotient_7 dbitlow_0[0]/mux1_0/w_n54_28# 7.4
C dbithigh_0[1]/mux1_0/w_n54_52# Vdd 18.0
C dbitlow_0[5]/reg1_0/a_n5_n61# dbitlow_0[5]/reg1_0/w_n12_n45# 4.4
C dbitlow_0[5]/reg1_0/w_n12_n45# dbitlow_0[5]/reg1_0/a_12_n61# 7.9
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_87_n61# 8.2
C dbithigh_0[1]/mux1_0/w_n54_28# sel_1 8.6
C dbithigh_0[5]/reg1_1/a_n5_n61# dbithigh_0[5]/reg1_1/w_n12_n45# 4.4
C dbitlow_0[7]/reg1_0/a_103_n31# dbitlow_0[7]/reg1_0/w_n12_n45# 14.2
C dbithigh_0[0]/mux1_0/w_n54_28# dbithigh_0[0]/mux1_0/a_n15_36# 4.5
C dbithigh_0[3]/reg1_1/w_n12_n45# clk 4.6
C dbithigh_0[3]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[5]/reg1_0/w_n12_n45# divisorin_2 4.2
C reset_n dbitlow_0[6]/reg1_0/w_n12_n45# 7.3
C inverter1_4/Out quotient_5 3.4
C dbithigh_0[5]/mux1_0/w_n54_52# dbithigh_0[5]/mux1_0/a_n15_36# 2.8
C dbitlow_0[2]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[1]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[1]/reg1_0/Q GND 10.6
C sel_1 dbitlow_0[2]/mux1_0/w_n54_28# 8.6
C dbithigh_0[7]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[2]/mux1_0/w_n54_28# dbithigh_0[2]/mux1_0/a_3_36# 3.2
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_45_n31# 5.0
C dbitlow_0[6]/reg1_0/D GND 12.2
C inverter1_1/Out dbitlow_0[4]/mux1_0/w_n54_28# 8.6
C dbitlow_0[3]/mux1_0/w_n54_52# dbitlow_0[3]/mux1_0/a_22_36# 9.3
C inverter1_2/Out dbitlow_0[5]/mux1_0/w_n54_52# 6.7
C dbitlow_0[4]/mux1_0/w_n54_52# dbitlow_0[4]/mux1_0/a_n47_36# 7.4
C dbithigh_0[1]/mux1_0/w_n54_52# dbithigh_0[1]/mux1_0/a_n47_36# 7.4
C dbithigh_0[4]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[6]/reg1_1/D dbithigh_0[6]/reg1_1/w_n12_n45# 4.2
C dbitlow_0[4]/reg1_0/w_n12_n45# dbitlow_0[4]/reg1_0/a_45_n31# 5.0
C dbithigh_0[2]/addsub1_0/a_n39_72# Vdd 2.9
C dbithigh_0[7]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[2]/mux1_0/w_n54_52# sel_0 6.7
C dbithigh_0[7]/mux1_0/w_n54_28# dbithigh_0[7]/mux1_0/a_22_36# 7.9
C dbithigh_0[7]/mux1_0/w_n54_52# dbithigh_0[7]/mux1_0/a_3_36# 3.9
C dbithigh_0[1]/reg1_1/D Vdd 5.2
C load Vdd 9.4
C dbitlow_0[5]/reg1_0/w_n12_n45# dbitlow_0[5]/reg1_0/a_87_n61# 8.2
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_12_n61# 7.9
C dbitlow_0[5]/mux1_0/w_n54_52# dbitlow_0[5]/mux1_0/a_n15_36# 2.8
C dbithigh_0[4]/mux1_0/D1 GND 3.5
C dbithigh_0[3]/mux1_0/w_n54_28# dbithigh_0[3]/mux1_0/D1 5.2
C dbitlow_0[3]/reg1_0/w_n12_n45# dbitlow_0[3]/reg1_0/a_12_n61# 7.9
C dbitlow_0[3]/reg1_0/a_n5_n61# dbitlow_0[3]/reg1_0/w_n12_n45# 4.4
C dbithigh_0[2]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C inverter1_2/Out GND 5.1
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/D 4.2
C clk inverter1_4/Out 4.9
C dbithigh_0[7]/reg1_0/a_87_n61# GND 9.4
C dbitlow_0[5]/reg1_0/a_103_n31# dbitlow_0[5]/reg1_0/w_n12_n45# 14.2
C quotient_3 GND 3.3
C dbithigh_0[7]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[6]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C reset_n dbitlow_0[2]/reg1_0/w_n12_n45# 7.3
C dbithigh_0[4]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C dbitlow_0[2]/reg1_0/D GND 12.2
C inverter1_1/Out dbitlow_0[0]/mux1_0/w_n54_28# 8.6
C dbithigh_0[3]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[2]/addsub1_0/a_n15_34# Vdd 16.2
C dbitlow_0[2]/mux1_0/w_n54_52# dbitlow_0[2]/mux1_0/a_n47_36# 7.4
C dbitlow_0[1]/mux1_0/w_n54_52# dbitlow_0[1]/mux1_0/a_22_36# 9.3
C dbithigh_0[6]/reg1_0/w_n12_n45# and1_0/Y 4.6
C inverter1_2/Out dbitlow_0[1]/mux1_0/w_n54_52# 6.7
C dbithigh_0[3]/reg1_0/a_45_n31# GND 3.8
C quotient_0 dbitlow_0[7]/mux1_0/w_n54_28# 7.4
C dbithigh_0[3]/reg1_1/a_12_n61# GND 10.1
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_103_n31# 14.2
C dbitlow_0[2]/reg1_0/w_n12_n45# dbitlow_0[2]/reg1_0/a_45_n31# 5.0
C reset_n dbithigh_0[7]/reg1_1/w_n12_n45# 7.3
C dbithigh_0[3]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[2]/reg1_1/D GND 12.2
C dbitlow_0[3]/reg1_0/w_n12_n45# dbitlow_0[3]/reg1_0/a_87_n61# 8.2
C dbithigh_0[4]/reg1_1/a_28_n61# dbithigh_0[4]/reg1_1/w_n12_n45# 10.3
C dbitlow_0[3]/mux1_0/w_n54_52# dbitlow_0[3]/mux1_0/a_n15_36# 2.8
C dbithigh_0[3]/reg1_1/a_103_n31# dbithigh_0[3]/reg1_1/w_n12_n45# 14.2
C dbithigh_0[0]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[7]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[0]/mux1_0/w_n54_28# sel_1 8.6
C dbitlow_0[1]/reg1_0/a_n5_n61# dbitlow_0[1]/reg1_0/w_n12_n45# 4.4
C dbitlow_0[1]/reg1_0/w_n12_n45# dbitlow_0[1]/reg1_0/a_12_n61# 7.9
C dbithigh_0[7]/mux1_0/w_n54_28# dbithigh_0[7]/mux1_0/a_n15_36# 4.5
C sel_0 dbitlow_0[6]/mux1_0/w_n54_52# 6.7
C dbitlow_0[3]/reg1_0/a_103_n31# dbitlow_0[3]/reg1_0/w_n12_n45# 14.2
C dbithigh_0[2]/reg1_1/w_n12_n45# clk 4.6
C dbithigh_0[2]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[3]/mux1_0/w_n54_28# dbithigh_0[3]/mux1_0/a_n47_36# 9.8
C dbithigh_0[6]/reg1_1/a_87_n61# dbithigh_0[6]/reg1_1/w_n12_n45# 8.2
C dbithigh_0[0]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[0]/reg1_0/Q GND 10.6
C dbithigh_0[6]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[6]/reg1_1/a_12_n61# dbithigh_0[6]/reg1_1/w_n12_n45# 7.9
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_103_n31# 14.2
C inverter1_2/Out dbitlow_0[6]/mux1_0/w_n54_28# 7.0
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_28_n61# 10.3
C dbithigh_0[3]/addsub1_0/a_n15_34# GND 17.3
C dbitlow_0[0]/mux1_0/w_n54_52# dbitlow_0[0]/mux1_0/a_n47_36# 7.4
C add_n Vdd 169.8
C quotient_2 dbitlow_0[5]/mux1_0/w_n54_28# 7.4
C dbithigh_0[1]/addsub1_0/a_n39_72# Vdd 2.9
C dbithigh_0[1]/mux1_0/w_n54_52# sel_0 6.7
C dbithigh_0[6]/mux1_0/w_n54_28# GND 20.1
C dbitlow_0[1]/reg1_0/w_n12_n45# dbitlow_0[1]/reg1_0/a_87_n61# 8.2
C dbithigh_0[3]/mux1_0/D1 GND 3.5
C reset_n and1_0/Y 3.4
C dbitlow_0[1]/mux1_0/w_n54_52# dbitlow_0[1]/mux1_0/a_n15_36# 2.8
C and1_0/a_11_19# Vdd 6.4
C dbithigh_0[4]/mux1_0/w_n54_52# dbithigh_0[4]/mux1_0/a_22_36# 9.3
C dbithigh_0[1]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[6]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[0]/mux1_0/w_n54_52# dbithigh_0[0]/mux1_0/D1 6.2
C sel_0 dbitlow_0[2]/mux1_0/w_n54_52# 6.7
C dbithigh_0[5]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C dbithigh_0[6]/addsub1_0/a_83_34# Vdd 10.4
C dbitlow_0[7]/reg1_0/a_12_n61# GND 10.1
C dbitlow_0[7]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_28_n61# 10.3
C dbitlow_0[6]/mux1_0/w_n54_28# dbitlow_0[6]/mux1_0/a_3_36# 3.2
C dbithigh_0[3]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C dbithigh_0[7]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[2]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[1]/addsub1_0/a_n15_34# Vdd 16.2
C inverter1_2/Out dbitlow_0[2]/mux1_0/w_n54_28# 7.0
C dbithigh_0[5]/reg1_0/w_n12_n45# and1_0/Y 4.6
C dbithigh_0[2]/reg1_0/a_45_n31# GND 3.8
C clk reset_n 6.1
C dbithigh_0[2]/reg1_1/a_12_n61# GND 10.1
C quotient_4 dbitlow_0[3]/mux1_0/w_n54_28# 7.4
C dbithigh_0[6]/reg1_1/w_n12_n45# reset_n 7.3
C dbithigh_0[3]/reg1_1/w_n12_n45# dbithigh_0[3]/reg1_1/a_45_n31# 5.0
C dbithigh_0[2]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[1]/reg1_1/D GND 12.2
C dbithigh_0[0]/reg1_1/w_n12_n45# clk 4.6
C dbitlow_0[6]/reg1_0/w_n12_n45# dbitlow_0[6]/reg1_0/D 4.2
C dbithigh_0[7]/reg1_1/Q dbithigh_0[7]/mux1_0/w_n54_28# 2.3
C load GND 9.2
C dbithigh_0[6]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_87_n61# 8.2
C dbitlow_0[5]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[4]/reg1_1/a_n5_n61# dbithigh_0[4]/reg1_1/w_n12_n45# 4.4
C dbitlow_0[7]/reg1_0/a_87_n61# GND 9.4
C sel_0 dbitlow_0[7]/mux1_0/w_n54_28# 7.0
C dbithigh_0[1]/reg1_1/w_n12_n45# clk 4.6
C dbithigh_0[1]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[7]/addsub1_0/a_83_34# GND 10.5
C dbitlow_0[3]/reg1_0/a_n5_n61# GND 3.6
C dbitlow_0[3]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[4]/reg1_0/w_n12_n45# divisorin_3 4.2
C dbitlow_0[7]/mux1_0/w_n54_28# GND 17.7
C dbitlow_0[4]/mux1_0/w_n54_28# dbitlow_0[4]/mux1_0/a_3_36# 3.2
C dbithigh_0[4]/mux1_0/w_n54_52# dbithigh_0[4]/mux1_0/a_n15_36# 2.8
C dbithigh_0[5]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[1]/mux1_0/w_n54_28# dbithigh_0[1]/mux1_0/a_3_36# 3.2
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_45_n31# 5.0
C dbitlow_0[7]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[0]/mux1_0/w_n54_52# dbithigh_0[0]/mux1_0/a_n47_36# 7.4
C dbithigh_0[2]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[5]/reg1_1/D dbithigh_0[5]/reg1_1/w_n12_n45# 4.2
C dbithigh_0[0]/addsub1_0/a_n39_72# Vdd 2.9
C dbithigh_0[0]/mux1_0/w_n54_52# sel_0 6.7
C quotient_6 dbitlow_0[1]/mux1_0/w_n54_28# 7.4
C dbithigh_0[5]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[6]/mux1_0/w_n54_28# dbithigh_0[6]/mux1_0/a_22_36# 7.9
C dbithigh_0[6]/mux1_0/w_n54_52# dbithigh_0[6]/mux1_0/a_3_36# 3.9
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_12_n61# 7.9
C dbithigh_0[2]/mux1_0/w_n54_28# dbithigh_0[2]/mux1_0/D1 5.2
C dbitlow_0[4]/reg1_0/w_n12_n45# dbitlow_0[4]/reg1_0/D 4.2
C dbitlow_0[4]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[2]/mux1_0/D1 GND 3.5
C dbitlow_0[1]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[0]/mux1_0/w_n54_28# inverter1_2/Out 7.0
C dbithigh_0[5]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_n5_n61# 4.4
C dbitlow_0[5]/reg1_0/D Vdd 5.2
C sel_0 dbitlow_0[3]/mux1_0/w_n54_28# 7.0
C dbitlow_0[3]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[7]/mux1_0/w_n54_52# dbithigh_0[7]/mux1_0/D1 6.2
C dbithigh_0[4]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C inverter1_1/Out dbitlow_0[6]/mux1_0/w_n54_52# 9.3
C sel_1 dbitlow_0[4]/mux1_0/w_n54_52# 7.0
C dbithigh_0[5]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[2]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C dbitlow_0[2]/mux1_0/w_n54_28# dbitlow_0[2]/mux1_0/a_3_36# 3.2
C dbitlow_0[3]/mux1_0/w_n54_28# GND 17.7
C dbithigh_0[1]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[0]/addsub1_0/a_n15_34# Vdd 16.2
C dbitlow_0[3]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[6]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[4]/reg1_0/w_n12_n45# and1_0/Y 4.6
C inverter1_4/Out dbitlow_0[5]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[1]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[1]/reg1_1/a_12_n61# GND 10.1
C dbithigh_0[7]/addsub1_0/a_n80_34# Vdd 28.5
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_103_n31# 14.2
C add_n GND 105.3
C dbithigh_0[5]/reg1_1/w_n12_n45# reset_n 7.3
C dbithigh_0[1]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C dbithigh_0[3]/reg1_1/a_28_n61# dbithigh_0[3]/reg1_1/w_n12_n45# 10.3
C inverter1_3/Out Vdd 66.8
C dbithigh_0[2]/reg1_1/a_103_n31# dbithigh_0[2]/reg1_1/w_n12_n45# 14.2
C dbitlow_0[2]/reg1_0/w_n12_n45# dbitlow_0[2]/reg1_0/D 4.2
C dbithigh_0[5]/reg1_0/a_12_n61# GND 10.1
C and1_0/a_11_19# GND 6.0
C dbithigh_0[6]/mux1_0/w_n54_28# dbithigh_0[6]/mux1_0/a_n15_36# 4.5
C dbitlow_0[1]/reg1_0/D Vdd 5.2
C dbithigh_0[0]/reg1_0/a_n5_n61# GND 3.6
C sel_1 dbitlow_0[0]/mux1_0/w_n54_52# 7.0
C dbithigh_0[2]/mux1_0/w_n54_28# dbithigh_0[2]/mux1_0/a_n47_36# 9.8
C clk dbitlow_0[4]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[2]/mux1_0/w_n54_52# 9.3
C dbithigh_0[6]/addsub1_0/a_83_34# GND 10.5
C dbithigh_0[0]/reg1_1/a_87_n61# GND 9.4
C dbithigh_0[5]/reg1_1/a_87_n61# dbithigh_0[5]/reg1_1/w_n12_n45# 8.2
C dbithigh_0[4]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_45_n31# 5.0
C dbithigh_0[5]/reg1_1/a_12_n61# dbithigh_0[5]/reg1_1/w_n12_n45# 7.9
C dbitlow_0[0]/mux1_0/w_n54_28# dbitlow_0[0]/mux1_0/a_3_36# 3.2
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_28_n61# 10.3
C dbithigh_0[1]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[7]/mux1_0/w_n54_52# dbithigh_0[7]/mux1_0/a_n47_36# 7.4
C inverter1_4/Out dbitlow_0[1]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[4]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[1]/mux1_0/D1 GND 3.5
C dbithigh_0[3]/mux1_0/w_n54_52# dbithigh_0[3]/mux1_0/a_22_36# 9.3
C dbithigh_0[4]/reg1_0/a_87_n61# GND 9.4
C inverter1_4/Out quotient_2 3.4
C dbithigh_0[0]/reg1_1/a_12_n61# GND 10.1
C dbitlow_0[5]/mux1_0/w_n54_52# Vdd 18.0
C inverter1_1/Out dbitlow_0[7]/mux1_0/w_n54_28# 8.6
C sel_1 dbitlow_0[5]/mux1_0/w_n54_28# 8.6
C dbithigh_0[4]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[3]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C dbitlow_0[7]/reg1_0/w_n12_n45# dbitlow_0[7]/reg1_0/a_28_n61# 10.3
C dbithigh_0[1]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C sel_0 Vdd 7.6
C quotient_1 dbitlow_0[6]/mux1_0/w_n54_52# 7.6
C dbithigh_0[5]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[3]/reg1_0/w_n12_n45# and1_0/Y 4.6
C dbithigh_0[0]/reg1_0/w_n12_n45# GND 4.2
C dbithigh_0[0]/reg1_0/a_45_n31# GND 3.8
C Vdd GND 25.0
C dbithigh_0[6]/addsub1_0/a_n80_34# Vdd 28.5
C dbithigh_0[4]/reg1_1/w_n12_n45# reset_n 7.3
C dbithigh_0[2]/reg1_1/w_n12_n45# dbithigh_0[2]/reg1_1/a_45_n31# 5.0
C dbithigh_0[0]/mux1_0/w_n54_52# inverter1_1/Out 9.3
C remainder_0 dbithigh_0[6]/mux1_0/w_n54_28# 2.3
C dbithigh_0[7]/addsub1_0/a_39_34# GND 4.7
C quotient_0 GND 3.3
C dbithigh_0[4]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_87_n61# 8.2
C dbithigh_0[3]/reg1_1/a_n5_n61# dbithigh_0[3]/reg1_1/w_n12_n45# 4.4
C reset_n dbitlow_0[5]/reg1_0/w_n12_n45# 7.3
C dbitlow_0[7]/mux1_0/w_n54_28# dbitlow_0[7]/mux1_0/a_22_36# 7.9
C dbitlow_0[7]/mux1_0/w_n54_52# dbitlow_0[7]/mux1_0/a_3_36# 3.9
C inverter1_4/Out quotient_6 3.4
C dbitlow_0[1]/mux1_0/w_n54_52# Vdd 18.0
C dbitlow_0[5]/reg1_0/D GND 12.2
C sel_1 dbitlow_0[1]/mux1_0/w_n54_28# 8.6
C inverter1_1/Out dbitlow_0[3]/mux1_0/w_n54_28# 8.6
C dbithigh_0[7]/mux1_0/w_n54_52# sel_1 7.0
C inverter1_2/Out dbitlow_0[4]/mux1_0/w_n54_52# 6.7
C dbithigh_0[5]/addsub1_0/a_83_34# GND 10.5
C dbitlow_0[5]/reg1_0/w_n12_n45# dbitlow_0[5]/reg1_0/a_28_n61# 10.3
C dbithigh_0[3]/reg1_0/w_n12_n45# divisorin_4 4.2
C dbithigh_0[3]/mux1_0/w_n54_52# dbithigh_0[3]/mux1_0/a_n15_36# 2.8
C dbithigh_0[0]/mux1_0/w_n54_28# dbithigh_0[0]/mux1_0/a_3_36# 3.2
C quotient_3 dbitlow_0[4]/mux1_0/w_n54_52# 7.6
C dbithigh_0[3]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[0]/addsub1_0/a_n15_34# GND 17.3
C dbithigh_0[4]/reg1_1/D dbithigh_0[4]/reg1_1/w_n12_n45# 4.2
C dbithigh_0[3]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[7]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[5]/mux1_0/w_n54_28# dbithigh_0[5]/mux1_0/a_22_36# 7.9
C dbithigh_0[5]/mux1_0/w_n54_52# dbithigh_0[5]/mux1_0/a_3_36# 3.9
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_12_n61# 7.9
C inverter1_3/Out GND 53.3
C dbithigh_0[1]/mux1_0/w_n54_28# dbithigh_0[1]/mux1_0/D1 5.2
C dbithigh_0[0]/mux1_0/D1 GND 3.5
C quotient_4 GND 3.3
C dbitlow_0[0]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[3]/reg1_0/a_87_n61# GND 9.4
C dbitlow_0[5]/mux1_0/w_n54_28# dbitlow_0[5]/mux1_0/a_22_36# 7.9
C dbitlow_0[5]/mux1_0/w_n54_52# dbitlow_0[5]/mux1_0/a_3_36# 3.9
C reset_n dbitlow_0[1]/reg1_0/w_n12_n45# 7.3
C dbitlow_0[6]/mux1_0/w_n54_28# dbitlow_0[6]/mux1_0/a_n47_36# 9.8
C dbithigh_0[6]/mux1_0/w_n54_52# dbithigh_0[6]/mux1_0/D1 6.2
C dbithigh_0[3]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[2]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C dbitlow_0[1]/reg1_0/D GND 12.2
C dbitlow_0[3]/reg1_0/w_n12_n45# dbitlow_0[3]/reg1_0/a_28_n61# 10.3
C inverter1_2/Out dbitlow_0[0]/mux1_0/w_n54_52# 6.7
C dbithigh_0[0]/reg1_0/w_n12_n45# inverter1_0/Out 9.1
C divisorin_0 GND 4.8
C inverter1_0/Out Vdd 6.6
C quotient_5 dbitlow_0[2]/mux1_0/w_n54_52# 7.6
C dbitlow_0[7]/mux1_0/w_n54_28# dbitlow_0[7]/mux1_0/a_n15_36# 4.5
C dbithigh_0[4]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[2]/reg1_0/w_n12_n45# and1_0/Y 4.6
C dbithigh_0[5]/addsub1_0/a_n80_34# Vdd 28.5
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_103_n31# 14.2
C dbithigh_0[3]/reg1_1/w_n12_n45# reset_n 7.3
C dbithigh_0[2]/reg1_1/a_28_n61# dbithigh_0[2]/reg1_1/w_n12_n45# 10.3
C reset_n dbithigh_0[7]/reg1_0/w_n12_n45# 7.3
C dbithigh_0[6]/addsub1_0/a_39_34# GND 4.7
C dbithigh_0[1]/reg1_1/a_103_n31# dbithigh_0[1]/reg1_1/w_n12_n45# 14.2
C dbithigh_0[3]/reg1_0/a_12_n61# GND 10.1
C sel_0 dbitlow_0[5]/mux1_0/w_n54_52# 6.7
C dbithigh_0[7]/addsub1_0/X Vdd 19.4
C dbithigh_0[5]/mux1_0/w_n54_28# dbithigh_0[5]/mux1_0/a_n15_36# 4.5
C dbitlow_0[4]/mux1_0/w_n54_28# dbitlow_0[4]/mux1_0/a_n47_36# 9.8
C dbitlow_0[3]/mux1_0/w_n54_28# dbitlow_0[3]/mux1_0/a_22_36# 7.9
C dbitlow_0[3]/mux1_0/w_n54_52# dbitlow_0[3]/mux1_0/a_3_36# 3.9
C inverter1_2/Out dbitlow_0[5]/mux1_0/w_n54_28# 7.0
C dbithigh_0[6]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[4]/addsub1_0/a_83_34# GND 10.5
C dbithigh_0[1]/mux1_0/w_n54_28# dbithigh_0[1]/mux1_0/a_n47_36# 9.8
C dbithigh_0[4]/reg1_1/a_87_n61# dbithigh_0[4]/reg1_1/w_n12_n45# 8.2
C dbitlow_0[1]/reg1_0/w_n12_n45# dbitlow_0[1]/reg1_0/a_28_n61# 10.3
C dbithigh_0[4]/reg1_1/a_12_n61# dbithigh_0[4]/reg1_1/w_n12_n45# 7.9
C dbithigh_0[2]/mux1_0/w_n54_28# sel_0 7.0
C inverter1_1/Out Vdd 8.4
C sel_0 GND 7.6
C dbithigh_0[7]/mux1_0/w_n54_28# dbithigh_0[7]/mux1_0/a_3_36# 3.2
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_45_n31# 5.0
C dbitlow_0[5]/mux1_0/w_n54_28# dbitlow_0[5]/mux1_0/a_n15_36# 4.5
C dbithigh_0[3]/reg1_0/w_n12_n45# dbithigh_0[3]/reg1_0/a_28_n61# 10.3
C dbithigh_0[6]/mux1_0/w_n54_52# dbithigh_0[6]/mux1_0/a_n47_36# 7.4
C reset_n inverter1_4/Out 16.6
C dbithigh_0[2]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[6]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[7]/reg1_1/Q Vdd 17.2
C dbithigh_0[7]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[0]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C sel_0 dbitlow_0[1]/mux1_0/w_n54_52# 6.7
C dbitlow_0[0]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[2]/mux1_0/w_n54_52# dbithigh_0[2]/mux1_0/a_22_36# 9.3
C dbitlow_0[6]/reg1_0/a_12_n61# GND 10.1
C dbitlow_0[6]/reg1_0/a_n5_n61# GND 3.6
C dbithigh_0[7]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[2]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[2]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[1]/reg1_1/w_n12_n45# inverter1_4/Out 9.1
C dbitlow_0[1]/mux1_0/w_n54_28# dbitlow_0[1]/mux1_0/a_22_36# 7.9
C dbitlow_0[1]/mux1_0/w_n54_52# dbitlow_0[1]/mux1_0/a_3_36# 3.9
C dbitlow_0[2]/mux1_0/w_n54_28# dbitlow_0[2]/mux1_0/a_n47_36# 9.8
C inverter1_2/Out dbitlow_0[1]/mux1_0/w_n54_28# 7.0
C dbithigh_0[7]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C divisorin_1 GND 4.8
C dbithigh_0[3]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[1]/reg1_0/w_n12_n45# and1_0/Y 4.6
C dbithigh_0[0]/reg1_1/D Vdd 2.8
C dbitlow_0[3]/mux1_0/w_n54_28# dbitlow_0[3]/mux1_0/a_n15_36# 4.5
C dbitlow_0[7]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[7]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[4]/addsub1_0/a_n80_34# Vdd 28.5
C dbitlow_0[4]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[2]/reg1_1/w_n12_n45# reset_n 7.3
C dbithigh_0[1]/reg1_1/w_n12_n45# dbithigh_0[1]/reg1_1/a_45_n31# 5.0
C dbithigh_0[6]/reg1_0/w_n12_n45# reset_n 7.3
C quotient_7 GND 3.3
C dbithigh_0[5]/addsub1_0/a_39_34# GND 4.7
C remainder_1 dbithigh_0[5]/mux1_0/w_n54_28# 2.3
C dbitlow_0[6]/reg1_0/a_87_n61# GND 9.4
C dbitlow_0[0]/reg1_0/a_103_n31# dbitlow_0[0]/reg1_0/w_n12_n45# 14.2
C sel_0 dbitlow_0[6]/mux1_0/w_n54_28# 7.0
C sel_1 dbitlow_0[7]/mux1_0/w_n54_52# 7.0
C dbithigh_0[2]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_87_n61# 8.2
C dbithigh_0[2]/reg1_1/a_n5_n61# dbithigh_0[2]/reg1_1/w_n12_n45# 4.4
C dbitlow_0[2]/reg1_0/a_n5_n61# GND 3.6
C dbitlow_0[2]/reg1_0/a_12_n61# GND 10.1
C dbithigh_0[6]/addsub1_0/X Vdd 19.4
C dbitlow_0[6]/mux1_0/w_n54_28# GND 17.7
C dbitlow_0[6]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[5]/mux1_0/w_n54_52# sel_1 7.0
C dbitlow_0[0]/mux1_0/w_n54_28# dbitlow_0[0]/mux1_0/a_n47_36# 9.8
C dbithigh_0[3]/addsub1_0/a_83_34# GND 10.5
C dbithigh_0[2]/reg1_0/w_n12_n45# divisorin_5 4.2
C dbithigh_0[2]/mux1_0/w_n54_52# dbithigh_0[2]/mux1_0/a_n15_36# 2.8
C dbithigh_0[1]/mux1_0/w_n54_28# sel_0 7.0
C inverter1_0/Out GND 68.9
C dbitlow_0[1]/mux1_0/w_n54_28# dbitlow_0[1]/mux1_0/a_n15_36# 4.5
C dbithigh_0[3]/reg1_1/D dbithigh_0[3]/reg1_1/w_n12_n45# 4.2
C dbitlow_0[3]/reg1_0/a_28_n61# GND 7.7
C dbitlow_0[1]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[1]/mux1_0/w_n54_28# GND 20.1
C dbithigh_0[5]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[4]/mux1_0/w_n54_28# dbithigh_0[4]/mux1_0/a_22_36# 7.9
C dbithigh_0[4]/mux1_0/w_n54_52# dbithigh_0[4]/mux1_0/a_3_36# 3.9
C remainder_0 Vdd 17.7
C dbithigh_0[0]/reg1_0/w_n12_n45# dbithigh_0[0]/reg1_0/a_12_n61# 7.9
C dbithigh_0[6]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[0]/mux1_0/w_n54_28# dbithigh_0[0]/mux1_0/D1 5.2
C dbitlow_0[4]/reg1_0/D Vdd 5.2
C sel_0 dbitlow_0[2]/mux1_0/w_n54_28# 7.0
C dbitlow_0[2]/reg1_0/a_87_n61# GND 9.4
C clk dbitlow_0[7]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[5]/mux1_0/w_n54_52# 9.3
C sel_1 dbitlow_0[3]/mux1_0/w_n54_52# 7.0
C dbithigh_0[7]/reg1_1/a_45_n31# GND 3.8
C dbitlow_0[0]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[6]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[1]/reg1_0/a_87_n61# GND 9.4
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_n5_n61# 4.4
C dbithigh_0[7]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[7]/addsub1_0/X GND 30.4
C dbitlow_0[2]/mux1_0/w_n54_28# GND 17.7
C dbithigh_0[5]/mux1_0/w_n54_52# dbithigh_0[5]/mux1_0/D1 6.2
C dbithigh_0[1]/addsub1_0/a_83_34# Vdd 10.4
C sel_0 inverter1_1/Out 2.9
C dbitlow_0[2]/reg1_0/a_103_n31# GND 10.7
C inverter1_4/Out dbitlow_0[4]/reg1_0/w_n12_n45# 9.1
C dbithigh_0[6]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C dbithigh_0[0]/reg1_1/w_n12_n45# reset_n 7.3
C divisorin_2 GND 4.8
C dbithigh_0[2]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[0]/reg1_0/w_n12_n45# and1_0/Y 4.6
C inverter1_1/Out GND 8.9
C and1_0/Y Vdd 9.2
C dbithigh_0[6]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[3]/addsub1_0/a_n80_34# Vdd 28.5
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_103_n31# 14.2
C dbithigh_0[1]/reg1_1/w_n12_n45# reset_n 7.3
C dbitlow_0[0]/reg1_0/w_n12_n45# dbitlow_0[0]/reg1_0/a_45_n31# 5.0
C dbithigh_0[1]/reg1_1/a_28_n61# dbithigh_0[1]/reg1_1/w_n12_n45# 10.3
C dbithigh_0[7]/reg1_1/Q GND 31.1
C dbithigh_0[5]/reg1_0/w_n12_n45# reset_n 7.3
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_n5_n61# 4.4
C dbithigh_0[4]/addsub1_0/a_39_34# GND 4.7
C dbitlow_0[6]/mux1_0/w_n54_52# dbitlow_0[6]/mux1_0/a_22_36# 9.3
C dbithigh_0[1]/reg1_0/a_12_n61# GND 10.1
C dbitlow_0[7]/mux1_0/w_n54_52# dbitlow_0[7]/mux1_0/a_n47_36# 7.4
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_87_n61# 8.2
C dbithigh_0[7]/addsub1_0/a_n102_34# GND 9.4
C clk dbitlow_0[3]/reg1_0/w_n12_n45# 4.6
C inverter1_1/Out dbitlow_0[1]/mux1_0/w_n54_52# 9.3
C dbitlow_0[7]/reg1_0/w_n12_n45# dbitlow_0[7]/reg1_0/a_45_n31# 5.0
C dbithigh_0[5]/addsub1_0/X Vdd 19.4
C dbithigh_0[4]/mux1_0/w_n54_28# dbithigh_0[4]/mux1_0/a_n15_36# 4.5
C dbithigh_0[4]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[0]/mux1_0/w_n54_28# dbithigh_0[0]/mux1_0/a_n47_36# 9.8
C dbithigh_0[2]/addsub1_0/a_83_34# GND 10.5
C dbithigh_0[3]/reg1_1/a_87_n61# dbithigh_0[3]/reg1_1/w_n12_n45# 8.2
C clk Vdd 20.9
C dbitlow_0[6]/reg1_0/a_n5_n61# dbitlow_0[6]/reg1_0/w_n12_n45# 4.4
C dbitlow_0[6]/reg1_0/w_n12_n45# dbitlow_0[6]/reg1_0/a_12_n61# 7.9
C dbithigh_0[3]/reg1_1/a_12_n61# dbithigh_0[3]/reg1_1/w_n12_n45# 7.9
C dbithigh_0[0]/mux1_0/w_n54_28# sel_0 7.0
C dbithigh_0[6]/mux1_0/w_n54_28# dbithigh_0[6]/mux1_0/a_3_36# 3.2
C dbithigh_0[5]/reg1_0/w_n12_n45# dbithigh_0[5]/reg1_0/a_45_n31# 5.0
C dbithigh_0[2]/reg1_0/w_n12_n45# dbithigh_0[2]/reg1_0/a_28_n61# 10.3
C dbithigh_0[5]/mux1_0/w_n54_52# dbithigh_0[5]/mux1_0/a_n47_36# 7.4
C dbithigh_0[0]/reg1_1/D GND 11.2
C dbithigh_0[4]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[0]/mux1_0/w_n54_28# GND 20.1
C remainder_1 Vdd 17.7
C dbithigh_0[5]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[7]/reg1_0/w_n12_n45# dbithigh_0[7]/reg1_0/a_12_n61# 7.9
C inverter1_4/Out quotient_3 3.4
C sel_1 dbitlow_0[4]/mux1_0/w_n54_28# 8.6
C dbitlow_0[4]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[7]/mux1_0/w_n54_28# dbithigh_0[7]/mux1_0/D1 5.2
C inverter1_1/Out dbitlow_0[6]/mux1_0/w_n54_28# 8.6
C dbitlow_0[4]/mux1_0/w_n54_52# dbitlow_0[4]/mux1_0/a_22_36# 9.3
C dbitlow_0[5]/mux1_0/w_n54_52# dbitlow_0[5]/mux1_0/a_n47_36# 7.4
C dbithigh_0[6]/reg1_1/a_45_n31# GND 3.8
C inverter1_2/Out dbitlow_0[7]/mux1_0/w_n54_52# 6.7
C dbithigh_0[7]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[1]/mux1_0/w_n54_52# dbithigh_0[1]/mux1_0/a_22_36# 9.3
C dbithigh_0[5]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[0]/reg1_0/a_87_n61# GND 9.4
C dbitlow_0[5]/reg1_0/w_n12_n45# dbitlow_0[5]/reg1_0/a_45_n31# 5.0
C dbithigh_0[6]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[6]/addsub1_0/X GND 30.4
C remainder_6 Vdd 17.7
C dbithigh_0[0]/addsub1_0/a_83_34# Vdd 10.4
C dbithigh_0[0]/reg1_1/w_n12_n45# dbithigh_0[0]/reg1_1/a_45_n31# 5.0
C dbitlow_0[0]/reg1_0/a_n5_n61# GND 3.6
C dbitlow_0[6]/reg1_0/w_n12_n45# dbitlow_0[6]/reg1_0/a_87_n61# 8.2
C dbitlow_0[6]/mux1_0/w_n54_52# dbitlow_0[6]/mux1_0/a_n15_36# 2.8
C dbithigh_0[5]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C dbithigh_0[7]/reg1_0/Q Vdd 7.3
C divisorin_3 GND 4.8
C dbitlow_0[4]/reg1_0/w_n12_n45# dbitlow_0[4]/reg1_0/a_12_n61# 7.9
C dbitlow_0[4]/reg1_0/a_n5_n61# dbitlow_0[4]/reg1_0/w_n12_n45# 4.4
C dbithigh_0[1]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbitlow_0[6]/reg1_0/a_103_n31# dbitlow_0[6]/reg1_0/w_n12_n45# 14.2
C quotient_1 GND 3.3
C dbithigh_0[5]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[2]/addsub1_0/a_n80_34# Vdd 28.5
C dbitlow_0[0]/reg1_0/a_28_n61# dbitlow_0[0]/reg1_0/w_n12_n45# 10.3
C remainder_0 GND 31.7
C dbithigh_0[4]/reg1_0/w_n12_n45# reset_n 7.3
C remainder_2 dbithigh_0[4]/mux1_0/w_n54_28# 2.3
C reset_n dbitlow_0[4]/reg1_0/w_n12_n45# 7.3
C dbithigh_0[3]/addsub1_0/a_39_34# GND 4.7
C dbithigh_0[7]/reg1_1/a_103_n31# dbithigh_0[7]/reg1_1/w_n12_n45# 14.2
C dbithigh_0[0]/reg1_0/a_12_n61# GND 10.1
C dbitlow_0[0]/mux1_0/w_n54_52# Vdd 18.0
C dbitlow_0[4]/reg1_0/D GND 12.2
C sel_1 dbitlow_0[0]/mux1_0/w_n54_28# 8.6
C dbitlow_0[3]/mux1_0/w_n54_52# dbitlow_0[3]/mux1_0/a_n47_36# 7.4
C dbitlow_0[2]/mux1_0/w_n54_52# dbitlow_0[2]/mux1_0/a_22_36# 9.3
C inverter1_1/Out dbitlow_0[2]/mux1_0/w_n54_28# 8.6
C dbithigh_0[6]/addsub1_0/a_n102_34# GND 9.4
C dbithigh_0[1]/reg1_1/a_n5_n61# dbithigh_0[1]/reg1_1/w_n12_n45# 4.4
C dbithigh_0[0]/reg1_1/a_103_n31# GND 10.7
C inverter1_2/Out dbitlow_0[3]/mux1_0/w_n54_52# 6.7
C dbithigh_0[4]/addsub1_0/X Vdd 19.4
C dbitlow_0[3]/reg1_0/w_n12_n45# dbitlow_0[3]/reg1_0/a_45_n31# 5.0
C dbithigh_0[3]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[1]/addsub1_0/a_83_34# GND 10.5
C dbitlow_0[4]/reg1_0/w_n12_n45# dbitlow_0[4]/reg1_0/a_87_n61# 8.2
C dbithigh_0[7]/mux1_0/w_n54_28# dbithigh_0[7]/mux1_0/a_n47_36# 9.8
C dbithigh_0[1]/reg1_0/w_n12_n45# divisorin_6 4.2
C dbitlow_0[4]/mux1_0/w_n54_52# dbitlow_0[4]/mux1_0/a_n15_36# 2.8
C dbithigh_0[1]/mux1_0/w_n54_52# dbithigh_0[1]/mux1_0/a_n15_36# 2.8
C dbitlow_0[2]/reg1_0/a_n5_n61# dbitlow_0[2]/reg1_0/w_n12_n45# 4.4
C dbitlow_0[2]/reg1_0/w_n12_n45# dbitlow_0[2]/reg1_0/a_12_n61# 7.9
C dbithigh_0[2]/reg1_1/D dbithigh_0[2]/reg1_1/w_n12_n45# 4.2
C dbitlow_0[4]/reg1_0/a_103_n31# dbitlow_0[4]/reg1_0/w_n12_n45# 14.2
C and1_0/Y GND 118.2
C quotient_5 GND 3.3
C dbithigh_0[3]/addsub1_0/a_n80_34# GND 31.0
C dbithigh_0[3]/mux1_0/w_n54_28# dbithigh_0[3]/mux1_0/a_22_36# 7.9
C dbithigh_0[3]/mux1_0/w_n54_52# dbithigh_0[3]/mux1_0/a_3_36# 3.9
C remainder_2 Vdd 17.7
C dbithigh_0[4]/reg1_0/a_103_n31# GND 10.7
C dbithigh_0[0]/reg1_1/a_28_n61# GND 7.7
C dbithigh_0[5]/reg1_1/a_45_n31# GND 3.8
C dbithigh_0[6]/reg1_1/a_28_n61# GND 7.7
C dbitlow_0[0]/mux1_0/w_n54_52# dbitlow_0[0]/mux1_0/a_22_36# 9.3
C dbitlow_0[1]/mux1_0/w_n54_52# dbitlow_0[1]/mux1_0/a_n47_36# 7.4
C dbithigh_0[4]/reg1_1/a_103_n31# GND 10.7
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_n5_n61# 4.4
C quotient_1 dbitlow_0[6]/mux1_0/w_n54_28# 7.4
C dbithigh_0[5]/addsub1_0/a_39_72# Vdd 4.7
C dbithigh_0[5]/addsub1_0/X GND 30.4
C dbithigh_0[4]/mux1_0/w_n54_52# dbithigh_0[4]/mux1_0/D1 6.2
C dbitlow_0[1]/reg1_0/w_n12_n45# dbitlow_0[1]/reg1_0/a_45_n31# 5.0
C dbithigh_0[7]/reg1_1/a_n5_n61# GND 3.6
C dbithigh_0[4]/mux1_0/w_n54_52# inverter1_2/Out 6.7
C dbitlow_0[2]/reg1_0/w_n12_n45# dbitlow_0[2]/reg1_0/a_87_n61# 8.2
C clk GND 237.9
C dbitlow_0[2]/mux1_0/w_n54_52# dbitlow_0[2]/mux1_0/a_n15_36# 2.8
C dbithigh_0[6]/reg1_0/Q Vdd 7.3
C divisorin_4 GND 4.8
C dbithigh_0[0]/mux1_0/w_n54_28# inverter1_1/Out 8.6
C dbithigh_0[4]/reg1_0/a_28_n61# GND 7.7
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_103_n31# 14.2
C dbithigh_0[1]/addsub1_0/a_n80_34# Vdd 28.5
C sel_0 dbitlow_0[4]/mux1_0/w_n54_52# 6.7
C dbitlow_0[2]/reg1_0/a_103_n31# dbitlow_0[2]/reg1_0/w_n12_n45# 14.2
C dbithigh_0[7]/reg1_1/w_n12_n45# dbithigh_0[7]/reg1_1/a_45_n31# 5.0
C remainder_1 GND 31.7
C dbithigh_0[3]/reg1_0/w_n12_n45# reset_n 7.3
C dbitlow_0[7]/mux1_0/w_n54_28# dbitlow_0[7]/mux1_0/a_3_36# 3.2
C dbithigh_0[2]/addsub1_0/a_39_34# GND 4.7
C dbithigh_0[7]/mux1_0/w_n54_52# Vdd 18.0
C dbithigh_0[7]/mux1_0/w_n54_28# sel_1 8.6
C dbithigh_0[6]/reg1_0/w_n12_n45# dbithigh_0[6]/reg1_0/a_87_n61# 8.2
C inverter1_2/Out dbitlow_0[4]/mux1_0/w_n54_28# 7.0
C dbithigh_0[5]/addsub1_0/a_n102_34# GND 9.4
C dbitlow_0[0]/reg1_0/a_n5_n61# dbitlow_0[0]/reg1_0/w_n12_n45# 4.4
C dbithigh_0[3]/addsub1_0/X Vdd 19.4
C dbithigh_0[3]/mux1_0/w_n54_28# dbithigh_0[3]/mux1_0/a_n15_36# 4.5
C quotient_3 dbitlow_0[4]/mux1_0/w_n54_28# 7.4
C remainder_6 GND 31.7
C dbithigh_0[2]/mux1_0/w_n54_52# sel_1 7.0
C dbithigh_0[0]/addsub1_0/a_83_34# GND 10.5
C sel_1 inverter1_2/Out 2.9
C dbithigh_0[2]/reg1_1/a_87_n61# dbithigh_0[2]/reg1_1/w_n12_n45# 8.2
C dbitlow_0[7]/reg1_0/w_n12_n45# dbitlow_0[7]/reg1_0/D 4.2
C dbitlow_0[0]/mux1_0/w_n54_52# dbitlow_0[0]/mux1_0/a_n15_36# 2.8
C dbithigh_0[7]/addsub1_0/a_n39_34# GND 2.9
C dbithigh_0[7]/reg1_0/Q GND 10.6
C dbithigh_0[2]/reg1_1/a_12_n61# dbithigh_0[2]/reg1_1/w_n12_n45# 7.9
C inverter1_0/Out and1_0/Y 2.6
C dbitlow_0[7]/reg1_0/a_45_n31# GND 3.8
C dbithigh_0[5]/mux1_0/w_n54_28# dbithigh_0[5]/mux1_0/a_3_36# 3.2
C dbithigh_0[4]/reg1_0/w_n12_n45# dbithigh_0[4]/reg1_0/a_45_n31# 5.0
C dbithigh_0[1]/reg1_0/w_n12_n45# dbithigh_0[1]/reg1_0/a_28_n61# 10.3
C GND GND 1277.8
R GND 117159
C Vdd GND 1920.8
R Vdd 489530
R and1_0/a_11_n6# 40
R and1_0/a_11_19# 530
C load GND 120.8
R load 931
C and1_0/Y GND 521.0
R and1_0/Y 35029
R dbitlow_0[7]/mux1_0/a_3_36# 527
R dbitlow_0[7]/mux1_0/a_22_36# 1106
R dbitlow_0[7]/mux1_0/a_n15_36# 527
C dividendin_0 GND 33.7
R dividendin_0 134
R dbitlow_0[7]/mux1_0/a_n47_36# 1106
R dbitlow_0[7]/mux1_0/w_n54_52# 10580
C inbit GND 20.5
R inbit 132
R dbitlow_0[7]/mux1_0/Y 527
R dbitlow_0[7]/reg1_0/a_129_n61# 36
R dbitlow_0[7]/reg1_0/a_103_n61# 53
R dbitlow_0[7]/reg1_0/a_45_n61# 53
C quotient_0 GND 40.9
R quotient_0 951
R dbitlow_0[7]/reg1_0/a_129_n31# 159
R dbitlow_0[7]/reg1_0/a_45_n31# 512
R dbitlow_0[7]/reg1_0/a_103_n31# 954
R dbitlow_0[7]/reg1_0/a_87_n61# 939
R dbitlow_0[7]/reg1_0/a_28_n61# 932
R dbitlow_0[7]/reg1_0/a_12_n61# 940
R dbitlow_0[7]/reg1_0/a_n5_n61# 527
C dbitlow_0[7]/reg1_0/D GND 18.7
R dbitlow_0[7]/reg1_0/D 1308
R dbitlow_0[7]/reg1_0/w_n12_n45# 19591
R dbitlow_0[6]/mux1_0/a_3_36# 527
R dbitlow_0[6]/mux1_0/a_22_36# 1106
R dbitlow_0[6]/mux1_0/a_n15_36# 527
C dividendin_1 GND 33.7
R dividendin_1 134
R dbitlow_0[6]/mux1_0/a_n47_36# 1106
R dbitlow_0[6]/mux1_0/w_n54_52# 10580
R dbitlow_0[6]/mux1_0/Y 527
R dbitlow_0[6]/reg1_0/a_129_n61# 36
R dbitlow_0[6]/reg1_0/a_103_n61# 53
R dbitlow_0[6]/reg1_0/a_45_n61# 53
C quotient_1 GND 40.9
R quotient_1 951
R dbitlow_0[6]/reg1_0/a_129_n31# 159
R dbitlow_0[6]/reg1_0/a_45_n31# 512
R dbitlow_0[6]/reg1_0/a_103_n31# 954
R dbitlow_0[6]/reg1_0/a_87_n61# 939
R dbitlow_0[6]/reg1_0/a_28_n61# 932
R dbitlow_0[6]/reg1_0/a_12_n61# 940
R dbitlow_0[6]/reg1_0/a_n5_n61# 527
C dbitlow_0[6]/reg1_0/D GND 18.7
R dbitlow_0[6]/reg1_0/D 1308
R dbitlow_0[6]/reg1_0/w_n12_n45# 19591
R dbitlow_0[5]/mux1_0/a_3_36# 527
R dbitlow_0[5]/mux1_0/a_22_36# 1106
R dbitlow_0[5]/mux1_0/a_n15_36# 527
C dividendin_2 GND 33.7
R dividendin_2 134
R dbitlow_0[5]/mux1_0/a_n47_36# 1106
R dbitlow_0[5]/mux1_0/w_n54_52# 10580
R dbitlow_0[5]/mux1_0/Y 527
R dbitlow_0[5]/reg1_0/a_129_n61# 36
R dbitlow_0[5]/reg1_0/a_103_n61# 53
R dbitlow_0[5]/reg1_0/a_45_n61# 53
C quotient_2 GND 40.8
R quotient_2 951
R dbitlow_0[5]/reg1_0/a_129_n31# 159
R dbitlow_0[5]/reg1_0/a_45_n31# 512
R dbitlow_0[5]/reg1_0/a_103_n31# 954
R dbitlow_0[5]/reg1_0/a_87_n61# 939
R dbitlow_0[5]/reg1_0/a_28_n61# 932
R dbitlow_0[5]/reg1_0/a_12_n61# 940
R dbitlow_0[5]/reg1_0/a_n5_n61# 527
C dbitlow_0[5]/reg1_0/D GND 18.7
R dbitlow_0[5]/reg1_0/D 1308
R dbitlow_0[5]/reg1_0/w_n12_n45# 19591
R dbitlow_0[4]/mux1_0/a_3_36# 527
R dbitlow_0[4]/mux1_0/a_22_36# 1106
R dbitlow_0[4]/mux1_0/a_n15_36# 527
C dividendin_3 GND 33.7
R dividendin_3 134
R dbitlow_0[4]/mux1_0/a_n47_36# 1106
R dbitlow_0[4]/mux1_0/w_n54_52# 10580
R dbitlow_0[4]/mux1_0/Y 527
R dbitlow_0[4]/reg1_0/a_129_n61# 36
R dbitlow_0[4]/reg1_0/a_103_n61# 53
R dbitlow_0[4]/reg1_0/a_45_n61# 53
C quotient_3 GND 40.9
R quotient_3 951
R dbitlow_0[4]/reg1_0/a_129_n31# 159
R dbitlow_0[4]/reg1_0/a_45_n31# 512
R dbitlow_0[4]/reg1_0/a_103_n31# 954
R dbitlow_0[4]/reg1_0/a_87_n61# 939
R dbitlow_0[4]/reg1_0/a_28_n61# 932
R dbitlow_0[4]/reg1_0/a_12_n61# 940
R dbitlow_0[4]/reg1_0/a_n5_n61# 527
C dbitlow_0[4]/reg1_0/D GND 18.7
R dbitlow_0[4]/reg1_0/D 1308
R dbitlow_0[4]/reg1_0/w_n12_n45# 19591
R dbitlow_0[3]/mux1_0/a_3_36# 527
R dbitlow_0[3]/mux1_0/a_22_36# 1106
R dbitlow_0[3]/mux1_0/a_n15_36# 527
C dividendin_4 GND 33.7
R dividendin_4 134
R dbitlow_0[3]/mux1_0/a_n47_36# 1106
R dbitlow_0[3]/mux1_0/w_n54_52# 10580
R dbitlow_0[3]/mux1_0/Y 527
R dbitlow_0[3]/reg1_0/a_129_n61# 36
R dbitlow_0[3]/reg1_0/a_103_n61# 53
R dbitlow_0[3]/reg1_0/a_45_n61# 53
C quotient_4 GND 40.8
R quotient_4 951
R dbitlow_0[3]/reg1_0/a_129_n31# 159
R dbitlow_0[3]/reg1_0/a_45_n31# 512
R dbitlow_0[3]/reg1_0/a_103_n31# 954
R dbitlow_0[3]/reg1_0/a_87_n61# 939
R dbitlow_0[3]/reg1_0/a_28_n61# 932
R dbitlow_0[3]/reg1_0/a_12_n61# 940
R dbitlow_0[3]/reg1_0/a_n5_n61# 527
C dbitlow_0[3]/reg1_0/D GND 18.7
R dbitlow_0[3]/reg1_0/D 1308
R dbitlow_0[3]/reg1_0/w_n12_n45# 19591
R dbitlow_0[2]/mux1_0/a_3_36# 527
R dbitlow_0[2]/mux1_0/a_22_36# 1106
R dbitlow_0[2]/mux1_0/a_n15_36# 527
C dividendin_5 GND 33.7
R dividendin_5 134
R dbitlow_0[2]/mux1_0/a_n47_36# 1106
R dbitlow_0[2]/mux1_0/w_n54_52# 10580
R dbitlow_0[2]/mux1_0/Y 527
R dbitlow_0[2]/reg1_0/a_129_n61# 36
R dbitlow_0[2]/reg1_0/a_103_n61# 53
R dbitlow_0[2]/reg1_0/a_45_n61# 53
C quotient_5 GND 40.9
R quotient_5 951
R dbitlow_0[2]/reg1_0/a_129_n31# 159
R dbitlow_0[2]/reg1_0/a_45_n31# 512
R dbitlow_0[2]/reg1_0/a_103_n31# 954
R dbitlow_0[2]/reg1_0/a_87_n61# 939
R dbitlow_0[2]/reg1_0/a_28_n61# 932
R dbitlow_0[2]/reg1_0/a_12_n61# 940
R dbitlow_0[2]/reg1_0/a_n5_n61# 527
C dbitlow_0[2]/reg1_0/D GND 18.7
R dbitlow_0[2]/reg1_0/D 1308
R dbitlow_0[2]/reg1_0/w_n12_n45# 19591
R dbitlow_0[1]/mux1_0/a_3_36# 527
R dbitlow_0[1]/mux1_0/a_22_36# 1106
R dbitlow_0[1]/mux1_0/a_n15_36# 527
C dividendin_6 GND 33.7
R dividendin_6 134
R dbitlow_0[1]/mux1_0/a_n47_36# 1106
R dbitlow_0[1]/mux1_0/w_n54_52# 10580
R dbitlow_0[1]/mux1_0/Y 527
R dbitlow_0[1]/reg1_0/a_129_n61# 36
R dbitlow_0[1]/reg1_0/a_103_n61# 53
R dbitlow_0[1]/reg1_0/a_45_n61# 53
C quotient_6 GND 40.8
R quotient_6 951
R dbitlow_0[1]/reg1_0/a_129_n31# 159
R dbitlow_0[1]/reg1_0/a_45_n31# 512
R dbitlow_0[1]/reg1_0/a_103_n31# 954
R dbitlow_0[1]/reg1_0/a_87_n61# 939
R dbitlow_0[1]/reg1_0/a_28_n61# 932
R dbitlow_0[1]/reg1_0/a_12_n61# 940
R dbitlow_0[1]/reg1_0/a_n5_n61# 527
C dbitlow_0[1]/reg1_0/D GND 18.7
R dbitlow_0[1]/reg1_0/D 1308
R dbitlow_0[1]/reg1_0/w_n12_n45# 19591
R dbitlow_0[0]/mux1_0/a_3_36# 527
R dbitlow_0[0]/mux1_0/a_22_36# 1106
R dbitlow_0[0]/mux1_0/a_n15_36# 527
C dividendin_7 GND 33.5
R dividendin_7 134
R dbitlow_0[0]/mux1_0/a_n47_36# 1106
R dbitlow_0[0]/mux1_0/w_n54_52# 10580
R dbitlow_0[0]/mux1_0/Y 527
R dbitlow_0[0]/reg1_0/a_129_n61# 36
R dbitlow_0[0]/reg1_0/a_103_n61# 53
R dbitlow_0[0]/reg1_0/a_45_n61# 53
C quotient_7 GND 40.9
R quotient_7 951
R dbitlow_0[0]/reg1_0/a_129_n31# 159
R dbitlow_0[0]/reg1_0/a_45_n31# 512
R dbitlow_0[0]/reg1_0/a_103_n31# 954
R dbitlow_0[0]/reg1_0/a_87_n61# 939
R dbitlow_0[0]/reg1_0/a_28_n61# 932
R dbitlow_0[0]/reg1_0/a_12_n61# 940
R dbitlow_0[0]/reg1_0/a_n5_n61# 527
R dbitlow_0[0]/reg1_0/w_n12_n45# 19591
R dbithigh_0[7]/reg1_0/a_129_n61# 36
R dbithigh_0[7]/reg1_0/a_103_n61# 53
R dbithigh_0[7]/reg1_0/a_45_n61# 53
R dbithigh_0[7]/reg1_0/a_129_n31# 159
R dbithigh_0[7]/reg1_0/a_45_n31# 512
R dbithigh_0[7]/reg1_0/a_103_n31# 954
R dbithigh_0[7]/reg1_0/a_87_n61# 939
R dbithigh_0[7]/reg1_0/a_28_n61# 932
R dbithigh_0[7]/reg1_0/a_12_n61# 940
R dbithigh_0[7]/reg1_0/a_n5_n61# 527
C inverter1_0/Out GND 379.8
R inverter1_0/Out 22244
R divisorin_0 405
R dbithigh_0[7]/reg1_0/w_n12_n45# 19591
R dbithigh_0[7]/addsub1_0/a_106_34# 33
R dbithigh_0[7]/addsub1_0/a_100_34# 33
R dbithigh_0[7]/addsub1_0/a_39_34# 272
R dbithigh_0[7]/addsub1_0/a_1_34# 44
R dbithigh_0[7]/addsub1_0/a_n39_34# 157
R dbithigh_0[7]/addsub1_0/a_106_72# 149
R dbithigh_0[7]/addsub1_0/a_100_72# 149
R dbithigh_0[7]/addsub1_0/a_39_72# 621
C dbithigh_0[7]/addsub1_0/X GND 45.6
R dbithigh_0[7]/addsub1_0/X 4750
R dbithigh_0[7]/addsub1_0/a_1_72# 199
R dbithigh_0[7]/addsub1_0/a_n39_72# 393
R dbithigh_0[7]/addsub1_0/a_n102_34# 383
R dbithigh_0[7]/addsub1_0/a_83_34# 991
R dbithigh_0[7]/addsub1_0/a_n15_34# 1497
R dbithigh_0[7]/reg1_0/Q 934
C dbithigh_0[7]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[7]/addsub1_0/a_n80_34# 3855
C add_n GND 290.2
R add_n 24734
R dbithigh_0[7]/mux1_0/a_3_36# 527
R dbithigh_0[7]/mux1_0/a_22_36# 1106
C inverter1_2/Out GND 256.9
R inverter1_2/Out 25375
C sel_1 GND 322.5
R sel_1 28384
R dbithigh_0[7]/mux1_0/D1 550
R dbithigh_0[7]/mux1_0/a_n15_36# 527
R dbithigh_0[7]/mux1_0/a_n47_36# 1106
C inverter1_1/Out GND 527.0
R inverter1_1/Out 37617
C sel_0 GND 261.4
R sel_0 26270
R dbithigh_0[7]/mux1_0/w_n54_52# 10580
C dbitlow_0[0]/reg1_0/D GND 18.7
R dbitlow_0[0]/reg1_0/D 1308
R dbithigh_0[7]/mux1_0/Y 527
C inverter1_3/Out GND 521.1
R inverter1_3/Out 29057
C shift GND 280.5
R shift 26270
R dbithigh_0[7]/reg1_1/a_129_n61# 36
R dbithigh_0[7]/reg1_1/a_103_n61# 53
R dbithigh_0[7]/reg1_1/a_45_n61# 53
C dbithigh_0[7]/reg1_1/Q GND 75.0
R dbithigh_0[7]/reg1_1/Q 5055
R dbithigh_0[7]/reg1_1/a_129_n31# 159
R dbithigh_0[7]/reg1_1/a_45_n31# 512
C clk GND 1088.8
R clk 66630
R dbithigh_0[7]/reg1_1/a_103_n31# 954
R dbithigh_0[7]/reg1_1/a_87_n61# 939
C reset_n GND 664.2
R reset_n 41264
R dbithigh_0[7]/reg1_1/a_28_n61# 932
R dbithigh_0[7]/reg1_1/a_12_n61# 940
R dbithigh_0[7]/reg1_1/a_n5_n61# 527
C inverter1_4/Out GND 753.6
R inverter1_4/Out 44407
C dbithigh_0[7]/reg1_1/D GND 18.7
R dbithigh_0[7]/reg1_1/D 1308
R dbithigh_0[7]/reg1_1/w_n12_n45# 19591
R dbithigh_0[6]/reg1_0/a_129_n61# 36
R dbithigh_0[6]/reg1_0/a_103_n61# 53
R dbithigh_0[6]/reg1_0/a_45_n61# 53
R dbithigh_0[6]/reg1_0/a_129_n31# 159
R dbithigh_0[6]/reg1_0/a_45_n31# 512
R dbithigh_0[6]/reg1_0/a_103_n31# 954
R dbithigh_0[6]/reg1_0/a_87_n61# 939
R dbithigh_0[6]/reg1_0/a_28_n61# 932
R dbithigh_0[6]/reg1_0/a_12_n61# 940
R dbithigh_0[6]/reg1_0/a_n5_n61# 527
R divisorin_1 405
R dbithigh_0[6]/reg1_0/w_n12_n45# 19591
R dbithigh_0[6]/addsub1_0/a_106_34# 33
R dbithigh_0[6]/addsub1_0/a_100_34# 33
R dbithigh_0[6]/addsub1_0/a_39_34# 272
R dbithigh_0[6]/addsub1_0/a_1_34# 44
R dbithigh_0[6]/addsub1_0/a_n39_34# 157
R dbithigh_0[6]/addsub1_0/a_106_72# 149
R dbithigh_0[6]/addsub1_0/a_100_72# 149
R dbithigh_0[6]/addsub1_0/a_39_72# 621
C dbithigh_0[6]/addsub1_0/X GND 45.6
R dbithigh_0[6]/addsub1_0/X 4750
R dbithigh_0[6]/addsub1_0/a_1_72# 199
R dbithigh_0[6]/addsub1_0/a_n39_72# 393
R dbithigh_0[6]/addsub1_0/a_n102_34# 383
R dbithigh_0[6]/addsub1_0/a_83_34# 991
R dbithigh_0[6]/addsub1_0/a_n15_34# 1497
R dbithigh_0[6]/reg1_0/Q 934
C dbithigh_0[6]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[6]/addsub1_0/a_n80_34# 3855
R dbithigh_0[6]/mux1_0/a_3_36# 527
R dbithigh_0[6]/mux1_0/a_22_36# 1106
R dbithigh_0[6]/mux1_0/D1 550
R dbithigh_0[6]/mux1_0/a_n15_36# 527
R dbithigh_0[6]/mux1_0/a_n47_36# 1106
R dbithigh_0[6]/mux1_0/w_n54_52# 10580
R dbithigh_0[6]/mux1_0/Y 527
R dbithigh_0[6]/reg1_1/a_129_n61# 36
R dbithigh_0[6]/reg1_1/a_103_n61# 53
R dbithigh_0[6]/reg1_1/a_45_n61# 53
C remainder_0 GND 76.0
R remainder_0 5055
R dbithigh_0[6]/reg1_1/a_129_n31# 159
R dbithigh_0[6]/reg1_1/a_45_n31# 512
R dbithigh_0[6]/reg1_1/a_103_n31# 954
R dbithigh_0[6]/reg1_1/a_87_n61# 939
R dbithigh_0[6]/reg1_1/a_28_n61# 932
R dbithigh_0[6]/reg1_1/a_12_n61# 940
R dbithigh_0[6]/reg1_1/a_n5_n61# 527
C dbithigh_0[6]/reg1_1/D GND 18.7
R dbithigh_0[6]/reg1_1/D 1308
R dbithigh_0[6]/reg1_1/w_n12_n45# 19591
R dbithigh_0[5]/reg1_0/a_129_n61# 36
R dbithigh_0[5]/reg1_0/a_103_n61# 53
R dbithigh_0[5]/reg1_0/a_45_n61# 53
R dbithigh_0[5]/reg1_0/a_129_n31# 159
R dbithigh_0[5]/reg1_0/a_45_n31# 512
R dbithigh_0[5]/reg1_0/a_103_n31# 954
R dbithigh_0[5]/reg1_0/a_87_n61# 939
R dbithigh_0[5]/reg1_0/a_28_n61# 932
R dbithigh_0[5]/reg1_0/a_12_n61# 940
R dbithigh_0[5]/reg1_0/a_n5_n61# 527
R divisorin_2 405
R dbithigh_0[5]/reg1_0/w_n12_n45# 19591
R dbithigh_0[5]/addsub1_0/a_106_34# 33
R dbithigh_0[5]/addsub1_0/a_100_34# 33
R dbithigh_0[5]/addsub1_0/a_39_34# 272
R dbithigh_0[5]/addsub1_0/a_1_34# 44
R dbithigh_0[5]/addsub1_0/a_n39_34# 157
R dbithigh_0[5]/addsub1_0/a_106_72# 149
R dbithigh_0[5]/addsub1_0/a_100_72# 149
R dbithigh_0[5]/addsub1_0/a_39_72# 621
C dbithigh_0[5]/addsub1_0/X GND 45.6
R dbithigh_0[5]/addsub1_0/X 4750
R dbithigh_0[5]/addsub1_0/a_1_72# 199
R dbithigh_0[5]/addsub1_0/a_n39_72# 393
R dbithigh_0[5]/addsub1_0/a_n102_34# 383
R dbithigh_0[5]/addsub1_0/a_83_34# 991
R dbithigh_0[5]/addsub1_0/a_n15_34# 1497
R dbithigh_0[5]/reg1_0/Q 934
C dbithigh_0[5]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[5]/addsub1_0/a_n80_34# 3855
R dbithigh_0[5]/mux1_0/a_3_36# 527
R dbithigh_0[5]/mux1_0/a_22_36# 1106
R dbithigh_0[5]/mux1_0/D1 550
R dbithigh_0[5]/mux1_0/a_n15_36# 527
R dbithigh_0[5]/mux1_0/a_n47_36# 1106
R dbithigh_0[5]/mux1_0/w_n54_52# 10580
R dbithigh_0[5]/mux1_0/Y 527
R dbithigh_0[5]/reg1_1/a_129_n61# 36
R dbithigh_0[5]/reg1_1/a_103_n61# 53
R dbithigh_0[5]/reg1_1/a_45_n61# 53
C remainder_1 GND 76.0
R remainder_1 5055
R dbithigh_0[5]/reg1_1/a_129_n31# 159
R dbithigh_0[5]/reg1_1/a_45_n31# 512
R dbithigh_0[5]/reg1_1/a_103_n31# 954
R dbithigh_0[5]/reg1_1/a_87_n61# 939
R dbithigh_0[5]/reg1_1/a_28_n61# 932
R dbithigh_0[5]/reg1_1/a_12_n61# 940
R dbithigh_0[5]/reg1_1/a_n5_n61# 527
C dbithigh_0[5]/reg1_1/D GND 18.7
R dbithigh_0[5]/reg1_1/D 1308
R dbithigh_0[5]/reg1_1/w_n12_n45# 19591
R dbithigh_0[4]/reg1_0/a_129_n61# 36
R dbithigh_0[4]/reg1_0/a_103_n61# 53
R dbithigh_0[4]/reg1_0/a_45_n61# 53
R dbithigh_0[4]/reg1_0/a_129_n31# 159
R dbithigh_0[4]/reg1_0/a_45_n31# 512
R dbithigh_0[4]/reg1_0/a_103_n31# 954
R dbithigh_0[4]/reg1_0/a_87_n61# 939
R dbithigh_0[4]/reg1_0/a_28_n61# 932
R dbithigh_0[4]/reg1_0/a_12_n61# 940
R dbithigh_0[4]/reg1_0/a_n5_n61# 527
R divisorin_3 405
R dbithigh_0[4]/reg1_0/w_n12_n45# 19591
R dbithigh_0[4]/addsub1_0/a_106_34# 33
R dbithigh_0[4]/addsub1_0/a_100_34# 33
R dbithigh_0[4]/addsub1_0/a_39_34# 272
R dbithigh_0[4]/addsub1_0/a_1_34# 44
R dbithigh_0[4]/addsub1_0/a_n39_34# 157
R dbithigh_0[4]/addsub1_0/a_106_72# 149
R dbithigh_0[4]/addsub1_0/a_100_72# 149
R dbithigh_0[4]/addsub1_0/a_39_72# 621
C dbithigh_0[4]/addsub1_0/X GND 45.6
R dbithigh_0[4]/addsub1_0/X 4750
R dbithigh_0[4]/addsub1_0/a_1_72# 199
R dbithigh_0[4]/addsub1_0/a_n39_72# 393
R dbithigh_0[4]/addsub1_0/a_n102_34# 383
R dbithigh_0[4]/addsub1_0/a_83_34# 991
R dbithigh_0[4]/addsub1_0/a_n15_34# 1497
R dbithigh_0[4]/reg1_0/Q 934
C dbithigh_0[4]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[4]/addsub1_0/a_n80_34# 3855
R dbithigh_0[4]/mux1_0/a_3_36# 527
R dbithigh_0[4]/mux1_0/a_22_36# 1106
R dbithigh_0[4]/mux1_0/D1 550
R dbithigh_0[4]/mux1_0/a_n15_36# 527
R dbithigh_0[4]/mux1_0/a_n47_36# 1106
R dbithigh_0[4]/mux1_0/w_n54_52# 10580
R dbithigh_0[4]/mux1_0/Y 527
R dbithigh_0[4]/reg1_1/a_129_n61# 36
R dbithigh_0[4]/reg1_1/a_103_n61# 53
R dbithigh_0[4]/reg1_1/a_45_n61# 53
C remainder_2 GND 76.0
R remainder_2 5055
R dbithigh_0[4]/reg1_1/a_129_n31# 159
R dbithigh_0[4]/reg1_1/a_45_n31# 512
R dbithigh_0[4]/reg1_1/a_103_n31# 954
R dbithigh_0[4]/reg1_1/a_87_n61# 939
R dbithigh_0[4]/reg1_1/a_28_n61# 932
R dbithigh_0[4]/reg1_1/a_12_n61# 940
R dbithigh_0[4]/reg1_1/a_n5_n61# 527
C dbithigh_0[4]/reg1_1/D GND 18.7
R dbithigh_0[4]/reg1_1/D 1308
R dbithigh_0[4]/reg1_1/w_n12_n45# 19591
R dbithigh_0[3]/reg1_0/a_129_n61# 36
R dbithigh_0[3]/reg1_0/a_103_n61# 53
R dbithigh_0[3]/reg1_0/a_45_n61# 53
R dbithigh_0[3]/reg1_0/a_129_n31# 159
R dbithigh_0[3]/reg1_0/a_45_n31# 512
R dbithigh_0[3]/reg1_0/a_103_n31# 954
R dbithigh_0[3]/reg1_0/a_87_n61# 939
R dbithigh_0[3]/reg1_0/a_28_n61# 932
R dbithigh_0[3]/reg1_0/a_12_n61# 940
R dbithigh_0[3]/reg1_0/a_n5_n61# 527
R divisorin_4 405
R dbithigh_0[3]/reg1_0/w_n12_n45# 19591
R dbithigh_0[3]/addsub1_0/a_106_34# 33
R dbithigh_0[3]/addsub1_0/a_100_34# 33
R dbithigh_0[3]/addsub1_0/a_39_34# 272
R dbithigh_0[3]/addsub1_0/a_1_34# 44
R dbithigh_0[3]/addsub1_0/a_n39_34# 157
R dbithigh_0[3]/addsub1_0/a_106_72# 149
R dbithigh_0[3]/addsub1_0/a_100_72# 149
R dbithigh_0[3]/addsub1_0/a_39_72# 621
C dbithigh_0[3]/addsub1_0/X GND 45.6
R dbithigh_0[3]/addsub1_0/X 4750
R dbithigh_0[3]/addsub1_0/a_1_72# 199
R dbithigh_0[3]/addsub1_0/a_n39_72# 393
R dbithigh_0[3]/addsub1_0/a_n102_34# 383
R dbithigh_0[3]/addsub1_0/a_83_34# 991
R dbithigh_0[3]/addsub1_0/a_n15_34# 1497
R dbithigh_0[3]/reg1_0/Q 934
C dbithigh_0[3]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[3]/addsub1_0/a_n80_34# 3855
R dbithigh_0[3]/mux1_0/a_3_36# 527
R dbithigh_0[3]/mux1_0/a_22_36# 1106
R dbithigh_0[3]/mux1_0/D1 550
R dbithigh_0[3]/mux1_0/a_n15_36# 527
R dbithigh_0[3]/mux1_0/a_n47_36# 1106
R dbithigh_0[3]/mux1_0/w_n54_52# 10580
R dbithigh_0[3]/mux1_0/Y 527
R dbithigh_0[3]/reg1_1/a_129_n61# 36
R dbithigh_0[3]/reg1_1/a_103_n61# 53
R dbithigh_0[3]/reg1_1/a_45_n61# 53
C remainder_3 GND 76.0
R remainder_3 5055
R dbithigh_0[3]/reg1_1/a_129_n31# 159
R dbithigh_0[3]/reg1_1/a_45_n31# 512
R dbithigh_0[3]/reg1_1/a_103_n31# 954
R dbithigh_0[3]/reg1_1/a_87_n61# 939
R dbithigh_0[3]/reg1_1/a_28_n61# 932
R dbithigh_0[3]/reg1_1/a_12_n61# 940
R dbithigh_0[3]/reg1_1/a_n5_n61# 527
C dbithigh_0[3]/reg1_1/D GND 18.7
R dbithigh_0[3]/reg1_1/D 1308
R dbithigh_0[3]/reg1_1/w_n12_n45# 19591
R dbithigh_0[2]/reg1_0/a_129_n61# 36
R dbithigh_0[2]/reg1_0/a_103_n61# 53
R dbithigh_0[2]/reg1_0/a_45_n61# 53
R dbithigh_0[2]/reg1_0/a_129_n31# 159
R dbithigh_0[2]/reg1_0/a_45_n31# 512
R dbithigh_0[2]/reg1_0/a_103_n31# 954
R dbithigh_0[2]/reg1_0/a_87_n61# 939
R dbithigh_0[2]/reg1_0/a_28_n61# 932
R dbithigh_0[2]/reg1_0/a_12_n61# 940
R dbithigh_0[2]/reg1_0/a_n5_n61# 527
R divisorin_5 405
R dbithigh_0[2]/reg1_0/w_n12_n45# 19591
R dbithigh_0[2]/addsub1_0/a_106_34# 33
R dbithigh_0[2]/addsub1_0/a_100_34# 33
R dbithigh_0[2]/addsub1_0/a_39_34# 272
R dbithigh_0[2]/addsub1_0/a_1_34# 44
R dbithigh_0[2]/addsub1_0/a_n39_34# 157
R dbithigh_0[2]/addsub1_0/a_106_72# 149
R dbithigh_0[2]/addsub1_0/a_100_72# 149
R dbithigh_0[2]/addsub1_0/a_39_72# 621
C dbithigh_0[2]/addsub1_0/X GND 45.6
R dbithigh_0[2]/addsub1_0/X 4750
R dbithigh_0[2]/addsub1_0/a_1_72# 199
R dbithigh_0[2]/addsub1_0/a_n39_72# 393
R dbithigh_0[2]/addsub1_0/a_n102_34# 383
R dbithigh_0[2]/addsub1_0/a_83_34# 991
R dbithigh_0[2]/addsub1_0/a_n15_34# 1497
R dbithigh_0[2]/reg1_0/Q 934
C dbithigh_0[2]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[2]/addsub1_0/a_n80_34# 3855
R dbithigh_0[2]/mux1_0/a_3_36# 527
R dbithigh_0[2]/mux1_0/a_22_36# 1106
R dbithigh_0[2]/mux1_0/D1 550
R dbithigh_0[2]/mux1_0/a_n15_36# 527
R dbithigh_0[2]/mux1_0/a_n47_36# 1106
R dbithigh_0[2]/mux1_0/w_n54_52# 10580
R dbithigh_0[2]/mux1_0/Y 527
R dbithigh_0[2]/reg1_1/a_129_n61# 36
R dbithigh_0[2]/reg1_1/a_103_n61# 53
R dbithigh_0[2]/reg1_1/a_45_n61# 53
C remainder_4 GND 76.0
R remainder_4 5055
R dbithigh_0[2]/reg1_1/a_129_n31# 159
R dbithigh_0[2]/reg1_1/a_45_n31# 512
R dbithigh_0[2]/reg1_1/a_103_n31# 954
R dbithigh_0[2]/reg1_1/a_87_n61# 939
R dbithigh_0[2]/reg1_1/a_28_n61# 932
R dbithigh_0[2]/reg1_1/a_12_n61# 940
R dbithigh_0[2]/reg1_1/a_n5_n61# 527
C dbithigh_0[2]/reg1_1/D GND 18.7
R dbithigh_0[2]/reg1_1/D 1308
R dbithigh_0[2]/reg1_1/w_n12_n45# 19591
R dbithigh_0[1]/reg1_0/a_129_n61# 36
R dbithigh_0[1]/reg1_0/a_103_n61# 53
R dbithigh_0[1]/reg1_0/a_45_n61# 53
R dbithigh_0[1]/reg1_0/a_129_n31# 159
R dbithigh_0[1]/reg1_0/a_45_n31# 512
R dbithigh_0[1]/reg1_0/a_103_n31# 954
R dbithigh_0[1]/reg1_0/a_87_n61# 939
R dbithigh_0[1]/reg1_0/a_28_n61# 932
R dbithigh_0[1]/reg1_0/a_12_n61# 940
R dbithigh_0[1]/reg1_0/a_n5_n61# 527
R divisorin_6 405
R dbithigh_0[1]/reg1_0/w_n12_n45# 19591
R dbithigh_0[1]/addsub1_0/a_106_34# 33
R dbithigh_0[1]/addsub1_0/a_100_34# 33
R dbithigh_0[1]/addsub1_0/a_39_34# 272
R dbithigh_0[1]/addsub1_0/a_1_34# 44
R dbithigh_0[1]/addsub1_0/a_n39_34# 157
R dbithigh_0[1]/addsub1_0/a_106_72# 149
R dbithigh_0[1]/addsub1_0/a_100_72# 149
R dbithigh_0[1]/addsub1_0/a_39_72# 621
C dbithigh_0[1]/addsub1_0/X GND 45.6
R dbithigh_0[1]/addsub1_0/X 4750
R dbithigh_0[1]/addsub1_0/a_1_72# 199
R dbithigh_0[1]/addsub1_0/a_n39_72# 393
R dbithigh_0[1]/addsub1_0/a_n102_34# 383
R dbithigh_0[1]/addsub1_0/a_83_34# 991
R dbithigh_0[1]/addsub1_0/a_n15_34# 1497
R dbithigh_0[1]/reg1_0/Q 934
C dbithigh_0[1]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[1]/addsub1_0/a_n80_34# 3855
R dbithigh_0[1]/mux1_0/a_3_36# 527
R dbithigh_0[1]/mux1_0/a_22_36# 1106
R dbithigh_0[1]/mux1_0/D1 550
R dbithigh_0[1]/mux1_0/a_n15_36# 527
R dbithigh_0[1]/mux1_0/a_n47_36# 1106
R dbithigh_0[1]/mux1_0/w_n54_52# 10580
R dbithigh_0[1]/mux1_0/Y 527
R dbithigh_0[1]/reg1_1/a_129_n61# 36
R dbithigh_0[1]/reg1_1/a_103_n61# 53
R dbithigh_0[1]/reg1_1/a_45_n61# 53
C remainder_5 GND 76.0
R remainder_5 5055
R dbithigh_0[1]/reg1_1/a_129_n31# 159
R dbithigh_0[1]/reg1_1/a_45_n31# 512
R dbithigh_0[1]/reg1_1/a_103_n31# 954
R dbithigh_0[1]/reg1_1/a_87_n61# 939
R dbithigh_0[1]/reg1_1/a_28_n61# 932
R dbithigh_0[1]/reg1_1/a_12_n61# 940
R dbithigh_0[1]/reg1_1/a_n5_n61# 527
C dbithigh_0[1]/reg1_1/D GND 18.7
R dbithigh_0[1]/reg1_1/D 1308
R dbithigh_0[1]/reg1_1/w_n12_n45# 19591
R dbithigh_0[0]/reg1_0/a_129_n61# 36
R dbithigh_0[0]/reg1_0/a_103_n61# 53
R dbithigh_0[0]/reg1_0/a_45_n61# 53
R dbithigh_0[0]/reg1_0/a_129_n31# 159
R dbithigh_0[0]/reg1_0/a_45_n31# 512
R dbithigh_0[0]/reg1_0/a_103_n31# 954
R dbithigh_0[0]/reg1_0/a_87_n61# 939
R dbithigh_0[0]/reg1_0/a_28_n61# 932
R dbithigh_0[0]/reg1_0/a_12_n61# 940
R dbithigh_0[0]/reg1_0/a_n5_n61# 527
R dbithigh_0[0]/reg1_0/w_n12_n45# 19591
R dbithigh_0[0]/addsub1_0/a_106_34# 33
R dbithigh_0[0]/addsub1_0/a_100_34# 33
R dbithigh_0[0]/addsub1_0/a_39_34# 272
R dbithigh_0[0]/addsub1_0/a_1_34# 44
R dbithigh_0[0]/addsub1_0/a_n39_34# 157
R dbithigh_0[0]/addsub1_0/a_106_72# 149
R dbithigh_0[0]/addsub1_0/a_100_72# 149
R dbithigh_0[0]/addsub1_0/a_39_72# 621
C dbithigh_0[0]/addsub1_0/X GND 4.4
R dbithigh_0[0]/addsub1_0/X 585
R dbithigh_0[0]/addsub1_0/a_1_72# 199
R dbithigh_0[0]/addsub1_0/a_n39_72# 393
R dbithigh_0[0]/addsub1_0/a_n102_34# 383
R dbithigh_0[0]/addsub1_0/a_83_34# 991
R dbithigh_0[0]/addsub1_0/a_n15_34# 1497
R dbithigh_0[0]/reg1_0/Q 934
C dbithigh_0[0]/addsub1_0/a_n80_34# GND 22.4
R dbithigh_0[0]/addsub1_0/a_n80_34# 3855
R dbithigh_0[0]/mux1_0/a_3_36# 527
R dbithigh_0[0]/mux1_0/a_22_36# 1106
R dbithigh_0[0]/mux1_0/D1 550
R dbithigh_0[0]/mux1_0/a_n15_36# 527
R dbithigh_0[0]/mux1_0/a_n47_36# 1106
R dbithigh_0[0]/mux1_0/w_n54_52# 10580
R dbithigh_0[0]/mux1_0/Y 527
R dbithigh_0[0]/reg1_1/a_129_n61# 36
R dbithigh_0[0]/reg1_1/a_103_n61# 53
R dbithigh_0[0]/reg1_1/a_45_n61# 53
C remainder_6 GND 76.0
R remainder_6 5055
R dbithigh_0[0]/reg1_1/a_129_n31# 159
R dbithigh_0[0]/reg1_1/a_45_n31# 512
R dbithigh_0[0]/reg1_1/a_103_n31# 954
R dbithigh_0[0]/reg1_1/a_87_n61# 939
R dbithigh_0[0]/reg1_1/a_28_n61# 932
R dbithigh_0[0]/reg1_1/a_12_n61# 940
R dbithigh_0[0]/reg1_1/a_n5_n61# 527
C dbithigh_0[0]/reg1_1/D GND 11.5
R dbithigh_0[0]/reg1_1/D 941
R dbithigh_0[0]/reg1_1/w_n12_n45# 19591
