<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed Feb 18 11:28:44 2015</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.2 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>932637</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>210823092_1777496361_0_975</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a200t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg484</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>e998119b7c8d58dcabe5b26367101798</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>94dfac332eaf45a09bfe557279ace039</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 12.04.5 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i5-2500K CPU @ 3.30GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3301.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>12.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=22</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=5</TD>
   <TD>totalimplruns=5</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=8</TD>
    <TD>bufgctrl=2</TD>
    <TD>carry4=403</TD>
    <TD>fdce=4922</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=360</TD>
    <TD>fdre=3806</TD>
    <TD>fdse=169</TD>
    <TD>fifo36e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=236</TD>
    <TD>gtpe2_channel=4</TD>
    <TD>gtpe2_common=1</TD>
    <TD>ibuf=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2=1</TD>
    <TD>iddr=48</TD>
    <TD>lut1=790</TD>
    <TD>lut2=1665</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=719</TD>
    <TD>lut4=1405</TD>
    <TD>lut5=1226</TD>
    <TD>lut6=3495</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=2</TD>
    <TD>muxf7=86</TD>
    <TD>obuf=5</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=65</TD>
    <TD>srl16e=385</TD>
    <TD>vcc=174</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=8</TD>
    <TD>bufgctrl=2</TD>
    <TD>carry4=403</TD>
    <TD>fdce=4922</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=360</TD>
    <TD>fdre=3806</TD>
    <TD>fdse=169</TD>
    <TD>fifo36e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=236</TD>
    <TD>gtpe2_channel=4</TD>
    <TD>gtpe2_common=1</TD>
    <TD>ibuf=60</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2=1</TD>
    <TD>iddr=48</TD>
    <TD>lut1=790</TD>
    <TD>lut2=1665</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=719</TD>
    <TD>lut4=1405</TD>
    <TD>lut5=1226</TD>
    <TD>lut6=3495</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv=2</TD>
    <TD>muxf7=86</TD>
    <TD>obuf=16</TD>
    <TD>pcie_2_1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=65</TD>
    <TD>srl16e=385</TD>
    <TD>vcc=174</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=6849</TD>
    <TD>ff=7289</TD>
    <TD>bram36=66</TD>
    <TD>bram18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=168</TD>
    <TD>dsp=0</TD>
    <TD>iob=42</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=21064</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=15960</TD>
    <TD>pins=104101</TD>
    <TD>bogomips=6584</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=4</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=81.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=7289</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=294</TD>
    <TD>bram_ports_augmented=56</TD>
    <TD>bram_ports_newly_gated=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=130</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=clk_wiz_0</TD>
    <TD>use_phase_alignment=true</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=MMCM</TD>
    <TD>num_out_clk=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=10.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=15</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=64</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=64</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=1</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=1</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=1</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=8kx4</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=1</TD>
    <TD>c_prog_full_thresh_assert_val=32765</TD>
    <TD>c_prog_full_thresh_negate_val=32764</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=15</TD>
    <TD>c_rd_depth=32768</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=15</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth=32768</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=15</TD>
    <TD>c_wr_response_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=9</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=72</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=72</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=0</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=6</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=4</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=128</TD>
    <TD>c_prog_full_thresh_negate_val=127</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=9</TD>
    <TD>c_rd_depth=512</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=9</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth=512</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=9</TD>
    <TD>c_wr_response_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=3</TD>
    <TD>x_ipproduct=Vivado 2014.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=4</TD>
    <TD>c_default_value=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width=128</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=128</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=1</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_memory_type=3</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=1</TD>
    <TD>c_prog_full_thresh_assert_val=12</TD>
    <TD>c_prog_full_thresh_negate_val=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=4</TD>
    <TD>c_rd_depth=16</TD>
    <TD>c_rd_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_pntr_width=4</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth=16</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=4</TD>
    <TD>c_wr_response_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_0_pcie2_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.2</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=pcie_7x</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=pcie_7x_0</TD>
    <TD>dev_port_type=0000</TD>
    <TD>c_dev_port_type=0</TD>
    <TD>c_header_type=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_upstream_facing=TRUE</TD>
    <TD>max_lnk_wdt=000100</TD>
    <TD>max_lnk_spd=1</TD>
    <TD>c_gen1=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>pci_exp_int_freq=3</TD>
    <TD>c_pcie_fast_config=0</TD>
    <TD>bar_0=FFFF0000</TD>
    <TD>bar_1=FFF00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bar_2=FFF80000</TD>
    <TD>bar_3=00000000</TD>
    <TD>bar_4=00000000</TD>
    <TD>bar_5=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>xrom_bar=00000000</TD>
    <TD>cost_table=1</TD>
    <TD>ven_id=10EE</TD>
    <TD>dev_id=6024</TD>
</TR><TR ALIGN='LEFT'>    <TD>rev_id=06</TD>
    <TD>subsys_ven_id=0084</TD>
    <TD>subsys_id=ABB3</TD>
    <TD>class_code=058000</TD>
</TR><TR ALIGN='LEFT'>    <TD>cardbus_cis_ptr=00000000</TD>
    <TD>cap_ver=2</TD>
    <TD>c_pcie_cap_slot_implemented=FALSE</TD>
    <TD>mps=010</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmps=2</TD>
    <TD>ext_tag_fld_sup=FALSE</TD>
    <TD>c_dev_control_ext_tag_default=FALSE</TD>
    <TD>phantm_func_sup=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_phantom_functions=0</TD>
    <TD>ep_l0s_accpt_lat=000</TD>
    <TD>c_ep_l0s_accpt_lat=0</TD>
    <TD>ep_l1_accpt_lat=111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ep_l1_accpt_lat=7</TD>
    <TD>c_cpl_timeout_disable_sup=FALSE</TD>
    <TD>c_cpl_timeout_range=0010</TD>
    <TD>c_cpl_timeout_ranges_sup=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_buf_opt_bma=TRUE</TD>
    <TD>c_perf_level_high=TRUE</TD>
    <TD>c_tx_last_tlp=29</TD>
    <TD>c_rx_ram_limit=7FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_ph=32</TD>
    <TD>c_fc_pd=437</TD>
    <TD>c_fc_nph=12</TD>
    <TD>c_fc_npd=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_cplh=36</TD>
    <TD>c_fc_cpld=461</TD>
    <TD>c_cpl_inf=TRUE</TD>
    <TD>c_cpl_infinite=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dll_lnk_actv_cap=FALSE</TD>
    <TD>c_trgt_lnk_spd=0</TD>
    <TD>c_hw_auton_spd_disable=FALSE</TD>
    <TD>c_de_emph=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>slot_clk=TRUE</TD>
    <TD>c_rcb=0</TD>
    <TD>c_root_cap_crs=FALSE</TD>
    <TD>c_slot_cap_attn_butn=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_attn_ind=FALSE</TD>
    <TD>c_slot_cap_pwr_ctrl=FALSE</TD>
    <TD>c_slot_cap_pwr_ind=FALSE</TD>
    <TD>c_slot_cap_hotplug_surprise=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_hotplug_cap=FALSE</TD>
    <TD>c_slot_cap_mrl=FALSE</TD>
    <TD>c_slot_cap_elec_interlock=FALSE</TD>
    <TD>c_slot_cap_no_cmd_comp_sup=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_pwr_limit_value=0</TD>
    <TD>c_slot_cap_pwr_limit_scale=0</TD>
    <TD>c_slot_cap_physical_slot_num=0</TD>
    <TD>intx=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>int_pin=1</TD>
    <TD>c_msi_cap_on=TRUE</TD>
    <TD>c_pm_cap_next_ptr=48</TD>
    <TD>c_msi_64b_addr=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi=0</TD>
    <TD>c_msi_mult_msg_extn=0</TD>
    <TD>c_msi_per_vctr_mask_cap=FALSE</TD>
    <TD>c_msix_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_next_ptr=00</TD>
    <TD>c_pcie_cap_next_ptr=00</TD>
    <TD>c_msix_table_size=000</TD>
    <TD>c_msix_table_offset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_table_bir=0</TD>
    <TD>c_msix_pba_offset=0</TD>
    <TD>c_msix_pba_bir=0</TD>
    <TD>dsi=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsi_bool=FALSE</TD>
    <TD>d1_sup=0</TD>
    <TD>c_d1_support=FALSE</TD>
    <TD>d2_sup=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_d2_support=FALSE</TD>
    <TD>pme_sup=0F</TD>
    <TD>c_pme_support=0F</TD>
    <TD>no_soft_rst=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d0_state=00</TD>
    <TD>con_scl_fctr_d0_state=0</TD>
    <TD>pwr_con_d1_state=00</TD>
    <TD>con_scl_fctr_d1_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d2_state=00</TD>
    <TD>con_scl_fctr_d2_state=0</TD>
    <TD>pwr_con_d3_state=00</TD>
    <TD>con_scl_fctr_d3_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d0_state=00</TD>
    <TD>dis_scl_fctr_d0_state=0</TD>
    <TD>pwr_dis_d1_state=00</TD>
    <TD>dis_scl_fctr_d1_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d2_state=00</TD>
    <TD>dis_scl_fctr_d2_state=0</TD>
    <TD>pwr_dis_d3_state=00</TD>
    <TD>dis_scl_fctr_d3_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsn_cap_enabled=TRUE</TD>
    <TD>c_dsn_base_ptr=100</TD>
    <TD>c_vc_cap_enabled=FALSE</TD>
    <TD>c_vc_base_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vc_cap_reject_snoop=FALSE</TD>
    <TD>c_vsec_cap_enabled=FALSE</TD>
    <TD>c_vsec_base_ptr=000</TD>
    <TD>c_vsec_next_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsn_next_ptr=000</TD>
    <TD>c_vc_next_ptr=000</TD>
    <TD>c_pci_cfg_space_addr=3F</TD>
    <TD>c_ext_pci_cfg_space_addr=3FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_last_cfg_dw=10C</TD>
    <TD>c_enable_msg_route=00000000000</TD>
    <TD>bram_lat=0</TD>
    <TD>c_rx_raddr_lat=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_rdata_lat=2</TD>
    <TD>c_rx_write_lat=0</TD>
    <TD>c_tx_raddr_lat=0</TD>
    <TD>c_tx_rdata_lat=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_write_lat=0</TD>
    <TD>c_ll_ack_timeout_enable=FALSE</TD>
    <TD>c_ll_ack_timeout_function=0</TD>
    <TD>c_ll_ack_timeout=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ll_replay_timeout_enable=FALSE</TD>
    <TD>c_ll_replay_timeout_func=1</TD>
    <TD>c_ll_replay_timeout=0000</TD>
    <TD>c_dis_lane_reverse=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_upconfig_capable=TRUE</TD>
    <TD>c_disable_scrambling=FALSE</TD>
    <TD>c_disable_tx_aspm_l0s=FALSE</TD>
    <TD>c_pcie_dbg_ports=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pci_exp_ref_freq=0</TD>
    <TD>c_xlnx_ref_board=NONE</TD>
    <TD>c_pcie_blk_locn=0</TD>
    <TD>c_ur_atomic=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_atomicop32_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop64_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_cas128_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_tph_completer_supported=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_ari_forwarding_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop_routing_supported=FALSE</TD>
    <TD>c_link_cap_aspm_optionality=FALSE</TD>
    <TD>c_aer_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_base_ptr=000</TD>
    <TD>c_aer_cap_nextptr=000</TD>
    <TD>c_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>c_aer_cap_ecrc_gen_capable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_cap_multiheader=FALSE</TD>
    <TD>c_aer_cap_permit_rooterr_update=FALSE</TD>
    <TD>c_rbar_cap_on=FALSE</TD>
    <TD>c_rbar_base_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_nextptr=000</TD>
    <TD>c_rbar_num=0</TD>
    <TD>c_rbar_cap_sup0=00001</TD>
    <TD>c_rbar_cap_index0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar0=00</TD>
    <TD>c_rbar_cap_sup1=00001</TD>
    <TD>c_rbar_cap_index1=0</TD>
    <TD>c_rbar_cap_control_encodedbar1=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_sup2=00001</TD>
    <TD>c_rbar_cap_index2=0</TD>
    <TD>c_rbar_cap_control_encodedbar2=00</TD>
    <TD>c_rbar_cap_sup3=00001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_index3=0</TD>
    <TD>c_rbar_cap_control_encodedbar3=00</TD>
    <TD>c_rbar_cap_sup4=00001</TD>
    <TD>c_rbar_cap_index4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar4=00</TD>
    <TD>c_rbar_cap_sup5=00001</TD>
    <TD>c_rbar_cap_index5=0</TD>
    <TD>c_rbar_cap_control_encodedbar5=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_recrc_check=0</TD>
    <TD>c_recrc_check_trim=FALSE</TD>
    <TD>c_disable_rx_poisoned_resp=FALSE</TD>
    <TD>c_trn_np_fc=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ur_inv_req=TRUE</TD>
    <TD>c_ur_prs_response=TRUE</TD>
    <TD>c_silicon_rev=2</TD>
    <TD>c_aer_cap_optional_err_support=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>link_cap_max_link_width=4</TD>
    <TD>c_data_width=64</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>pcie_ext_clk=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_ext_gt_common=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>shared_logic_in_core=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>err_reporting_if=TRUE</TD>
    <TD>pl_interface=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_status_if=TRUE</TD>
    <TD>rcv_msg_if=TRUE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=FALSE</TD>
    <TD>keep_width=8</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7a200tfbg484-1</TD>
    <TD>package=fbg484</TD>
    <TD>speedgrade=-1</TD>
    <TD>version=2014.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=3.960000</TD>
    <TD>pct_inputs_defined=2</TD>
    <TD>user_junc_temp=27.8 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=2.468588</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=4.2 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=4.8 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=27.8 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>on-chip_power=1.145242</TD>
    <TD>dynamic=0.988509</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=2.5</TD>
    <TD>thetasa=4.2 (C/W)</TD>
    <TD>thetajb=4.8 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.091739</TD>
    <TD>logic=0.040277</TD>
    <TD>signals=0.050330</TD>
    <TD>bram=0.046334</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.213895</TD>
    <TD>pcie=0.035000</TD>
    <TD>i/o=0.035843</TD>
    <TD>gtp=0.475090</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.156733</TD>
    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=0.309281</TD>
    <TD>vccint_dynamic_current=0.275382</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_static_current=0.033899</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.149744</TD>
    <TD>vccaux_dynamic_current=0.118941</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_static_current=0.030803</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.015051</TD>
    <TD>vcco33_dynamic_current=0.010051</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_static_current=0.005000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.005000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_static_current=0.005000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_static_current=0.000000</TD>
    <TD>vccaux_io_voltage=0.000000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.004984</TD>
    <TD>vccbram_dynamic_current=0.003575</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_static_current=0.001409</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=0.188693</TD>
    <TD>mgtavcc_dynamic_current=0.187250</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.001443</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.231731</TD>
    <TD>mgtavtt_dynamic_current=0.229200</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.002531</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_static_current=0.020000</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=6689</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=133800</TD>
    <TD>slice_luts_util_percentage=4.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=6532</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=133800</TD>
    <TD>lut_as_logic_util_percentage=4.88</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=157</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=46200</TD>
    <TD>lut_as_memory_util_percentage=0.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=157</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=7289</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=267600</TD>
    <TD>slice_registers_util_percentage=2.72</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=7289</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=267600</TD>
    <TD>register_as_flip_flop_util_percentage=2.72</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=267600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=86</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=66900</TD>
    <TD>f7_muxes_util_percentage=0.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=33450</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=2669</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=33450</TD>
    <TD>slice_util_percentage=7.97</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=1677</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=992</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=6532</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=133800</TD>
    <TD>lut_as_logic_util_percentage=4.88</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=4</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=5770</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=758</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=157</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=46200</TD>
    <TD>lut_as_memory_util_percentage=0.33</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_used=157</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=20</TD>
    <TD>using_o6_output_only_fixed=</TD>
    <TD>using_o5_and_o6_used=137</TD>
    <TD>using_o5_and_o6_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=8258</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
    <TD>lut_flip_flop_pairs_available=133800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=6.17</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_used=4407</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_lut_used=1573</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_flip_flop_used=2278</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
    <TD>unique_control_sets_used=168</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=487(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=66</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=365</TD>
    <TD>block_ram_tile_util_percentage=18.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=66</TD>
    <TD>ramb36_fifo*_fixed=8</TD>
    <TD>ramb36_fifo*_available=365</TD>
    <TD>ramb36_fifo*_util_percentage=18.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo36e1_only_used=1</TD>
    <TD>ramb36e1_only_used=65</TD>
    <TD>ramb18_used=0</TD>
    <TD>ramb18_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=730</TD>
    <TD>ramb18_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=740</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=8</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=2</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=120</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_fixed=1</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=100.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdce_used=4486</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=2994</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_used=2309</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut2_used=1367</TD>
    <TD>lut2_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=1223</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut5_used=800</TD>
    <TD>lut5_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=677</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>fdpe_used=353</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=316</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>srl16e_used=294</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_used=229</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>fdse_used=141</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=86</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>ramb36e1_used=65</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=44</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>iddr_used=32</TD>
    <TD>iddr_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=16</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>bufg_used=7</TD>
    <TD>bufg_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtpe2_channel_used=4</TD>
    <TD>gtpe2_channel_functional_category=IO</TD>
    <TD>mmcme2_adv_used=2</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_functional_category=Specialized Resource</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtpe2_common_used=1</TD>
    <TD>gtpe2_common_functional_category=IO</TD>
    <TD>fifo36e1_used=1</TD>
    <TD>fifo36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgctrl_used=1</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>lvttl=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>tmds_33=0</TD>
    <TD>lvcmos18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=1</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_r=0</TD>
    <TD>diff_mobile_ddr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
    <TD>lvcmos25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=7009</TD>
    <TD>ff=7289</TD>
    <TD>bram36=66</TD>
    <TD>bram18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=168</TD>
    <TD>dsp=0</TD>
    <TD>iob=42</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=21064</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=15960</TD>
    <TD>pins=104101</TD>
    <TD>bogomips=6584</TD>
    <TD>high_fanout_nets=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=4</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=22517010</TD>
    <TD>actual_expansions=25303767</TD>
    <TD>router_runtime=59.540000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7a200tfbg484-1</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=v6pcieDMA</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:56s</TD>
    <TD>memory_peak=1403.828MB</TD>
    <TD>memory_gain=656.223MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
