
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033456                       # Number of seconds simulated
sim_ticks                                 33456450849                       # Number of ticks simulated
final_tick                               604959373968                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109804                       # Simulator instruction rate (inst/s)
host_op_rate                                   141443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1062775                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912228                       # Number of bytes of host memory used
host_seconds                                 31480.27                       # Real time elapsed on the host
sim_insts                                  3456659240                       # Number of instructions simulated
sim_ops                                    4452669212                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2171008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       476288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4424704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1024000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1024000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3721                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34568                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8000                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8000                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52965331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64890565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14236059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132252642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53562                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30606952                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30606952                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30606952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52965331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64890565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14236059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              162859594                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80231298                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28428760                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856251                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801111                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14213631                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675701                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044051                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56558                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158171803                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28428760                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719752                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8843150                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4073992                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525281                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       712794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77194659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44631593     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614946      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951362      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769481      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557461      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749584      6.15%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125563      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848002      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13946667     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77194659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354335                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971448                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579305                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3946683                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31516697                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125383                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026581                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094575                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176969753                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026581                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36029816                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1512387                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       436873                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178629                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2010364                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172324149                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        687423                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       811808                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228806256                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784327616                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784327616                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79910084                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20387                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5379382                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26502440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95763                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1778575                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163090469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137677070                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182778                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48920867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134241549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77194659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783505                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26846050     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14422304     18.68%     53.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12447587     16.12%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672587      9.94%     79.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047987     10.43%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724231      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2092850      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556876      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384187      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77194659                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541145     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175106     21.41%     87.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101523     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107983712     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085399      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695326     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4902712      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137677070                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817774                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353549351                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212031628                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133181023                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138494844                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338160                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7572369                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408601                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026581                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         923430                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58740                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163110336                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26502440                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761956                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135102373                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22773731                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574697                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27555344                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418551                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781613                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683911                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133330322                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133181023                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81826635                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199690427                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659963                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409767                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49499357                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805871                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70168078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32356381     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14848981     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310029     11.84%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2818312      4.02%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691693      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1115840      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999326      4.27%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874446      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4153070      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70168078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4153070                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229125950                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333254121                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3036639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802313                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802313                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246396                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246396                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624939866                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174567130                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182410729                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80231298                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28048567                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22819007                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1915295                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11787177                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10936672                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2960200                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81347                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28157782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155660377                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28048567                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13896872                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34230537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10289802                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6525587                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13776244                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       806495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77245403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.488715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43014866     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3010097      3.90%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2447384      3.17%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5898739      7.64%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1595784      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2052293      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1489949      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          833892      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16902399     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77245403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349596                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.940145                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29455679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6353490                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32919201                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223463                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8293565                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4777111                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38208                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186056140                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74743                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8293565                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31607266                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1330543                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1835633                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30940068                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3238323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179522483                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30022                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1342511                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1006111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2144                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251383468                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    838110500                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    838110500                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153998933                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97384403                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37042                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21005                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8876966                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16734804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8521687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133543                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2906117                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169729325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134795068                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263595                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58657533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179232905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5886                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77245403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884008                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27248110     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16471501     21.32%     56.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10876464     14.08%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7983188     10.33%     81.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6844568      8.86%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3557247      4.61%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3042704      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       572624      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       648997      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77245403                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         790549     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159917     14.41%     85.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159064     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112320971     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1919616      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14914      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13387482      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7152085      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134795068                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680081                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1109536                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008231                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348208669                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228423162                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131372567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135904604                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508404                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6600777                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2654                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          588                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2184219                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8293565                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546955                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73987                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169765044                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       425615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16734804                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8521687                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20802                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          588                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1076325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2221400                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132667789                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12560764                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2127278                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19533121                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18714929                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6972357                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.653567                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131459895                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131372567                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85623517                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241702500                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637423                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354252                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90215728                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110791810                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58974062                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1920016                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68951838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.606800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27241670     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18908466     27.42%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7691068     11.15%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4326499      6.27%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3537666      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1438910      2.09%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1714224      2.49%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855527      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3237808      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68951838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90215728                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110791810                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16471495                       # Number of memory references committed
system.switch_cpus1.commit.loads             10134027                       # Number of loads committed
system.switch_cpus1.commit.membars              14916                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15918424                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99827286                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2255275                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3237808                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235479902                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347830622                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2985895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90215728                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110791810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90215728                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889327                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889327                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124446                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124446                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596836745                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181604349                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171707392                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29832                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80231298                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29526237                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24072024                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1972264                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12408842                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11520072                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3181111                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87195                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29538225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162226126                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29526237                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14701183                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36011441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10484881                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4852237                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14577110                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       952998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78890302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42878861     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2385291      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4427690      5.61%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4439326      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2752725      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2198418      2.79%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1369899      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1291642      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17146450     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78890302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368014                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.021981                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30794749                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4796753                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34598513                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       212246                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8488040                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4995752                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     194617485                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1591                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8488040                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33024271                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         939888                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       801042                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32538009                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3099048                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187705130                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1289463                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       948083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    263647609                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    875655023                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    875655023                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162853152                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100794427                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33378                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16034                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8627807                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17349331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8867936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110046                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2909055                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176901240                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32068                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140888740                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279202                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59892692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183093177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     78890302                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785882                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26902734     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17218748     21.83%     55.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11291857     14.31%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7446483      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7869642      9.98%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3771885      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3011002      3.82%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       680784      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       697167      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78890302                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         877872     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166309     13.74%     86.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       166292     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117844442     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1892034      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16034      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13629564      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7506666      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140888740                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756032                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1210473                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    362157456                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236826309                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137648207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142099213                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       437534                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6733019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2142647                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8488040                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         480454                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84004                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176933315                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       349876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17349331                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8867936                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16034                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65874                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1233335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2328776                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139009471                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13002609                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1879268                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20328545                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19711533                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7325936                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732609                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137691698                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137648207                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87705854                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        251717579                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715642                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94845675                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116782829                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60150908                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1996017                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70402262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26575182     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19786213     28.10%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8224946     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4102745      5.83%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4083615      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1648132      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1650914      2.34%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       886235      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3444280      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70402262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94845675                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116782829                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17341591                       # Number of memory references committed
system.switch_cpus2.commit.loads             10616302                       # Number of loads committed
system.switch_cpus2.commit.membars              16034                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16856477                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105212226                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2408694                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3444280                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           243891719                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362361111                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1340996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94845675                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116782829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94845675                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845914                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845914                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182153                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182153                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624437007                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191232958                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      178787878                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32068                       # number of misc regfile writes
system.l20.replacements                         13859                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215088                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24099                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.925184                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.146468                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.186306                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5368.294854                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4666.372372                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000799                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524248                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455700                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35799                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35799                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9366                       # number of Writeback hits
system.l20.Writeback_hits::total                 9366                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35799                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35799                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35799                       # number of overall hits
system.l20.overall_hits::total                  35799                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13859                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13844                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13859                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13844                       # number of overall misses
system.l20.overall_misses::total                13859                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1781129481                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1783794140                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1781129481                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1783794140                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1781129481                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1783794140                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49643                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49658                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9366                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9366                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49643                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49658                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49643                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49658                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279089                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279089                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279089                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128657.142517                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128710.162349                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128657.142517                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128710.162349                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128657.142517                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128710.162349                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13844                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13859                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13844                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13859                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13844                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13859                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1650289873                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1652811943                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1650289873                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1652811943                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1650289873                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1652811943                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279089                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279089                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279089                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119206.145117                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119259.105491                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119206.145117                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119259.105491                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119206.145117                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119259.105491                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16974                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          755119                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27214                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.747446                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          231.404953                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.026283                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3454.121814                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6545.446950                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022598                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000881                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.337317                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.639204                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48512                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48512                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17825                       # number of Writeback hits
system.l21.Writeback_hits::total                17825                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48512                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48512                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48512                       # number of overall hits
system.l21.overall_hits::total                  48512                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16961                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16974                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16961                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16974                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16961                       # number of overall misses
system.l21.overall_misses::total                16974                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1641036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2343908922                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2345549958                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1641036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2343908922                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2345549958                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1641036                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2343908922                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2345549958                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65473                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65486                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17825                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17825                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65473                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65486                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65473                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65486                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259053                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259200                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259053                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259200                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259053                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259200                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138194.028772                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138184.868505                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138194.028772                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138184.868505                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126233.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138194.028772                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138184.868505                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3040                       # number of writebacks
system.l21.writebacks::total                     3040                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16961                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16974                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16961                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16974                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16961                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16974                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2183734036                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2185252139                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2183734036                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2185252139                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1518103                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2183734036                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2185252139                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259053                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259200                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259053                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259200                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259053                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259200                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128750.311656                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128741.141687                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128750.311656                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 128741.141687                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116777.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128750.311656                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 128741.141687                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3735                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          422320                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16023                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.357112                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          472.757743                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.598274                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1803.299673                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9998.344310                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038473                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001107                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.146753                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.813667                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33162                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33162                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9967                       # number of Writeback hits
system.l22.Writeback_hits::total                 9967                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33162                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33162                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33162                       # number of overall hits
system.l22.overall_hits::total                  33162                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3721                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3735                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3721                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3735                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3721                       # number of overall misses
system.l22.overall_misses::total                 3735                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1749461                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    514319114                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      516068575                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1749461                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    514319114                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       516068575                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1749461                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    514319114                       # number of overall miss cycles
system.l22.overall_miss_latency::total      516068575                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36883                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36897                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9967                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9967                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36883                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36897                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36883                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36897                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100887                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101228                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100887                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101228                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100887                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101228                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 138220.670250                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 138170.970549                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 138220.670250                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 138170.970549                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 124961.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 138220.670250                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 138170.970549                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2751                       # number of writebacks
system.l22.writebacks::total                     2751                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3721                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3735                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3721                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3735                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3721                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3735                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    479170607                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    480789067                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    479170607                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    480789067                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1618460                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    479170607                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    480789067                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100887                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101228                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100887                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101228                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100887                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101228                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128774.686106                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128725.319143                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 128774.686106                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128725.319143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 115604.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 128774.686106                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128725.319143                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988934                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557376                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875567.114391                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988934                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525262                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525262                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525262                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525262                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525262                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525262                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525281                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525281                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525281                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525281                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49643                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457233                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49899                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4939.121686                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.296464                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.703536                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825377                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174623                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674463                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674463                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007955                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007955                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007955                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007955                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157228                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157228                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157228                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12341286663                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12341286663                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12341286663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12341286663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12341286663                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12341286663                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831691                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165183                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165183                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007548                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006248                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006248                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006248                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006248                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78492.931685                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78492.931685                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78492.931685                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78492.931685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78492.931685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78492.931685                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9366                       # number of writebacks
system.cpu0.dcache.writebacks::total             9366                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107585                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49643                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49643                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49643                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49643                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2041718513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2041718513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2041718513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2041718513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2041718513                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2041718513                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41128.024354                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41128.024354                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41128.024354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41128.024354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41128.024354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41128.024354                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996705                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100749642                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219253.310484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996705                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13776228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13776228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13776228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13776228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13776228                       # number of overall hits
system.cpu1.icache.overall_hits::total       13776228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1970768                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1970768                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1970768                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1970768                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13776244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13776244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13776244                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13776244                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13776244                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13776244                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       123173                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       123173                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       123173                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       123173                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1669706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1669706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1669706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128438.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128438.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65473                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192080693                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65729                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2922.312723                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107374                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892626                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9536961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9536961                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6307638                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6307638                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20494                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20494                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14916                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14916                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15844599                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15844599                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15844599                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15844599                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142601                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142601                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142601                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142601                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142601                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142601                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8277242933                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8277242933                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8277242933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8277242933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8277242933                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8277242933                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9679562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9679562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6307638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6307638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14916                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14916                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15987200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15987200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15987200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15987200                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014732                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008920                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008920                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008920                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58044.774812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58044.774812                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58044.774812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58044.774812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58044.774812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58044.774812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17825                       # number of writebacks
system.cpu1.dcache.writebacks::total            17825                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77128                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77128                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77128                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65473                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65473                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2725406810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2725406810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2725406810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2725406810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2725406810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2725406810                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41626.423258                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41626.423258                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41626.423258                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41626.423258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41626.423258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41626.423258                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995769                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099216777                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374118.308855                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995769                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14577093                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14577093                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14577093                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14577093                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14577093                       # number of overall hits
system.cpu2.icache.overall_hits::total       14577093                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2125494                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2125494                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2125494                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2125494                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14577110                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14577110                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14577110                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14577110                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14577110                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14577110                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 125029.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 125029.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 125029.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1763461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1763461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1763461                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125961.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125961.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36883                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181207248                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37139                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4879.163359                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.454082                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.545918                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908024                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091976                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9925000                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9925000                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6693738                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6693738                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16034                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16034                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16034                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16618738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16618738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16618738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16618738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95356                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95356                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95356                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95356                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95356                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95356                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4188207883                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4188207883                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4188207883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4188207883                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4188207883                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4188207883                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10020356                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10020356                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6693738                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6693738                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16714094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16714094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16714094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16714094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009516                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43921.807574                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43921.807574                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43921.807574                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43921.807574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43921.807574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43921.807574                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9967                       # number of writebacks
system.cpu2.dcache.writebacks::total             9967                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58473                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58473                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58473                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58473                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36883                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36883                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36883                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36883                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36883                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36883                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    733734094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    733734094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    733734094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    733734094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    733734094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    733734094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19893.557845                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19893.557845                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19893.557845                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19893.557845                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19893.557845                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19893.557845                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
