<html><body><samp><pre>
<!@TC:1755427653>
#Build: Synplify Pro (R) V-2023.09M-3, Build 307R, Jul 25 2024
#install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
#OS: Linux 
#Hostname: jessica-IdeaPad-Slim-3-14IAH8

# Sun Aug 17 16:17:33 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1755427654> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1755427654> | Running in 64-bit mode 
@N: : <!@TM:1755427654> | stack limit increased to max 
@N: : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd:87:7:87:20:@N::@XP_MSG">COREFIR_PF_C0.vhd(87)</a><!@TM:1755427654> | Top entity is set to COREFIR_PF_C0.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1755427654> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Process completed successfully.
# Sun Aug 17 16:17:33 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1755427654> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1755427654> | Running Verilog Compiler in System Verilog mode 

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4067:13:4067:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4067)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4098:13:4098:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4098)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4144:13:4144:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4144)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4255:13:4255:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4255)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4439:13:4439:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4439)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4480:13:4480:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4480)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4506:13:4506:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4506)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4523:13:4523:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4523)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4600:13:4600:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4600)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:5364:13:5364:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5364)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6174:13:6174:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6174)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6283:13:6283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6283)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6321:13:6321:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6321)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6394:13:6394:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6394)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:7283:13:7283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7283)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:8340:13:8340:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8340)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:9299:13:9299:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9299)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10035:13:10035:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10035)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10750:13:10750:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10750)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10784:13:10784:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10784)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10820:13:10820:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10820)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10867:13:10867:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10867)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10901:13:10901:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10901)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:11767:13:11767:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11767)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12810:13:12810:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12810)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12822:15:12822:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12822)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12833:13:12833:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12833)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12846:13:12846:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12846)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

@N: : <!@TM:1755427654> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Process completed successfully.
# Sun Aug 17 16:17:33 2025

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1755427654> | Running Verilog Compiler in System Verilog mode 

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4067:13:4067:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4067)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4098:13:4098:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4098)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4144:13:4144:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4144)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4255:13:4255:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4255)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4439:13:4439:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4439)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4480:13:4480:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4480)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4506:13:4506:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4506)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4523:13:4523:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4523)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:4600:13:4600:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4600)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:5364:13:5364:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5364)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6174:13:6174:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6174)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6283:13:6283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6283)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6321:13:6321:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6321)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:6394:13:6394:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6394)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:7283:13:7283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7283)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:8340:13:8340:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8340)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:9299:13:9299:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9299)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10035:13:10035:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10035)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10750:13:10750:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10750)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10784:13:10784:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10784)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10820:13:10820:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10820)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10867:13:10867:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10867)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:10901:13:10901:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10901)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:11767:13:11767:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11767)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12810:13:12810:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12810)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12822:15:12822:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12822)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12833:13:12833:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12833)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v:12846:13:12846:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12846)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v" (library work)
@I::"/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1755427654> | User defined pragma syn_black_box detected</font>

@N: : <!@TM:1755427654> | stack limit increased to max 
Verilog syntax check successful!
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/polarfire_syn_comps.v changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/MSS_syn_comps.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v:1:7:1:15:@N:CG364:@XP_MSG">combiner.v(1)</a><!@TM:1755427654> | Synthesizing module combiner in library work.
Running optimization stage 1 on combiner .......
Finished optimization stage 1 on combiner (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:66:7:66:47:@N:CG775:@XP_MSG">CORECORDIC.v(66)</a><!@TM:1755427654> | Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:116:7:116:20:@N:CG364:@XP_MSG">cordic_kit.v(116)</a><!@TM:1755427654> | Synthesizing module cordic_countS in library CORECORDIC_LIB.

	WIDTH=32'b00000000000000000000000000000100
	DCVALUE=32'b00000000000000000000000000001111
	BUILD_DC=32'b00000000000000000000000000000001
   Generated name = cordic_countS_4s_15s_1s
Running optimization stage 1 on cordic_countS_4s_15s_1s .......
Finished optimization stage 1 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:451:7:451:28:@N:CG364:@XP_MSG">cordic_kit.v(451)</a><!@TM:1755427654> | Synthesizing module cordic_init_kickstart in library CORECORDIC_LIB.
Running optimization stage 1 on cordic_init_kickstart .......
Finished optimization stage 1 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:66:7:66:47:@N:CG364:@XP_MSG">CORECORDIC.v(66)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC in library CORECORDIC_LIB.

	ARCHITECT=32'b00000000000000000000000000000010
	MODE=32'b00000000000000000000000000000011
	DP_OPTION=32'b00000000000000000000000000000000
	DP_WIDTH=32'b00000000000000000000000000010000
	IN_BITS=32'b00000000000000000000000000010000
	OUT_BITS=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	ITERATIONS=32'b00000000000000000000000000010000
	COARSE=32'b00000000000000000000000000000001
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	MODE_VECTOR=1'b0
	LOGITER=32'b00000000000000000000000000000100
	BITS00=32'b00000000000000000000000000010010
	BITS02=32'b00000000000000000000000000100100
	BITS0=32'b00000000000000000000000000010010
	BITS1=32'b00000000000000000000000000010010
	DP_BITS=32'b00000000000000000000000000010010
	EFFECT_OUT_BITS=32'b00000000000000000000000000010000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	USE_RAM=32'b00000000000000000000000000000000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000010100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:609:7:609:32:@N:CG364:@XP_MSG">cordic_kit.v(609)</a><!@TM:1755427654> | Synthesizing module cordic_coarse_pre_rotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	COARSE=32'b00000000000000000000000000000001
   Generated name = cordic_coarse_pre_rotator_16s_0_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_16s_1s
Running optimization stage 1 on cordic_kitDelay_reg_16s_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_16s_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:33:7:33:30:@N:CG364:@XP_MSG">cordic_kit.v(33)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_bit_reg_1s
Running optimization stage 1 on cordic_kitDelay_bit_reg_1s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_2s_1s
Running optimization stage 1 on cordic_kitDelay_reg_2s_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on cordic_coarse_pre_rotator_16s_0_1s .......
Finished optimization stage 1 on cordic_coarse_pre_rotator_16s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000010010
   Generated name = cordic_kitDelay_reg_2s_18s
Running optimization stage 1 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:787:7:787:21:@N:CG364:@XP_MSG">cordic_kit.v(787)</a><!@TM:1755427654> | Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_16s_18_0s_0s
Running optimization stage 1 on cordic_signExt_16s_18_0s_0s .......
Finished optimization stage 1 on cordic_signExt_16s_18_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:507:7:507:27:@N:CG364:@XP_MSG">cordic_kit.v(507)</a><!@TM:1755427654> | Synthesizing module cordic_dp_bits_trans in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	DP_BITS=32'b00000000000000000000000000010010
   Generated name = cordic_dp_bits_trans_16s_18
Running optimization stage 1 on cordic_dp_bits_trans_16s_18 .......
Finished optimization stage 1 on cordic_dp_bits_trans_16s_18 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:33:7:33:30:@N:CG364:@XP_MSG">cordic_kit.v(33)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000010000
   Generated name = cordic_kitDelay_bit_reg_16s
Running optimization stage 1 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:33:7:33:56:@N:CG364:@XP_MSG">cordic_par.v(33)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	DP_BITS=32'b00000000000000000000000000010010
	ITERATIONS=32'b00000000000000000000000000010000
	LOGITER=32'b00000000000000000000000000000100
	MODE_VECTOR=1'b0
	MODE=32'b00000000000000000000000000000011
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000000
   Generated name = cordic_par_calc_0_18_4_0s
Running optimization stage 1 on cordic_par_calc_0_18_4_0s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_0s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000000
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000001
   Generated name = cordic_par_calc_0_18_4_1s
Running optimization stage 1 on cordic_par_calc_0_18_4_1s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_1s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000001
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000010
   Generated name = cordic_par_calc_0_18_4_2s
Running optimization stage 1 on cordic_par_calc_0_18_4_2s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_2s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000010
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000011
   Generated name = cordic_par_calc_0_18_4_3s
Running optimization stage 1 on cordic_par_calc_0_18_4_3s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_3s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000011
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000100
   Generated name = cordic_par_calc_0_18_4_4s
Running optimization stage 1 on cordic_par_calc_0_18_4_4s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_4s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000100
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000101
   Generated name = cordic_par_calc_0_18_4_5s
Running optimization stage 1 on cordic_par_calc_0_18_4_5s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_5s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000101
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000110
   Generated name = cordic_par_calc_0_18_4_6s
Running optimization stage 1 on cordic_par_calc_0_18_4_6s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_6s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000110
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000111
   Generated name = cordic_par_calc_0_18_4_7s
Running optimization stage 1 on cordic_par_calc_0_18_4_7s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_7s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000000111
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001000
   Generated name = cordic_par_calc_0_18_4_8s
Running optimization stage 1 on cordic_par_calc_0_18_4_8s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_8s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001000
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001001
   Generated name = cordic_par_calc_0_18_4_9s
Running optimization stage 1 on cordic_par_calc_0_18_4_9s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_9s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001001
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001010
   Generated name = cordic_par_calc_0_18_4_10s
Running optimization stage 1 on cordic_par_calc_0_18_4_10s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_10s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001010
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001011
   Generated name = cordic_par_calc_0_18_4_11s
Running optimization stage 1 on cordic_par_calc_0_18_4_11s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_11s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001011
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001100
   Generated name = cordic_par_calc_0_18_4_12s
Running optimization stage 1 on cordic_par_calc_0_18_4_12s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_12s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001100
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001101
   Generated name = cordic_par_calc_0_18_4_13s
Running optimization stage 1 on cordic_par_calc_0_18_4_13s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_13s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001101
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001110
   Generated name = cordic_par_calc_0_18_4_14s
Running optimization stage 1 on cordic_par_calc_0_18_4_14s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_14s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001110
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1755427654> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b0
	DP_BITS=32'b00000000000000000000000000010010
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001111
   Generated name = cordic_par_calc_0_18_4_15s
Running optimization stage 1 on cordic_par_calc_0_18_4_15s .......
Finished optimization stage 1 on cordic_par_calc_0_18_4_15s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000010010
	ITERATION=32'b00000000000000000000000000001111
	IN_BITS=32'b00000000000000000000000000010000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:365:7:365:25:@N:CG364:@XP_MSG">cordic_kit.v(365)</a><!@TM:1755427654> | Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	VALID_BIT=32'b00000000000000000000000000000001
   Generated name = cordic_kitRoundTop_18_16_1s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = cordic_kitDelay_reg_16_1s
Running optimization stage 1 on cordic_kitDelay_reg_16_1s .......
Finished optimization stage 1 on cordic_kitDelay_reg_16_1s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:307:7:307:24:@N:CG364:@XP_MSG">cordic_kit.v(307)</a><!@TM:1755427654> | Synthesizing module cordic_kitRndEven in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_kitRndEven_18_16
Running optimization stage 1 on cordic_kitRndEven_18_16 .......
Finished optimization stage 1 on cordic_kitRndEven_18_16 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:33:7:33:30:@N:CG364:@XP_MSG">cordic_kit.v(33)</a><!@TM:1755427654> | Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_bit_reg_2s
Running optimization stage 1 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:378:22:378:28:@W:CG360:@XP_MSG">cordic_kit.v(378)</a><!@TM:1755427654> | Removing wire outp_w, as there is no assignment to it.</font>
Running optimization stage 1 on cordic_kitRoundTop_18_16_1s_1s .......
Finished optimization stage 1 on cordic_kitRoundTop_18_16_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:365:7:365:25:@N:CG364:@XP_MSG">cordic_kit.v(365)</a><!@TM:1755427654> | Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000010010
	OUTWIDTH=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	VALID_BIT=32'b00000000000000000000000000000000
   Generated name = cordic_kitRoundTop_18_16_1s_0s
Running optimization stage 1 on cordic_kitRoundTop_18_16_1s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@W:CL318:@XP_MSG">cordic_kit.v(375)</a><!@TM:1755427654> | *Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on cordic_kitRoundTop_18_16_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:710:7:710:33:@N:CG364:@XP_MSG">cordic_kit.v(710)</a><!@TM:1755427654> | Synthesizing module cordic_coarse_post_rotator in library CORECORDIC_LIB.

	BITS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	COARSE=32'b00000000000000000000000000000001
   Generated name = cordic_coarse_post_rotator_16_0_1s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:725:7:725:20:@W:CG360:@XP_MSG">cordic_kit.v(725)</a><!@TM:1755427654> | Removing wire coarse_flag_w, as there is no assignment to it.</font>
Running optimization stage 1 on cordic_coarse_post_rotator_16_0_1s .......
Finished optimization stage 1 on cordic_coarse_post_rotator_16_0_1s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:98:7:98:47:@N:CG364:@XP_MSG">cordic_par.v(98)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000010000
	OUT_BITS=32'b00000000000000000000000000010000
	ITERATIONS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b0
	MODE=32'b00000000000000000000000000000011
	DP_OPTION=32'b00000000000000000000000000000000
	DP_BITS=32'b00000000000000000000000000010010
	EFFECT_OUT_BITS=32'b00000000000000000000000000010000
	ROUND=32'b00000000000000000000000000000001
	COARSE=32'b00000000000000000000000000000001
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	LOGITER=32'b00000000000000000000000000000100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:189:11:189:12:@W:CG781:@XP_MSG">cordic_par.v(189)</a><!@TM:1755427654> | Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:194:11:194:12:@W:CG781:@XP_MSG">cordic_par.v(194)</a><!@TM:1755427654> | Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:128:21:128:31:@W:CG360:@XP_MSG">cordic_par.v(128)</a><!@TM:1755427654> | Removing wire iter_count, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:129:21:129:29:@W:CG360:@XP_MSG">cordic_par.v(129)</a><!@TM:1755427654> | Removing wire romAngle, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:132:7:132:19:@W:CG360:@XP_MSG">cordic_par.v(132)</a><!@TM:1755427654> | Removing wire ld_data2calc, as there is no assignment to it.</font>
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v:30:7:30:20:@N:CG364:@XP_MSG">CORECORDIC_C0.v(30)</a><!@TM:1755427654> | Synthesizing module CORECORDIC_C0 in library work.
Running optimization stage 1 on CORECORDIC_C0 .......
Finished optimization stage 1 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:1:7:1:24:@N:CG364:@XP_MSG">master.v(1)</a><!@TM:1755427654> | Synthesizing module custom_axi_master in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:39:4:39:11:@W:CG532:@XP_MSG">master.v(39)</a><!@TM:1755427654> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on custom_axi_master .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@A:CL282:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Feedback mux created for signal S_AXI_WSTRB[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@A:CL282:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Feedback mux created for signal S_AXI_WDATA[63:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@A:CL282:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Feedback mux created for signal S_AXI_AWADDR[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on custom_axi_master (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v:1:7:1:14:@N:CG364:@XP_MSG">four_pr.v(1)</a><!@TM:1755427654> | Synthesizing module four_pr in library work.
Running optimization stage 1 on four_pr .......
Finished optimization stage 1 on four_pr (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v:1:7:1:16:@N:CG364:@XP_MSG">modulator.v(1)</a><!@TM:1755427654> | Synthesizing module modulator in library work.
Running optimization stage 1 on modulator .......
Finished optimization stage 1 on modulator (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v:37:7:37:60:@N:CG364:@XP_MSG">CoreAXI4SRAM_SLVIF.v(37)</a><!@TM:1755427654> | Synthesizing module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF in library work.

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000010000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000001000
   Generated name = PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:44:7:44:54:@N:CG364:@XP_MSG">CoreAXI4SRAM.v(44)</a><!@TM:1755427654> | Synthesizing module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM in library work.

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000010000000000
	AXI4_IDWIDTH=32'b00000000000000000000000000001000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011011
	MEM_AWIDTH=32'b00000000000000000000000000001010
   Generated name = PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:37:7:37:63:@N:CG364:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(37)</a><!@TM:1755427654> | Synthesizing module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL in library work.

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000000010000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000001000
	MEM_AWIDTH=32'b00000000000000000000000000001010
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	BRESP_OK=2'b00
	BRESP_ERR=2'b01
	RRESP_OK=2'b00
	RRESP_ERR=2'b01
	HIGH_PERF=1'b1
   Generated name = PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:517:94:517:107:@N:CG179:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(517)</a><!@TM:1755427654> | Removing redundant assignment.
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:2264:4:2264:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(2264)</a><!@TM:1755427654> | Pruning unused register genblk2.wrap_raddr_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1791:4:1791:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1791)</a><!@TM:1755427654> | Pruning unused register genblk2.wrap_raddr_incr[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1774:4:1774:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1774)</a><!@TM:1755427654> | Pruning unused register genblk2.wrap_raddr_next_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1647:4:1647:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1647)</a><!@TM:1755427654> | Pruning unused register genblk2.wrap_raddr_plus[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1562:4:1562:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1562)</a><!@TM:1755427654> | Pruning unused register genblk2.raddr_sc_dummy[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1538:4:1538:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1538)</a><!@TM:1755427654> | Pruning unused register genblk2.ren_sc_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1111:4:1111:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1111)</a><!@TM:1755427654> | Pruning unused register genblk1.wrap_waddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1111:4:1111:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1111)</a><!@TM:1755427654> | Pruning unused register genblk1.wrap_waddr_next_r[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1093:4:1093:10:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1093)</a><!@TM:1755427654> | Pruning unused register genblk1.wrap_waddr_calc[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:459:5:459:11:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(459)</a><!@TM:1755427654> | Pruning unused register genblk1.wrap_waddr_plus[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:371:5:371:11:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(371)</a><!@TM:1755427654> | Pruning unused register genblk1.waddr_sc_dummy[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:342:5:342:11:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(342)</a><!@TM:1755427654> | Pruning unused register genblk1.wr_wrap_boundary_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:300:5:300:11:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(300)</a><!@TM:1755427654> | Pruning unused register genblk1.set_wraligned_done. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0 .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1755427654> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:108:7:108:11:@N:CG364:@XP_MSG">acg5.v(108)</a><!@TM:1755427654> | Synthesizing module CFG1 in library work.
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1755427654> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:199:7:199:10:@N:CG364:@XP_MSG">acg5.v(199)</a><!@TM:1755427654> | Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1755427654> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1755427654> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:5:7:5:56:@N:CG364:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(5)</a><!@TM:1755427654> | Synthesizing module PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v:42:7:42:26:@N:CG364:@XP_MSG">PF_SRAM_AHBL_AXI_C0.v(42)</a><!@TM:1755427654> | Synthesizing module PF_SRAM_AHBL_AXI_C0 in library work.
Running optimization stage 1 on PF_SRAM_AHBL_AXI_C0 .......
Finished optimization stage 1 on PF_SRAM_AHBL_AXI_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v:1:7:1:20:@N:CG364:@XP_MSG">counter.v(1)</a><!@TM:1755427654> | Synthesizing module phase_counter in library work.
Running optimization stage 1 on phase_counter .......
Finished optimization stage 1 on phase_counter (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v:1:7:1:13:@N:CG364:@XP_MSG">symmap.v(1)</a><!@TM:1755427654> | Synthesizing module symmap in library work.
Running optimization stage 1 on symmap .......
Finished optimization stage 1 on symmap (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v:1:7:1:16:@N:CG364:@XP_MSG">upsampler.v(1)</a><!@TM:1755427654> | Synthesizing module upsampler in library work.
Running optimization stage 1 on upsampler .......
Finished optimization stage 1 on upsampler (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v:9:7:9:16:@N:CG364:@XP_MSG">my_design.v(9)</a><!@TM:1755427654> | Synthesizing module my_design in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v:153:14:153:29:@N:CG794:@XP_MSG">my_design.v(153)</a><!@TM:1755427654> | Using module COREFIR_PF_C0 from library work
Running optimization stage 1 on my_design .......
Finished optimization stage 1 on my_design (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on my_design .......
Finished optimization stage 2 on my_design (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on upsampler .......
Finished optimization stage 2 on upsampler (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on symmap .......
Finished optimization stage 2 on symmap (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on phase_counter .......
Finished optimization stage 2 on phase_counter (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0 .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:319:5:319:11:@W:CL169:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(319)</a><!@TM:1755427654> | Pruning unused register genblk1.wrdone_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:148:32:148:38:@W:CL246:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(148)</a><!@TM:1755427654> | Input port bits 31 to 13 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:160:32:160:38:@W:CL246:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(160)</a><!@TM:1755427654> | Input port bits 31 to 13 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:138:32:138:44:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(138)</a><!@TM:1755427654> | Input AWADDR_slvif is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:139:32:139:44:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(139)</a><!@TM:1755427654> | Input AWSIZE_slvif is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:140:32:140:43:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(140)</a><!@TM:1755427654> | Input AWLEN_slvif is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:153:32:153:45:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(153)</a><!@TM:1755427654> | Input ARBURST_slvif is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:154:32:154:44:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(154)</a><!@TM:1755427654> | Input ARADDR_slvif is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:162:32:162:39:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(162)</a><!@TM:1755427654> | Input ARBURST is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:161:32:161:37:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(161)</a><!@TM:1755427654> | Input ARLEN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:156:32:156:44:@N:CL159:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(156)</a><!@TM:1755427654> | Input ARSIZE_slvif is unused.
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:147:30:147:37:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(147)</a><!@TM:1755427654> | Input AWCACHE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:148:30:148:36:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(148)</a><!@TM:1755427654> | Input AWPROT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:149:30:149:36:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(149)</a><!@TM:1755427654> | Input AWLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:166:31:166:38:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(166)</a><!@TM:1755427654> | Input ARCACHE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:167:31:167:37:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(167)</a><!@TM:1755427654> | Input ARPROT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:168:31:168:37:@N:CL159:@XP_MSG">CoreAXI4SRAM.v(168)</a><!@TM:1755427654> | Input ARLOCK is unused.
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s .......
Finished optimization stage 2 on PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on modulator .......
Finished optimization stage 2 on modulator (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on four_pr .......
Finished optimization stage 2 on four_pr (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on custom_axi_master .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL190:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Optimizing register bit axi_address_counter[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL190:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Optimizing register bit axi_address_counter[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL190:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Optimizing register bit axi_address_counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL279:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Pruning register bits 2 to 0 of axi_address_counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:CL189:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Register bit S_AXI_AWADDR[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:CL189:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Register bit S_AXI_AWADDR[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:CL189:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Register bit S_AXI_AWADDR[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL279:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Pruning register bits 2 to 0 of S_AXI_AWADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:CL201:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   000
   001
   011
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:CL279:@XP_MSG">master.v(49)</a><!@TM:1755427654> | Pruning register bits 7 to 1 of S_AXI_WSTRB[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:21:24:21:35:@N:CL159:@XP_MSG">master.v(21)</a><!@TM:1755427654> | Input S_AXI_BRESP is unused.
Finished optimization stage 2 on custom_axi_master (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0 .......
Finished optimization stage 2 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_coarse_post_rotator_16_0_1s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:718:27:718:29:@N:CL159:@XP_MSG">cordic_kit.v(718)</a><!@TM:1755427654> | Input au is unused.
Finished optimization stage 2 on cordic_coarse_post_rotator_16_0_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitRoundTop_18_16_1s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:373:25:373:31:@N:CL159:@XP_MSG">cordic_kit.v(373)</a><!@TM:1755427654> | Input validi is unused.
Finished optimization stage 2 on cordic_kitRoundTop_18_16_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitRndEven_18_16 .......
Finished optimization stage 2 on cordic_kitRndEven_18_16 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_reg_16_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_16_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitRoundTop_18_16_1s_1s .......
Finished optimization stage 2 on cordic_kitRoundTop_18_16_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_15s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_15s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_15s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_14s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_14s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_14s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_13s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_13s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_13s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_12s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_12s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_12s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_11s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_11s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_10s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_10s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_10s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_9s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_9s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_9s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_8s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_8s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_7s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_7s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_7s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_6s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_6s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_6s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_5s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_5s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_5s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_4s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_4s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_3s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_3s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_3s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_2s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_2s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_1s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_1s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_18_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_par_calc_0_18_4_0s .......
Finished optimization stage 2 on cordic_par_calc_0_18_4_0s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_dp_bits_trans_16s_18 .......
Finished optimization stage 2 on cordic_dp_bits_trans_16s_18 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_signExt_16s_18_0s_0s .......
Finished optimization stage 2 on cordic_signExt_16s_18_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_1s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_kitDelay_reg_16s_1s .......
Finished optimization stage 2 on cordic_kitDelay_reg_16s_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_coarse_pre_rotator_16s_0_1s .......
Finished optimization stage 2 on cordic_coarse_pre_rotator_16s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:116:23:116:28:@N:CL159:@XP_MSG">CORECORDIC.v(116)</a><!@TM:1755427654> | Input DIN_X is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:116:30:116:35:@N:CL159:@XP_MSG">CORECORDIC.v(116)</a><!@TM:1755427654> | Input DIN_Y is unused.
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_init_kickstart .......
Finished optimization stage 2 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on cordic_countS_4s_15s_1s .......
Finished optimization stage 2 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 2 on combiner .......
Finished optimization stage 2 on combiner (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)


Process completed successfully.
# Sun Aug 17 16:17:34 2025

###########################################################]
###########################################################[
@N: : <!@TM:1755427654> | stack limit increased to max 
@N: : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd:87:7:87:20:@N::@XP_MSG">COREFIR_PF_C0.vhd(87)</a><!@TM:1755427654> | Top entity is set to COREFIR_PF_C0.
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd changed - recompiling
File /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1755427654> | Using the VHDL 2008 Standard for file '/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1755427654> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd:87:7:87:20:@N:CD630:@XP_MSG">COREFIR_PF_C0.vhd(87)</a><!@TM:1755427654> | Synthesizing work.corefir_pf_c0.rtl.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:68:4:68:16:@W:CD276:@XP_MSG">COREFIR.vhd(68)</a><!@TM:1755427654> | Map for port coef_on_slot of component corefir_pf_c0_corefir_pf_c0_0_corefir_pf not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd:209:0:209:15:@W:CD730:@XP_MSG">COREFIR_PF_C0.vhd(209)</a><!@TM:1755427654> | Component declaration has 30 ports but entity declares 31 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd:209:0:209:15:@W:CD326:@XP_MSG">COREFIR_PF_C0.vhd(209)</a><!@TM:1755427654> | Port coef_on_slot of entity corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:20:7:20:47:@N:CD630:@XP_MSG">COREFIR.vhd(20)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:142:9:142:15:@W:CD638:@XP_MSG">COREFIR.vhd(142)</a><!@TM:1755427654> | Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:145:9:145:18:@W:CD638:@XP_MSG">COREFIR.vhd(145)</a><!@TM:1755427654> | Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:146:9:146:18:@W:CD638:@XP_MSG">COREFIR.vhd(146)</a><!@TM:1755427654> | Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:147:9:147:21:@W:CD638:@XP_MSG">COREFIR.vhd(147)</a><!@TM:1755427654> | Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:148:9:148:24:@W:CD638:@XP_MSG">COREFIR.vhd(148)</a><!@TM:1755427654> | Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:149:9:149:24:@W:CD638:@XP_MSG">COREFIR.vhd(149)</a><!@TM:1755427654> | Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:149:25:149:37:@W:CD638:@XP_MSG">COREFIR.vhd(149)</a><!@TM:1755427654> | Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:150:9:150:20:@W:CD638:@XP_MSG">COREFIR.vhd(150)</a><!@TM:1755427654> | Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd:33:7:33:48:@N:CD630:@XP_MSG">enum_fir_g5.vhd(33)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:55:7:55:22:@N:CD630:@XP_MSG">enum_fir_adv_g5.vhd(55)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:231:9:231:27:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(231)</a><!@TM:1755427654> | Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:232:9:232:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(232)</a><!@TM:1755427654> | Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:235:9:235:12:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(235)</a><!@TM:1755427654> | Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:237:9:237:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(237)</a><!@TM:1755427654> | Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:238:9:238:23:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(238)</a><!@TM:1755427654> | Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:239:9:239:23:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(239)</a><!@TM:1755427654> | Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:244:9:244:27:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(244)</a><!@TM:1755427654> | Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:245:9:245:31:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(245)</a><!@TM:1755427654> | Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:247:9:247:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(247)</a><!@TM:1755427654> | Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:471:7:471:26:@N:CD630:@XP_MSG">enum_fir_adv_g5.vhd(471)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:297:7:297:21:@N:CD630:@XP_MSG">enum_kit.vhd(297)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitcounts.rtl.
Post processing for corefir_pf_lib.enum_kitcounts.rtl
Running optimization stage 1 on enum_kitCountS .......
Finished optimization stage 1 on enum_kitCountS (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:386:7:386:19:@N:CD630:@XP_MSG">enum_kit.vhd(386)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitedge.rtl.
Post processing for corefir_pf_lib.enum_kitedge.rtl
Running optimization stage 1 on enum_kitEdge .......
Finished optimization stage 1 on enum_kitEdge (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Post processing for corefir_pf_lib.enum_g5_latency_adv.rtl
Running optimization stage 1 on enum_g5_latency_adv .......
Finished optimization stage 1 on enum_g5_latency_adv (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:35:7:35:27:@N:CD630:@XP_MSG">adv_dly_line.vhd(35)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:78:9:78:14:@W:CD638:@XP_MSG">adv_dly_line.vhd(78)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:79:9:79:18:@W:CD638:@XP_MSG">adv_dly_line.vhd(79)</a><!@TM:1755427654> | Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1755427654> | Bit 0 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1755427654> | Bit 1 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1755427654> | Bit 2 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1755427654> | Bit 3 of signal dout is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:35:7:35:27:@N:CD630:@XP_MSG">adv_dly_line.vhd(35)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:78:9:78:14:@W:CD638:@XP_MSG">adv_dly_line.vhd(78)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:79:9:79:18:@W:CD638:@XP_MSG">adv_dly_line.vhd(79)</a><!@TM:1755427654> | Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:39:7:39:18:@N:CD630:@XP_MSG">enum_row_g5.vhd(39)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_row_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CD638:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1755427654> | Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:153:7:153:33:@N:CD630:@XP_MSG">enum_kit.vhd(153)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:153:7:153:33:@N:CD630:@XP_MSG">enum_kit.vhd(153)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:37:7:37:22:@N:CD630:@XP_MSG">enum_nibble_g5.vhd(37)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CD638:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:367:7:367:29:@N:CD630:@XP_MSG">enum_undernibble_g5.vhd(367)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Signal data_w_5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Signal coef_w_5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Running optimization stage 1 on MACC_PA_BC_ROM .......
Finished optimization stage 1 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 0 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 1 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 2 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 3 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 4 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 5 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 6 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 7 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 8 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 9 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 10 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 11 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 0 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 1 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 2 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 3 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 4 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 5 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 6 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 7 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 8 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 9 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 10 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 11 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 0 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 1 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 2 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 3 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 4 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 5 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 6 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 7 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 8 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 9 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 10 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 11 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1755427654> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synlog/my_design_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 0 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 1 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 2 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 3 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 4 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 5 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 6 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 7 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 8 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 9 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 10 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 11 of signal coefo_w is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 0 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 1 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 2 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 3 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 4 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 5 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 6 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 7 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 8 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 9 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 10 of signal coefo_w is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CL252:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Bit 11 of signal coefo_w is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 0 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 1 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 2 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 3 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 4 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 5 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 6 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 7 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 8 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 9 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 10 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 11 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 12 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 13 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 14 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 15 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 16 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Bit 17 of signal data_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 0 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 1 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 2 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 3 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 4 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 5 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 6 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 7 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 8 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 9 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 10 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Bit 11 of signal coef_w_5 is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CL252:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Bit 0 of signal turnback is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CL252:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Bit 1 of signal turnback is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CL252:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Bit 2 of signal turnback is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CL252:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Bit 3 of signal turnback is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CL252:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1755427654> | Bit 0 of signal symm_datai_syst is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CL252:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1755427654> | Bit 1 of signal symm_datai_syst is floating -- simulation mismatch possible.</font>

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synlog/my_design_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:39:7:39:18:@N:CD630:@XP_MSG">enum_row_g5.vhd(39)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_row_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CD638:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1755427654> | Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:37:7:37:22:@N:CD630:@XP_MSG">enum_nibble_g5.vhd(37)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CD638:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1755427654> | Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:367:7:367:29:@N:CD630:@XP_MSG">enum_undernibble_g5.vhd(367)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1755427654> | Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1755427654> | Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1755427654> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1755427654> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1755427654> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1755427654> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1755427654> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1755427654> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:46:7:46:18:@N:CD630:@XP_MSG">enum_pad_g5.vhd(46)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_pad_g5.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_pad_g5.rtl
Running optimization stage 1 on enum_pad_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:73:4:73:25:@W:CL240:@XP_MSG">enum_pad_g5.vhd(73)</a><!@TM:1755427654> | Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on enum_pad_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1755427654> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_fir_adv_g5.rtl
Running optimization stage 1 on enum_fir_adv_g5 .......
Finished optimization stage 1 on enum_fir_adv_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl
Running optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5 .......
Finished optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl
Running optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:86:1:86:22:@W:CL240:@XP_MSG">COREFIR.vhd(86)</a><!@TM:1755427654> | Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:83:1:83:22:@W:CL240:@XP_MSG">COREFIR.vhd(83)</a><!@TM:1755427654> | Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:79:1:79:20:@W:CL240:@XP_MSG">COREFIR.vhd(79)</a><!@TM:1755427654> | Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:74:1:74:20:@W:CL240:@XP_MSG">COREFIR.vhd(74)</a><!@TM:1755427654> | Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:71:1:71:20:@W:CL240:@XP_MSG">COREFIR.vhd(71)</a><!@TM:1755427654> | Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for work.corefir_pf_c0.rtl
Running optimization stage 1 on COREFIR_PF_C0 .......
Finished optimization stage 1 on COREFIR_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_5 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_4_7 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427654> | Found sequential shift delayLine with address depth of 7 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_7 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_12_0_4 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:66:4:66:9:@N:CL159:@XP_MSG">enum_pad_g5.vhd(66)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:72:4:72:15:@N:CL159:@XP_MSG">enum_pad_g5.vhd(72)</a><!@TM:1755427654> | Input coefi_valid is unused.
Finished optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_12_0_4 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_96 .......
Finished optimization stage 2 on debug_INIT_96 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_5layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_6layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_7layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_8layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_9layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_10layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_10layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:75:4:75:27:@N:CL159:@XP_MSG">enum_nibble_g5.vhd(75)</a><!@TM:1755427654> | Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:76:4:76:23:@N:CL159:@XP_MSG">enum_row_g5.vhd(76)</a><!@TM:1755427654> | Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_80 .......
Finished optimization stage 2 on debug_INIT_80 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_3layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on debug_INIT_16 .......
Finished optimization stage 2 on debug_INIT_16 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM .......
Finished optimization stage 2 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1755427654> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_4layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1755427654> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1755427654> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1755427654> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1755427654> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_corefir_pf_c0_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:75:4:75:27:@N:CL159:@XP_MSG">enum_nibble_g5.vhd(75)</a><!@TM:1755427654> | Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_48_2 .......
Finished optimization stage 2 on enum_kitDelay_reg_48_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:76:4:76:23:@N:CL159:@XP_MSG">enum_row_g5.vhd(76)</a><!@TM:1755427654> | Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_corefir_pf_c0_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_reg_4_11 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427654> | Found sequential shift delayLine with address depth of 11 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_11 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_dly_line_18x192_4_11_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_4_11_1_0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_dly_line_18x192_4_0_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:42:4:42:9:@N:CL159:@XP_MSG">adv_dly_line.vhd(42)</a><!@TM:1755427654> | Input nGrst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:43:4:43:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(43)</a><!@TM:1755427654> | Input rst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:44:4:44:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(44)</a><!@TM:1755427654> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:45:4:45:13:@N:CL159:@XP_MSG">adv_dly_line.vhd(45)</a><!@TM:1755427654> | Input din_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:46:4:46:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(46)</a><!@TM:1755427654> | Input din is unused.
Finished optimization stage 2 on enum_dly_line_18x192_4_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitEdge_1 .......
Finished optimization stage 2 on enum_kitEdge_1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_7 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_7 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_kitCountS_5_10_1 .......
Finished optimization stage 2 on enum_kitCountS_5_10_1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_g5_latency_adv_11_2_3_2_2_2_6 .......
Finished optimization stage 2 on enum_g5_latency_adv_11_2_3_2_2_2_6 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1 .......
Finished optimization stage 2 on enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2 .......
Finished optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:64:4:64:12:@N:CL159:@XP_MSG">COREFIR.vhd(64)</a><!@TM:1755427654> | Input COEF_REF is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:67:4:67:8:@N:CL159:@XP_MSG">COREFIR.vhd(67)</a><!@TM:1755427654> | Input RCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:70:1:70:20:@N:CL159:@XP_MSG">COREFIR.vhd(70)</a><!@TM:1755427654> | Input AXI4_S_DATAI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:72:1:72:14:@N:CL159:@XP_MSG">COREFIR.vhd(72)</a><!@TM:1755427654> | Input AXI4_S_TDATAI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:75:1:75:20:@N:CL159:@XP_MSG">COREFIR.vhd(75)</a><!@TM:1755427654> | Input AXI4_M_DATAO_TREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:78:1:78:20:@N:CL159:@XP_MSG">COREFIR.vhd(78)</a><!@TM:1755427654> | Input AXI4_S_COEFI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:80:1:80:13:@N:CL159:@XP_MSG">COREFIR.vhd(80)</a><!@TM:1755427654> | Input AXI4_S_COEFI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:82:1:82:22:@N:CL159:@XP_MSG">COREFIR.vhd(82)</a><!@TM:1755427654> | Input AXI4_S_CONFIGI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:84:1:84:15:@N:CL159:@XP_MSG">COREFIR.vhd(84)</a><!@TM:1755427654> | Input AXI4_S_CONFIGI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:87:1:87:22:@N:CL159:@XP_MSG">COREFIR.vhd(87)</a><!@TM:1755427654> | Input AXI4_M_CONFIGO_TREADY is unused.
Finished optimization stage 2 on COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Running optimization stage 2 on COREFIR_PF_C0 .......
Finished optimization stage 2 on COREFIR_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 200MB)


Process completed successfully.
# Sun Aug 17 16:17:34 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113</a>

@N: : <!@TM:1755427654> | Running in 64-bit mode 
File /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/layer0.srs changed - recompiling
File /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/layer1.srs changed - recompiling
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:Z198:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1755427654> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:Z198:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1755427654> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:Z198:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1755427654> | Unbound component debug_INIT_80 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:Z198:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1755427654> | Unbound component debug_INIT_80 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427654> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427654> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_comp.linkerlog:@XP_FILE">my_design_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 17 16:17:34 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_comp.rt.csv:@XP_FILE">my_design_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 37MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 17 16:17:34 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1755427653>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport10></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113</a>

@N: : <!@TM:1755427656> | Running in 64-bit mode 
File /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 216MB peak: 217MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 17 16:17:36 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1755427653>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1755427653>
# Sun Aug 17 16:17:36 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport21></a>Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 517MB peak: 518MB)

Reading constraint file: /home/jessica/Desktop/github__echocore_jessica/qam_16/designer/my_design/synthesis.fdc
Linked File:  <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design_scck.rpt:@XP_FILE">my_design_scck.rpt</a>
See clock summary report "/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1755427657> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF474:@XP_HELP">MF474</a> : <!@TM:1755427657> | No compile point is identified in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1755427657> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1755427657> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1755427657> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 539MB peak: 540MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 539MB peak: 540MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 540MB peak: 540MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 542MB peak: 542MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_5layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_9layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_6layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_8layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_7layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_10layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:BN114:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:BN114:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_2layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_3layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_corefir_pf_c0_rtl_4layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:BN114:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:BN114:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1755427657> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1(rtl)) because it does not drive other instances.</font>
NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:467:2:467:8:@W:FX1172:@XP_MSG">cordic_kit.v(467)</a><!@TM:1755427657> | User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_AWADDR_1[31:3] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_BREADY is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_AWVALID is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_WDATA[63:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_WSTRB_1[0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:FX1172:@XP_MSG">master.v(49)</a><!@TM:1755427657> | User-specified initial value defined for instance custom_axi_master_0.S_AXI_WVALID is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:FX1171:@XP_MSG">master.v(49)</a><!@TM:1755427657> | Found instance custom_axi_master_0.S_AXI_WSTRB_1[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v:9:0:9:6:@N:FX1171:@XP_MSG">four_pr.v(9)</a><!@TM:1755427657> | Found instance four_pr_0.q[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:285:6:285:12:@W:BN132:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(285)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1141:5:1141:11:@W:BN132:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1141)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v:11:4:11:10:@W:FX1172:@XP_MSG">upsampler.v(11)</a><!@TM:1755427657> | User-specified initial value defined for instance upsampler_0.count[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427657> | User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@W:FX1172:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@W:FX1172:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1172:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1172:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427657> | User-specified initial value set for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427657> | User-specified initial value defined for instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. </font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 601MB peak: 601MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 601MB peak: 601MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@N:MO111:@XP_MSG">cordic_kit.v(375)</a><!@TM:1755427657> | Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@N:MO111:@XP_MSG">cordic_kit.v(375)</a><!@TM:1755427657> | Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:467:2:467:8:@W:MO129:@XP_MSG">cordic_kit.v(467)</a><!@TM:1755427657> | Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:50:6:50:12:@W:MO129:@XP_MSG">cordic_kit.v(50)</a><!@TM:1755427657> | Sequential instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel.cordic_paral_0.pre_rotat_0.coarse_regs.dly_0.genblk1.delayLine[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1516:4:1516:10:@W:MO129:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1516)</a><!@TM:1755427657> | Sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.rddata_start_d is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@W:MO129:@XP_MSG">master.v(49)</a><!@TM:1755427657> | Sequential instance custom_axi_master_0.axi_address_counter[3] is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 601MB peak: 601MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 601MB peak: 601MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:460:59:460:68:@N:BN115:@XP_MSG">cordic_kit.v(460)</a><!@TM:1755427657> | Removing instance counter_0 (in view: CORECORDIC_LIB.cordic_init_kickstart(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:653:59:653:73:@N:BN115:@XP_MSG">cordic_kit.v(653)</a><!@TM:1755427657> | Removing instance coarse_regs\.preCoarseReg_y (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:649:59:649:73:@N:BN115:@XP_MSG">cordic_kit.v(649)</a><!@TM:1755427657> | Removing instance coarse_regs\.preCoarseReg_x (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:662:42:662:47:@N:BN115:@XP_MSG">cordic_kit.v(662)</a><!@TM:1755427657> | Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_pre_rotator_16s_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:525:20:525:32:@N:BN115:@XP_MSG">cordic_kit.v(525)</a><!@TM:1755427657> | Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:530:20:530:32:@N:BN115:@XP_MSG">cordic_kit.v(530)</a><!@TM:1755427657> | Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:535:20:535:32:@N:BN115:@XP_MSG">cordic_kit.v(535)</a><!@TM:1755427657> | Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_16s_18(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1755427657> | Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:89:49:89:54:@N:BN115:@XP_MSG">cordic_par.v(89)</a><!@TM:1755427657> | Removing instance dly_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:434:42:434:54:@N:BN115:@XP_MSG">cordic_kit.v(434)</a><!@TM:1755427657> | Removing instance create_valid_bit\.valid_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:751:56:751:70:@N:BN115:@XP_MSG">cordic_kit.v(751)</a><!@TM:1755427657> | Removing instance coarse_regs\.preCoarseReg_a (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:756:42:756:47:@N:BN115:@XP_MSG">cordic_kit.v(756)</a><!@TM:1755427657> | Removing instance coarse_regs\.dly_0 (in view: CORECORDIC_LIB.cordic_coarse_post_rotator_16_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:191:55:191:63:@N:BN115:@XP_MSG">cordic_par.v(191)</a><!@TM:1755427657> | Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:154:40:154:54:@N:BN115:@XP_MSG">cordic_par.v(154)</a><!@TM:1755427657> | Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:126:6:126:17:@N:BN115:@XP_MSG">CORECORDIC.v(126)</a><!@TM:1755427657> | Removing instance kickstart_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1141:5:1141:11:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1141)</a><!@TM:1755427657> | Removing sequential instance genblk2\.arready_mc (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1694:4:1694:10:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1694)</a><!@TM:1755427657> | Removing sequential instance genblk2\.raddr_aligned[7:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v:600:50:600:69:@N:BN115:@XP_MSG">PF_SRAM_AHBL_AXI_C0.v(600)</a><!@TM:1755427657> | Removing instance PF_TPSRAM_AHB_AXI_0 (in view: work.PF_SRAM_AHBL_AXI_C0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:144:4:144:20:@N:BN115:@XP_MSG">enum_pad_g5.vhd(144)</a><!@TM:1755427657> | Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:357:2:357:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(357)</a><!@TM:1755427657> | Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:455:4:455:13:@N:BN115:@XP_MSG">enum_row_g5.vhd(455)</a><!@TM:1755427657> | Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:404:2:404:13:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(404)</a><!@TM:1755427657> | Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:421:4:421:15:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(421)</a><!@TM:1755427657> | Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:144:4:144:20:@N:BN115:@XP_MSG">enum_pad_g5.vhd(144)</a><!@TM:1755427657> | Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_12_0_4_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:357:2:357:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(357)</a><!@TM:1755427657> | Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:455:4:455:13:@N:BN115:@XP_MSG">enum_row_g5.vhd(455)</a><!@TM:1755427657> | Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:404:2:404:13:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(404)</a><!@TM:1755427657> | Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:421:4:421:15:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(421)</a><!@TM:1755427657> | Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:426:46:426:58:@N:BN115:@XP_MSG">cordic_kit.v(426)</a><!@TM:1755427657> | Removing instance converg_round\.kitRndEven_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v:228:3:228:9:@N:BN362:@XP_MSG">CoreAXI4SRAM_SLVIF.v(228)</a><!@TM:1755427657> | Removing sequential instance ARBURST_slvif[1:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v:49:4:49:10:@N:BN362:@XP_MSG">master.v(49)</a><!@TM:1755427657> | Removing sequential instance S_AXI_BREADY (in view: work.custom_axi_master(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:346:58:346:71:@N:BN115:@XP_MSG">cordic_kit.v(346)</a><!@TM:1755427657> | Removing instance result_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1755427657> | Removing sequential instance an[17:0] (in view: CORECORDIC_LIB.cordic_par_calc_0_18_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:370:12:370:66:@N:BN362:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(370)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:111:12:111:66:@N:BN362:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(111)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:160:12:160:66:@N:BN362:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(160)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:235:12:235:66:@N:BN362:@XP_MSG">PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(235)</a><!@TM:1755427657> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1 (in view: work.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:371:5:371:11:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(371)</a><!@TM:1755427657> | Removing sequential instance genblk1\.waddr_sc[9:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_0layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1755427657> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_corefir_pf_c0_rtl_1layer1_1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:91:6:91:12:@N:BN362:@XP_MSG">cordic_kit.v(91)</a><!@TM:1755427657> | Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:332:40:332:55:@N:BN115:@XP_MSG">cordic_kit.v(332)</a><!@TM:1755427657> | Removing instance roundBit_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:339:58:339:68:@N:BN115:@XP_MSG">cordic_kit.v(339)</a><!@TM:1755427657> | Removing instance inp_pipe_0 (in view: CORECORDIC_LIB.cordic_kitRndEven_18_16_1_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:50:6:50:12:@N:BN362:@XP_MSG">cordic_kit.v(50)</a><!@TM:1755427657> | Removing sequential instance genblk1\.delayLine\[0\] (in view: CORECORDIC_LIB.cordic_kitDelay_bit_reg_1s_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:91:6:91:12:@N:BN362:@XP_MSG">cordic_kit.v(91)</a><!@TM:1755427657> | Removing sequential instance genblk1\.delayLine\[0\][15:0] (in view: CORECORDIC_LIB.cordic_kitDelay_reg_16_1s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_3_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:2] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_3_5_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427657> | Removing sequential instance delayLine[0:1] (in view: COREFIR_PF_LIB.enum_kitDelay_bit_reg_attr_2_4_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v:258:5:258:60:@N:BN115:@XP_MSG">CoreAXI4SRAM.v(258)</a><!@TM:1755427657> | Removing instance U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM_Z3_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v:228:3:228:9:@N:BN362:@XP_MSG">CoreAXI4SRAM_SLVIF.v(228)</a><!@TM:1755427657> | Removing sequential instance AWBURST_slvif[1:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_1024s_1s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1755427657> | Promoting Net clk on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1755427657> | Promoting Net reset_arst on CLKINT  I_2  
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:333:5:333:11:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(333)</a><!@TM:1755427657> | Removing sequential instance genblk1\.wdata_sc_r[63:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1755427657> | Applying syn_allowed_resources blockrams=84,dsps=68 on top level netlist my_design  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 603MB peak: 603MB)



<a name=mapperReport22></a>Clock Summary</a>
******************

          Start             Requested     Requested     Clock        Clock               Clock
Level     Clock             Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------
0 -       System            100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                              
0 -       my_design|clk     100.0 MHz     10.000        inferred     (multiple)          1814 
==============================================================================================



Clock Load Summary
***********************

                  Clock     Source        Clock Pin                                                                                          Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                                                                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System            0         -             -                                                                                                  -                 -            
                                                                                                                                                                            
my_design|clk     1814      clk(port)     COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.init_rst.C     -                 I_1.A(CLKINT)
============================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v:9:4:9:10:@W:MT530:@XP_MSG">combiner.v(9)</a><!@TM:1755427657> | Found inferred clock my_design|clk which controls 1814 sequential elements including combiner_0.combined_output[63:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1755427657> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1755427657> | Writing default property annotation file /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 605MB peak: 605MB)

Encoding state machine state[2:0] (in view: work.custom_axi_master(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   011 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 605MB peak: 605MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 605MB peak: 605MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 517MB peak: 605MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 17 16:17:37 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1755427653>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1755427653>
# Sun Aug 17 16:17:37 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport33></a>Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1755427658> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1755427658> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1755427658> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 521MB peak: 521MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 576MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@N:MO111:@XP_MSG">cordic_kit.v(375)</a><!@TM:1755427658> | Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_18_16_1s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd:221:4:221:14:@N:BN115:@XP_MSG">enum_fir_g5.vhd(221)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_1.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0 (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v:11:4:11:10:@N:BN362:@XP_MSG">upsampler.v(11)</a><!@TM:1755427658> | Removing sequential instance upsampler_0.iup[3:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v:8:4:8:10:@N:BN362:@XP_MSG">counter.v(8)</a><!@TM:1755427658> | Removing sequential instance phase_counter_0.phase_angle[15:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:570:5:570:11:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(570)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.number_bytes_r[7:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1666:4:1666:10:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1666)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rdbeat_cnt[8:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1398:10:1398:16:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1398)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.ram_rdreq_cntr[8:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:508:5:508:11:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(508)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.waddr_aligned[12:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1755:4:1755:10:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1755)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.raddr_aligned_load_r[12:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1755:4:1755:10:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1755)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.rd_number_bytes_r[7:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:285:6:285:12:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(285)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.awready_mc (in view: work.my_design(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:276:6:276:12:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(276)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1\.wready_mc (in view: work.my_design(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v:1389:9:1389:15:@N:BN362:@XP_MSG">CoreAXI4SRAM_MAINCTRL.v(1389)</a><!@TM:1755427658> | Removing sequential instance PF_SRAM_AHBL_AXI_C0_0.COREAXI4SRAM_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2\.genblk2\.rdata_mc_r[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v:15:4:15:10:@N:BN362:@XP_MSG">modulator.v(15)</a><!@TM:1755427658> | Removing sequential instance modulator_0.modulated_q[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v:15:4:15:10:@N:BN362:@XP_MSG">modulator.v(15)</a><!@TM:1755427658> | Removing sequential instance modulator_0.modulated_i[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v:179:18:179:37:@N:BN115:@XP_MSG">my_design.v(179)</a><!@TM:1755427658> | Removing instance custom_axi_master_0 (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:216:36:216:50:@N:BN115:@XP_MSG">CORECORDIC.v(216)</a><!@TM:1755427658> | Removing instance CORECORDIC_C0_0.CORECORDIC_C0_0.parallel\.cordic_paral_0 (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v:9:4:9:10:@N:BN362:@XP_MSG">combiner.v(9)</a><!@TM:1755427658> | Removing sequential instance combiner_0.combined_output[63:0] (in view: work.my_design(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v:11:4:11:10:@W:BN132:@XP_MSG">upsampler.v(11)</a><!@TM:1755427658> | Removing instance upsampler_0.qup[3] because it is equivalent to instance upsampler_0.qup[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:MF135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | RAM COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] is 16 words by 4 bits.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX107:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | RAM non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[3:0] (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:314:4:314:6:@N:MO231:@XP_MSG">enum_kit.vhd(314)</a><!@TM:1755427658> | Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_11_2_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:400:4:400:6:@W:BN132:@XP_MSG">enum_kit.vhd(400)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:400:4:400:6:@W:BN132:@XP_MSG">enum_kit.vhd(400)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.right_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.3\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.2\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.1\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.left_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[47] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[46] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[45] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[44] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[43] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[42] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[41] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[40] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[39] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[38] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[37] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[36] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[35] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[34] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[33] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[32] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[31] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[30] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[29] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[28] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[27] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[26] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[25] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[24] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[23] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[22] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[21] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[20] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[19] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[18] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[17] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[16] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[15] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[14] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[13] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[12] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[11] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[10] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[9] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[8] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[7] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[6] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[5] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[4] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[3] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[2] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[1] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_1[0] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[2] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@N:BN362:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.left_nibble_0.dvalid_pipe_0.delayLine[2] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[47] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[46] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[45] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[44] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[43] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[42] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[41] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[40] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[39] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[38] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[37] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[36] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[35] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[34] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[33] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[32] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[31] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[30] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[29] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[28] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[27] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[26] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[25] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[24] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[23] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[22] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[21] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[20] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[19] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[18] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[17] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[16] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[15] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[14] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[13] (in view: work.my_design(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:BN362:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing sequential instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.2\.a_row_higher.inter_advanced\.end_dly_0.delayLine_0[12] (in view: work.my_design(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synlog/my_design_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:BN114:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift_delayLine_seqshift_0_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.right_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.4\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.3\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.2\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.taps\.1\.atap.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:BN114:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1755427658> | Removing instance COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.rows_higher\.1\.a_row_higher.left_nibble_0.many_tap_nibble\.many_tap_nibble_0.left_tap_0.MACC_PA_BC_ROM_wrap_0.MACC_PA_BC_ROM_0 (in view: work.my_design(verilog)) because it does not drive other instances.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     7.03ns		  22 /        21

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

<font color=#A52A2A>@W:<a href="@W:FX203:@XP_HELP">FX203</a> : <!@TM:1755427658> | Removing CLKINT I_2 from net reset_c. Reason: Fanout is less than the threshold.</font> 

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

Writing Analyst data base /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/synwork/my_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1755427658> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1755427658> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1755427658> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 584MB peak: 584MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1755427658> | Found inferred clock my_design|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport34></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sun Aug 17 16:17:38 2025
#


Top view:               my_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/jessica/Desktop/github__echocore_jessica/qam_16/designer/my_design/synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1755427658> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1755427658> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary35></a>Performance Summary</a>
*******************


Worst slack in design: 7.557

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
my_design|clk      100.0 MHz     409.4 MHz     10.000        2.443         7.557     inferred     (multiple)
============================================================================================================





<a name=clockRelationships36></a>Clock Relationships</a>
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
my_design|clk  my_design|clk  |  10.000      7.557  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo37></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport38></a>Detailed Report for Clock: my_design|clk</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                 Starting                                            Arrival          
Instance                                                                                                         Reference         Type     Pin     Net              Time        Slack
                                                                                                                 Clock                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[1]             my_design|clk     SLE      Q       delayLine[1]     0.218       7.557
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[2]             my_design|clk     SLE      Q       delayLine[2]     0.218       7.625
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.init_rst                     my_design|clk     SLE      Q       init_rst         0.218       8.300
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[0]      my_design|clk     SLE      Q       count[0]         0.201       8.570
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.shift_reg_1.delayLine[6]     my_design|clk     SLE      Q       clk_lat_end      0.201       8.641
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[1]      my_design|clk     SLE      Q       count[1]         0.218       8.657
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[2]      my_design|clk     SLE      Q       count[2]         0.201       8.704
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[3]      my_design|clk     SLE      Q       count[3]         0.218       8.734
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[4]             my_design|clk     SLE      Q       systola          0.218       8.833
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[0]             my_design|clk     SLE      Q       async_rstn       0.201       9.053
======================================================================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                Starting                                       Required          
Instance                                                                                                        Reference         Type     Pin     Net         Time         Slack
                                                                                                                Clock                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[2]     my_design|clk     SLE      D       N_99_i      10.000       7.557
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[1]     my_design|clk     SLE      D       N_80_i      10.000       7.604
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[4]     my_design|clk     SLE      D       N_106_i     10.000       7.604
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[0]     my_design|clk     SLE      D       N_173       10.000       7.702
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[3]     my_design|clk     SLE      D       N_101_i     10.000       7.702
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[0]     my_design|clk     SLE      EN      N_171_i     9.873        8.088
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[1]     my_design|clk     SLE      EN      N_171_i     9.873        8.088
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[2]     my_design|clk     SLE      EN      N_171_i     9.873        8.088
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[3]     my_design|clk     SLE      EN      N_171_i     9.873        8.088
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[4]     my_design|clk     SLE      EN      N_171_i     9.873        8.088
=================================================================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.srr:srsf/home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.srs:fp:366527:368627:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.557

    Number of logic level(s):                3
    Starting point:                          COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[1] / Q
    Ending point:                            COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[2] / D
    The start point is clocked by            my_design|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            my_design|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.dvalid_pipe_3.delayLine[1]                SLE      Q        Out     0.218     0.218 r     -         
delayLine[1]                                                                                                        Net      -        -       0.547     -           3         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.un1_coef_on_outpi_2_i_o2        CFG3     C        In      -         0.765 r     -         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.un1_coef_on_outpi_2_i_o2        CFG3     Y        Out     0.132     0.897 f     -         
N_124                                                                                                               Net      -        -       0.579     -           5         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.rst_syst_lat_i_a2               CFG3     B        In      -         1.476 f     -         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.rst_syst_lat_i_a2               CFG3     Y        Out     0.077     1.554 f     -         
N_199                                                                                                               Net      -        -       0.579     -           5         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count_RNO[2]     CFG4     D        In      -         2.133 f     -         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count_RNO[2]     CFG4     Y        Out     0.192     2.325 f     -         
N_99_i                                                                                                              Net      -        -       0.118     -           1         
COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.syst_counter_0.count[2]         SLE      D        In      -         2.443 f     -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 2.443 is 0.619(25.4%) logic and 1.823(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)

---------------------------------------
<a name=resourceUsage42></a>Resource Usage Report for my_design </a>

Mapping to part: mpfs025tfcvg484-1
Cell usage:
CLKINT          1 use
CFG1           2 uses
CFG2           3 uses
CFG3           6 uses
CFG4           5 uses


Sequential Cells: 
SLE            21 uses

DSP Blocks:    0 of 68 (0%)

I/O ports: 4
I/O primitives: 4
INBUF          2 uses
OUTBUF         2 uses


Global Clock Buffers: 1

Total LUTs:    16

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  21 + 0 + 0 + 0 = 21;
Total number of LUTs after P&R:  16 + 0 + 0 + 0 = 16;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 496MB peak: 584MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 17 16:17:38 2025

###########################################################]

</pre></samp></body></html>
