#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020e5cf54330 .scope module, "decode_stage" "decode_stage" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCNEXT_FETCH";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 5 "addrD";
    .port_info 5 /INPUT 32 "data_d";
    .port_info 6 /INPUT 1 "is_write";
    .port_info 7 /INPUT 1 "wrt_en";
    .port_info 8 /INPUT 1 "block_pipe_data_cache";
    .port_info 9 /INPUT 1 "block_pipe_instr_cache";
    .port_info 10 /OUTPUT 32 "data_a";
    .port_info 11 /OUTPUT 32 "data_b";
    .port_info 12 /OUTPUT 32 "lower_half_instruction";
    .port_info 13 /OUTPUT 32 "PCNEXT_ALU";
    .port_info 14 /OUTPUT 1 "WB_EN";
    .port_info 15 /OUTPUT 1 "MEM_R_EN";
    .port_info 16 /OUTPUT 1 "MEM_W_EN";
    .port_info 17 /OUTPUT 5 "regD";
    .port_info 18 /OUTPUT 5 "regD_imme";
    .port_info 19 /OUTPUT 1 "ALU_REG_DEST";
    .port_info 20 /OUTPUT 1 "is_branch";
    .port_info 21 /OUTPUT 5 "addrA";
    .port_info 22 /OUTPUT 5 "addrB";
    .port_info 23 /OUTPUT 1 "MEM_TO_REG";
    .port_info 24 /OUTPUT 2 "ALU_OP";
    .port_info 25 /OUTPUT 1 "EN_REG_FETCH";
    .port_info 26 /OUTPUT 1 "EN_REG_DECODE";
    .port_info 27 /OUTPUT 1 "EN_REG_ALU";
    .port_info 28 /OUTPUT 1 "EN_REG_MEM";
    .port_info 29 /OUTPUT 1 "is_immediate";
v0000020e5cfe8940_0 .var "ALU_OP", 1 0;
v0000020e5cfe9ca0_0 .net "ALU_OP_INT", 1 0, v0000020e5cf802e0_0;  1 drivers
v0000020e5cfe8bc0_0 .var "ALU_REG_DEST", 0 0;
o0000020e5cf90948 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe9a20_0 .net "ALU_REG_DEST_INT", 0 0, o0000020e5cf90948;  0 drivers
v0000020e5cfe9ac0_0 .var "EN_REG_ALU", 0 0;
o0000020e5cf909a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe8120_0 .net "EN_REG_ALU_INT", 0 0, o0000020e5cf909a8;  0 drivers
v0000020e5cfe9e80_0 .var "EN_REG_DECODE", 0 0;
o0000020e5cf90a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe95c0_0 .net "EN_REG_DECODE_INT", 0 0, o0000020e5cf90a08;  0 drivers
v0000020e5cfe8260_0 .var "EN_REG_FETCH", 0 0;
o0000020e5cf90a68 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe8300_0 .net "EN_REG_FETCH_INT", 0 0, o0000020e5cf90a68;  0 drivers
v0000020e5cfe89e0_0 .var "EN_REG_MEM", 0 0;
o0000020e5cf90ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe9b60_0 .net "EN_REG_MEM_INT", 0 0, o0000020e5cf90ac8;  0 drivers
v0000020e5cfe83a0_0 .var "MEM_R_EN", 0 0;
o0000020e5cf90b28 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe8a80_0 .net "MEM_R_EN_INT", 0 0, o0000020e5cf90b28;  0 drivers
v0000020e5cfe8b20_0 .var "MEM_TO_REG", 0 0;
o0000020e5cf90b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe8ee0_0 .net "MEM_TO_REG_INT", 0 0, o0000020e5cf90b88;  0 drivers
v0000020e5cfe92a0_0 .var "MEM_W_EN", 0 0;
o0000020e5cf90be8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfe9340_0 .net "MEM_W_EN_INT", 0 0, o0000020e5cf90be8;  0 drivers
v0000020e5cfe93e0_0 .var "PCNEXT_ALU", 31 0;
o0000020e5cf90c48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfeb850_0 .net "PCNEXT_FETCH", 31 0, o0000020e5cf90c48;  0 drivers
v0000020e5cfeb710_0 .var "WB_EN", 0 0;
o0000020e5cf90ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeab30_0 .net "WB_EN_INT", 0 0, o0000020e5cf90ca8;  0 drivers
L_0000020e5d010118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e5cfea8b0_0 .net/2u *"_ivl_0", 15 0, L_0000020e5d010118;  1 drivers
v0000020e5cfeb7b0_0 .net *"_ivl_3", 15 0, L_0000020e5cfedc10;  1 drivers
v0000020e5cfeb5d0_0 .var "addrA", 4 0;
v0000020e5cfeac70_0 .net "addrA_INT", 4 0, v0000020e5cfe9d40_0;  1 drivers
v0000020e5cfea310_0 .var "addrB", 4 0;
v0000020e5cfebd50_0 .net "addrB_INT", 4 0, v0000020e5cfe9c00_0;  1 drivers
o0000020e5cf90618 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020e5cfeb8f0_0 .net "addrD", 4 0, o0000020e5cf90618;  0 drivers
v0000020e5cfebad0_0 .net "addrD_INT", 4 0, v0000020e5cfe84e0_0;  1 drivers
o0000020e5cf90d98 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeb990_0 .net "block_pipe_data_cache", 0 0, o0000020e5cf90d98;  0 drivers
o0000020e5cf90dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfebc10_0 .net "block_pipe_instr_cache", 0 0, o0000020e5cf90dc8;  0 drivers
o0000020e5cf90018 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfea810_0 .net "clk", 0 0, o0000020e5cf90018;  0 drivers
v0000020e5cfea4f0_0 .var "data_a", 31 0;
v0000020e5cfebe90_0 .net "data_a_INT", 31 0, L_0000020e5cf527e0;  1 drivers
v0000020e5cfeba30_0 .var "data_b", 31 0;
v0000020e5cfead10_0 .net "data_b_INT", 31 0, L_0000020e5cf52540;  1 drivers
o0000020e5cf90678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfebb70_0 .net "data_d", 31 0, o0000020e5cf90678;  0 drivers
o0000020e5cf90348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfeb3f0_0 .net "inject_nop", 31 0, o0000020e5cf90348;  0 drivers
o0000020e5cf90378 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfebdf0_0 .net "injecting_nop", 0 0, o0000020e5cf90378;  0 drivers
o0000020e5cf90078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfeaf90_0 .net "instruction", 31 0, o0000020e5cf90078;  0 drivers
v0000020e5cfebcb0_0 .net "instruction_INT", 31 0, L_0000020e5cfed850;  1 drivers
v0000020e5cfea450_0 .var "is_branch", 0 0;
o0000020e5cf90e88 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfebf30_0 .net "is_branch_INT", 0 0, o0000020e5cf90e88;  0 drivers
v0000020e5cfea590_0 .var "is_immediate", 0 0;
v0000020e5cfea090_0 .net "is_immediate_INT", 0 0, v0000020e5cfe9480_0;  1 drivers
o0000020e5cf90738 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeb2b0_0 .net "is_write", 0 0, o0000020e5cf90738;  0 drivers
v0000020e5cfea630_0 .var "lower_half_instruction", 31 0;
v0000020e5cfea130_0 .net "lower_half_instruction_INT", 31 0, L_0000020e5cfed0d0;  1 drivers
v0000020e5cfea6d0_0 .var "regD", 4 0;
v0000020e5cfeaa90_0 .net "regD_INT", 4 0, L_0000020e5cfed3f0;  1 drivers
v0000020e5cfeadb0_0 .var "regD_imme", 4 0;
v0000020e5cfeae50_0 .net "regD_imme_INT", 4 0, L_0000020e5cfedf30;  1 drivers
o0000020e5cf90198 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeb170_0 .net "reset", 0 0, o0000020e5cf90198;  0 drivers
o0000020e5cf91008 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeabd0_0 .net "wrt_en", 0 0, o0000020e5cf91008;  0 drivers
L_0000020e5cfedc10 .part L_0000020e5cfed850, 0, 16;
L_0000020e5cfed0d0 .concat [ 16 16 0 0], L_0000020e5cfedc10, L_0000020e5d010118;
L_0000020e5cfed3f0 .part L_0000020e5cfed850, 16, 5;
L_0000020e5cfedf30 .part L_0000020e5cfed850, 11, 5;
S_0000020e5cf67780 .scope module, "control" "control" 2 48, 3 3 0, S_0000020e5cf54330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 2 "ALU_OP";
    .port_info 4 /OUTPUT 5 "regA";
    .port_info 5 /OUTPUT 5 "regB";
    .port_info 6 /OUTPUT 5 "regD";
    .port_info 7 /OUTPUT 1 "is_immediate";
v0000020e5cf802e0_0 .var "ALU_OP", 1 0;
v0000020e5cf80380_0 .net *"_ivl_1", 6 0, L_0000020e5cfed350;  1 drivers
v0000020e5cf80420_0 .net "clk", 0 0, o0000020e5cf90018;  alias, 0 drivers
v0000020e5cfe86c0_0 .var "default_alu_op", 1 0;
v0000020e5cfe8f80_0 .net "instruction", 31 0, o0000020e5cf90078;  alias, 0 drivers
v0000020e5cfe9480_0 .var "is_immediate", 0 0;
v0000020e5cfe8440_0 .net/s "opcode", 5 0, L_0000020e5cfee610;  1 drivers
v0000020e5cfe9d40_0 .var "regA", 4 0;
v0000020e5cfe9c00_0 .var "regB", 4 0;
v0000020e5cfe84e0_0 .var "regD", 4 0;
v0000020e5cfe9980_0 .net "reset", 0 0, o0000020e5cf90198;  alias, 0 drivers
E_0000020e5cf89530 .event anyedge, v0000020e5cfe8440_0, v0000020e5cfe8f80_0, v0000020e5cfe86c0_0;
L_0000020e5cfed350 .part o0000020e5cf90078, 25, 7;
L_0000020e5cfee610 .part L_0000020e5cfed350, 0, 6;
S_0000020e5cf67910 .scope module, "nop_bubble" "mux2Data" 2 91, 4 2 0, S_0000020e5cf54330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v0000020e5cfe9020_0 .net "a", 31 0, o0000020e5cf90078;  alias, 0 drivers
v0000020e5cfe8c60_0 .net "b", 31 0, o0000020e5cf90348;  alias, 0 drivers
v0000020e5cfe90c0_0 .net "select", 0 0, o0000020e5cf90378;  alias, 0 drivers
v0000020e5cfe8d00_0 .net "y", 31 0, L_0000020e5cfed850;  alias, 1 drivers
L_0000020e5cfed850 .functor MUXZ 32, o0000020e5cf90078, o0000020e5cf90348, o0000020e5cf90378, C4<>;
S_0000020e5cf67aa0 .scope module, "regfile" "regFile" 2 76, 5 6 0, S_0000020e5cf54330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wrt_en";
    .port_info 2 /INPUT 5 "addrA";
    .port_info 3 /INPUT 5 "addrB";
    .port_info 4 /INPUT 5 "addrD";
    .port_info 5 /INPUT 32 "d";
    .port_info 6 /OUTPUT 32 "data_a";
    .port_info 7 /OUTPUT 32 "data_b";
L_0000020e5cf527e0 .functor BUFZ 32, L_0000020e5cfecf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020e5cf52540 .functor BUFZ 32, L_0000020e5cfed030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020e5cfe98e0_0 .net *"_ivl_0", 31 0, L_0000020e5cfecf90;  1 drivers
v0000020e5cfe9160_0 .net *"_ivl_10", 6 0, L_0000020e5cfeddf0;  1 drivers
L_0000020e5d0100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e5cfe9520_0 .net *"_ivl_13", 1 0, L_0000020e5d0100d0;  1 drivers
v0000020e5cfe97a0_0 .net *"_ivl_2", 6 0, L_0000020e5cfedcb0;  1 drivers
L_0000020e5d010088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020e5cfe9660_0 .net *"_ivl_5", 1 0, L_0000020e5d010088;  1 drivers
v0000020e5cfe8580_0 .net *"_ivl_8", 31 0, L_0000020e5cfed030;  1 drivers
v0000020e5cfe8620_0 .net "addrA", 4 0, v0000020e5cfe9d40_0;  alias, 1 drivers
v0000020e5cfe81c0_0 .var "addrA_reg", 4 0;
v0000020e5cfe9700_0 .net "addrB", 4 0, v0000020e5cfe9c00_0;  alias, 1 drivers
v0000020e5cfe8da0_0 .var "addrB_reg", 4 0;
v0000020e5cfe88a0_0 .net "addrD", 4 0, o0000020e5cf90618;  alias, 0 drivers
v0000020e5cfe9f20_0 .var "addrD_reg", 4 0;
v0000020e5cfe9200_0 .net "clk", 0 0, o0000020e5cf90018;  alias, 0 drivers
v0000020e5cfe8760_0 .net "d", 31 0, o0000020e5cf90678;  alias, 0 drivers
v0000020e5cfe9de0_0 .net "data_a", 31 0, L_0000020e5cf527e0;  alias, 1 drivers
v0000020e5cfe8080_0 .net "data_b", 31 0, L_0000020e5cf52540;  alias, 1 drivers
v0000020e5cfe8e40_0 .var/i "i", 31 0;
v0000020e5cfe8800 .array "regFile", 0 31, 31 0;
v0000020e5cfe9840_0 .net "wrt_en", 0 0, o0000020e5cf90738;  alias, 0 drivers
E_0000020e5cf89230 .event negedge, v0000020e5cf80420_0;
E_0000020e5cf88a70 .event posedge, v0000020e5cf80420_0;
L_0000020e5cfecf90 .array/port v0000020e5cfe8800, L_0000020e5cfedcb0;
L_0000020e5cfedcb0 .concat [ 5 2 0 0], v0000020e5cfe81c0_0, L_0000020e5d010088;
L_0000020e5cfed030 .array/port v0000020e5cfe8800, L_0000020e5cfeddf0;
L_0000020e5cfeddf0 .concat [ 5 2 0 0], v0000020e5cfe8da0_0, L_0000020e5d0100d0;
S_0000020e5cf8fe20 .scope module, "mux2Logic" "mux2Logic" 4 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "y";
o0000020e5cf915d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfea1d0_0 .net "a", 3 0, o0000020e5cf915d8;  0 drivers
o0000020e5cf91608 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfea770_0 .net "b", 3 0, o0000020e5cf91608;  0 drivers
o0000020e5cf91638 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfea950_0 .net "select", 0 0, o0000020e5cf91638;  0 drivers
v0000020e5cfea270_0 .net "y", 3 0, L_0000020e5cfedd50;  1 drivers
L_0000020e5cfedd50 .functor MUXZ 4, o0000020e5cf915d8, o0000020e5cf91608, o0000020e5cf91638, C4<>;
S_0000020e5cf5b320 .scope module, "mux2RegD" "mux2RegD" 4 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
o0000020e5cf91758 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020e5cfea9f0_0 .net "a", 4 0, o0000020e5cf91758;  0 drivers
o0000020e5cf91788 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000020e5cfeaef0_0 .net "b", 4 0, o0000020e5cf91788;  0 drivers
o0000020e5cf917b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020e5cfeb030_0 .net "select", 0 0, o0000020e5cf917b8;  0 drivers
v0000020e5cfea3b0_0 .net "y", 4 0, L_0000020e5cfed210;  1 drivers
L_0000020e5cfed210 .functor MUXZ 5, o0000020e5cf91758, o0000020e5cf91788, o0000020e5cf917b8, C4<>;
S_0000020e5cf5b4b0 .scope module, "mux4Data" "mux4Data" 4 48;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "y";
v0000020e5cfeb0d0_0 .net *"_ivl_1", 0 0, L_0000020e5cfed530;  1 drivers
v0000020e5cfeb210_0 .net *"_ivl_3", 0 0, L_0000020e5cfee6b0;  1 drivers
v0000020e5cfeb350_0 .net *"_ivl_4", 31 0, L_0000020e5cfed5d0;  1 drivers
v0000020e5cfeb490_0 .net *"_ivl_7", 0 0, L_0000020e5cfee750;  1 drivers
v0000020e5cfeb530_0 .net *"_ivl_8", 31 0, L_0000020e5cfed8f0;  1 drivers
o0000020e5cf919c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfeb670_0 .net "a", 31 0, o0000020e5cf919c8;  0 drivers
o0000020e5cf919f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfecbd0_0 .net "b", 31 0, o0000020e5cf919f8;  0 drivers
o0000020e5cf91a28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfecd10_0 .net "c", 31 0, o0000020e5cf91a28;  0 drivers
o0000020e5cf91a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020e5cfedfd0_0 .net "d", 31 0, o0000020e5cf91a58;  0 drivers
o0000020e5cf91a88 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020e5cfee110_0 .net "select", 1 0, o0000020e5cf91a88;  0 drivers
v0000020e5cfee2f0_0 .net "y", 31 0, L_0000020e5cfed670;  1 drivers
L_0000020e5cfed530 .part o0000020e5cf91a88, 1, 1;
L_0000020e5cfee6b0 .part o0000020e5cf91a88, 0, 1;
L_0000020e5cfed5d0 .functor MUXZ 32, o0000020e5cf91a28, o0000020e5cf91a58, L_0000020e5cfee6b0, C4<>;
L_0000020e5cfee750 .part o0000020e5cf91a88, 0, 1;
L_0000020e5cfed8f0 .functor MUXZ 32, o0000020e5cf919c8, o0000020e5cf919f8, L_0000020e5cfee750, C4<>;
L_0000020e5cfed670 .functor MUXZ 32, L_0000020e5cfed8f0, L_0000020e5cfed5d0, L_0000020e5cfed530, C4<>;
S_0000020e5cf5b640 .scope module, "mux4Logic" "mux4Logic" 4 36;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 4 "c";
    .port_info 4 /INPUT 4 "d";
    .port_info 5 /OUTPUT 4 "y";
v0000020e5cfed170_0 .net *"_ivl_1", 0 0, L_0000020e5cfeda30;  1 drivers
v0000020e5cfecb30_0 .net *"_ivl_3", 0 0, L_0000020e5cfed990;  1 drivers
v0000020e5cfed490_0 .net *"_ivl_4", 3 0, L_0000020e5cfed710;  1 drivers
v0000020e5cfecc70_0 .net *"_ivl_7", 0 0, L_0000020e5cfee070;  1 drivers
v0000020e5cfed2b0_0 .net *"_ivl_8", 3 0, L_0000020e5cfec8b0;  1 drivers
o0000020e5cf91cf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfed7b0_0 .net "a", 3 0, o0000020e5cf91cf8;  0 drivers
o0000020e5cf91d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfee250_0 .net "b", 3 0, o0000020e5cf91d28;  0 drivers
o0000020e5cf91d58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfecdb0_0 .net "c", 3 0, o0000020e5cf91d58;  0 drivers
o0000020e5cf91d88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000020e5cfee570_0 .net "d", 3 0, o0000020e5cf91d88;  0 drivers
o0000020e5cf91db8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020e5cfece50_0 .net "select", 1 0, o0000020e5cf91db8;  0 drivers
v0000020e5cfecef0_0 .net "y", 3 0, L_0000020e5cfee390;  1 drivers
L_0000020e5cfeda30 .part o0000020e5cf91db8, 1, 1;
L_0000020e5cfed990 .part o0000020e5cf91db8, 0, 1;
L_0000020e5cfed710 .functor MUXZ 4, o0000020e5cf91d58, o0000020e5cf91d88, L_0000020e5cfed990, C4<>;
L_0000020e5cfee070 .part o0000020e5cf91db8, 0, 1;
L_0000020e5cfec8b0 .functor MUXZ 4, o0000020e5cf91cf8, o0000020e5cf91d28, L_0000020e5cfee070, C4<>;
L_0000020e5cfee390 .functor MUXZ 4, L_0000020e5cfec8b0, L_0000020e5cfed710, L_0000020e5cfeda30, C4<>;
    .scope S_0000020e5cf67780;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020e5cfe86c0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0000020e5cf67780;
T_1 ;
    %wait E_0000020e5cf89530;
    %load/vec4 v0000020e5cfe8440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.0 ;
    %vpi_call 3 50 "$display", "ADD/SUM" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe84e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.1 ;
    %vpi_call 3 50 "$display", "ADD/SUM" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe84e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %vpi_call 3 60 "$display", "MUL" {0 0 0};
    %load/vec4 v0000020e5cfe86c0_0;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe84e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %vpi_call 3 70 "$display", "LD" {0 0 0};
    %load/vec4 v0000020e5cfe86c0_0;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %vpi_call 3 70 "$display", "LD" {0 0 0};
    %load/vec4 v0000020e5cfe86c0_0;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %vpi_call 3 78 "$display", "STR" {0 0 0};
    %load/vec4 v0000020e5cfe86c0_0;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %vpi_call 3 78 "$display", "STR" {0 0 0};
    %load/vec4 v0000020e5cfe86c0_0;
    %assign/vec4 v0000020e5cf802e0_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000020e5cfe9d40_0, 0;
    %load/vec4 v0000020e5cfe8f80_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000020e5cfe9c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e5cfe9480_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020e5cf67aa0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e5cfe8e40_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020e5cfe8e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020e5cfe8e40_0;
    %store/vec4a v0000020e5cfe8800, 4, 0;
    %load/vec4 v0000020e5cfe8e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020e5cfe8e40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000020e5cf67aa0;
T_3 ;
    %wait E_0000020e5cf88a70;
    %load/vec4 v0000020e5cfe9840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000020e5cfe8760_0;
    %load/vec4 v0000020e5cfe9f20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020e5cfe8800, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020e5cf67aa0;
T_4 ;
    %wait E_0000020e5cf89230;
    %load/vec4 v0000020e5cfe8620_0;
    %assign/vec4 v0000020e5cfe81c0_0, 0;
    %load/vec4 v0000020e5cfe9700_0;
    %assign/vec4 v0000020e5cfe8da0_0, 0;
    %load/vec4 v0000020e5cfe88a0_0;
    %assign/vec4 v0000020e5cfe9f20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020e5cf54330;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfe93e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfea630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfea4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfeba30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfea6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfeadb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfea450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe83a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfeb710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020e5cfe8940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfeb5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfea310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfea590_0, 0;
    %end;
    .thread T_5;
    .scope S_0000020e5cf54330;
T_6 ;
    %wait E_0000020e5cf88a70;
    %load/vec4 v0000020e5cfeb170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfe93e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfea630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfea4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e5cfeba30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfea6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfeadb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfea450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe83a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfe8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfeb710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020e5cfe8940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfeb5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020e5cfea310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e5cfea590_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020e5cfeabd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020e5cfeb850_0;
    %assign/vec4 v0000020e5cfe93e0_0, 0;
    %load/vec4 v0000020e5cfea130_0;
    %assign/vec4 v0000020e5cfea630_0, 0;
    %load/vec4 v0000020e5cfebe90_0;
    %assign/vec4 v0000020e5cfea4f0_0, 0;
    %load/vec4 v0000020e5cfead10_0;
    %assign/vec4 v0000020e5cfeba30_0, 0;
    %load/vec4 v0000020e5cfebad0_0;
    %assign/vec4 v0000020e5cfea6d0_0, 0;
    %load/vec4 v0000020e5cfeae50_0;
    %assign/vec4 v0000020e5cfeadb0_0, 0;
    %load/vec4 v0000020e5cfe9a20_0;
    %assign/vec4 v0000020e5cfe8bc0_0, 0;
    %load/vec4 v0000020e5cfebf30_0;
    %assign/vec4 v0000020e5cfea450_0, 0;
    %load/vec4 v0000020e5cfe8a80_0;
    %assign/vec4 v0000020e5cfe83a0_0, 0;
    %load/vec4 v0000020e5cfe9340_0;
    %assign/vec4 v0000020e5cfe92a0_0, 0;
    %load/vec4 v0000020e5cfe8ee0_0;
    %assign/vec4 v0000020e5cfe8b20_0, 0;
    %load/vec4 v0000020e5cfeab30_0;
    %assign/vec4 v0000020e5cfeb710_0, 0;
    %load/vec4 v0000020e5cfe9ca0_0;
    %assign/vec4 v0000020e5cfe8940_0, 0;
    %load/vec4 v0000020e5cfeac70_0;
    %assign/vec4 v0000020e5cfeb5d0_0, 0;
    %load/vec4 v0000020e5cfebd50_0;
    %assign/vec4 v0000020e5cfea310_0, 0;
    %load/vec4 v0000020e5cfea090_0;
    %assign/vec4 v0000020e5cfea590_0, 0;
    %load/vec4 v0000020e5cfe8300_0;
    %store/vec4 v0000020e5cfe8260_0, 0, 1;
    %load/vec4 v0000020e5cfe95c0_0;
    %store/vec4 v0000020e5cfe9e80_0, 0, 1;
    %load/vec4 v0000020e5cfe8120_0;
    %store/vec4 v0000020e5cfe9ac0_0, 0, 1;
    %load/vec4 v0000020e5cfe9b60_0;
    %store/vec4 v0000020e5cfe89e0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "decode_stage.v";
    "./control.v";
    "./../Electric_Components/MUX_2_4_8.v";
    "./regFile.v";
