
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readprofile_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f70 <.init>:
  400f70:	stp	x29, x30, [sp, #-16]!
  400f74:	mov	x29, sp
  400f78:	bl	4012c0 <ferror@plt+0x60>
  400f7c:	ldp	x29, x30, [sp], #16
  400f80:	ret

Disassembly of section .plt:

0000000000400f90 <_exit@plt-0x20>:
  400f90:	stp	x16, x30, [sp, #-16]!
  400f94:	adrp	x16, 412000 <ferror@plt+0x10da0>
  400f98:	ldr	x17, [x16, #4088]
  400f9c:	add	x16, x16, #0xff8
  400fa0:	br	x17
  400fa4:	nop
  400fa8:	nop
  400fac:	nop

0000000000400fb0 <_exit@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  400fb4:	ldr	x17, [x16]
  400fb8:	add	x16, x16, #0x0
  400fbc:	br	x17

0000000000400fc0 <setuid@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  400fc4:	ldr	x17, [x16, #8]
  400fc8:	add	x16, x16, #0x8
  400fcc:	br	x17

0000000000400fd0 <strtoul@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  400fd4:	ldr	x17, [x16, #16]
  400fd8:	add	x16, x16, #0x10
  400fdc:	br	x17

0000000000400fe0 <strlen@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  400fe4:	ldr	x17, [x16, #24]
  400fe8:	add	x16, x16, #0x18
  400fec:	br	x17

0000000000400ff0 <fputs@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  400ff4:	ldr	x17, [x16, #32]
  400ff8:	add	x16, x16, #0x20
  400ffc:	br	x17

0000000000401000 <exit@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401004:	ldr	x17, [x16, #40]
  401008:	add	x16, x16, #0x28
  40100c:	br	x17

0000000000401010 <dup@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401014:	ldr	x17, [x16, #48]
  401018:	add	x16, x16, #0x30
  40101c:	br	x17

0000000000401020 <sprintf@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401024:	ldr	x17, [x16, #56]
  401028:	add	x16, x16, #0x38
  40102c:	br	x17

0000000000401030 <__cxa_atexit@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401034:	ldr	x17, [x16, #64]
  401038:	add	x16, x16, #0x40
  40103c:	br	x17

0000000000401040 <lseek@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401044:	ldr	x17, [x16, #72]
  401048:	add	x16, x16, #0x48
  40104c:	br	x17

0000000000401050 <fileno@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401054:	ldr	x17, [x16, #80]
  401058:	add	x16, x16, #0x50
  40105c:	br	x17

0000000000401060 <fclose@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401064:	ldr	x17, [x16, #88]
  401068:	add	x16, x16, #0x58
  40106c:	br	x17

0000000000401070 <fopen@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401074:	ldr	x17, [x16, #96]
  401078:	add	x16, x16, #0x60
  40107c:	br	x17

0000000000401080 <malloc@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401084:	ldr	x17, [x16, #104]
  401088:	add	x16, x16, #0x68
  40108c:	br	x17

0000000000401090 <open@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401094:	ldr	x17, [x16, #112]
  401098:	add	x16, x16, #0x70
  40109c:	br	x17

00000000004010a0 <popen@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010a4:	ldr	x17, [x16, #120]
  4010a8:	add	x16, x16, #0x78
  4010ac:	br	x17

00000000004010b0 <bindtextdomain@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010b4:	ldr	x17, [x16, #128]
  4010b8:	add	x16, x16, #0x80
  4010bc:	br	x17

00000000004010c0 <__libc_start_main@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010c4:	ldr	x17, [x16, #136]
  4010c8:	add	x16, x16, #0x88
  4010cc:	br	x17

00000000004010d0 <strcat@plt>:
  4010d0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010d4:	ldr	x17, [x16, #144]
  4010d8:	add	x16, x16, #0x90
  4010dc:	br	x17

00000000004010e0 <close@plt>:
  4010e0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010e4:	ldr	x17, [x16, #152]
  4010e8:	add	x16, x16, #0x98
  4010ec:	br	x17

00000000004010f0 <__gmon_start__@plt>:
  4010f0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4010f4:	ldr	x17, [x16, #160]
  4010f8:	add	x16, x16, #0xa0
  4010fc:	br	x17

0000000000401100 <write@plt>:
  401100:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401104:	ldr	x17, [x16, #168]
  401108:	add	x16, x16, #0xa8
  40110c:	br	x17

0000000000401110 <abort@plt>:
  401110:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401114:	ldr	x17, [x16, #176]
  401118:	add	x16, x16, #0xb0
  40111c:	br	x17

0000000000401120 <textdomain@plt>:
  401120:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401124:	ldr	x17, [x16, #184]
  401128:	add	x16, x16, #0xb8
  40112c:	br	x17

0000000000401130 <getopt_long@plt>:
  401130:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401134:	ldr	x17, [x16, #192]
  401138:	add	x16, x16, #0xc0
  40113c:	br	x17

0000000000401140 <strcmp@plt>:
  401140:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401144:	ldr	x17, [x16, #200]
  401148:	add	x16, x16, #0xc8
  40114c:	br	x17

0000000000401150 <warn@plt>:
  401150:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401154:	ldr	x17, [x16, #208]
  401158:	add	x16, x16, #0xd0
  40115c:	br	x17

0000000000401160 <free@plt>:
  401160:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401164:	ldr	x17, [x16, #216]
  401168:	add	x16, x16, #0xd8
  40116c:	br	x17

0000000000401170 <fflush@plt>:
  401170:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401174:	ldr	x17, [x16, #224]
  401178:	add	x16, x16, #0xe0
  40117c:	br	x17

0000000000401180 <strcpy@plt>:
  401180:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401184:	ldr	x17, [x16, #232]
  401188:	add	x16, x16, #0xe8
  40118c:	br	x17

0000000000401190 <warnx@plt>:
  401190:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401194:	ldr	x17, [x16, #240]
  401198:	add	x16, x16, #0xf0
  40119c:	br	x17

00000000004011a0 <read@plt>:
  4011a0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011a4:	ldr	x17, [x16, #248]
  4011a8:	add	x16, x16, #0xf8
  4011ac:	br	x17

00000000004011b0 <dcgettext@plt>:
  4011b0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011b4:	ldr	x17, [x16, #256]
  4011b8:	add	x16, x16, #0x100
  4011bc:	br	x17

00000000004011c0 <__isoc99_sscanf@plt>:
  4011c0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011c4:	ldr	x17, [x16, #264]
  4011c8:	add	x16, x16, #0x108
  4011cc:	br	x17

00000000004011d0 <errx@plt>:
  4011d0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011d4:	ldr	x17, [x16, #272]
  4011d8:	add	x16, x16, #0x110
  4011dc:	br	x17

00000000004011e0 <pclose@plt>:
  4011e0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011e4:	ldr	x17, [x16, #280]
  4011e8:	add	x16, x16, #0x118
  4011ec:	br	x17

00000000004011f0 <printf@plt>:
  4011f0:	adrp	x16, 413000 <ferror@plt+0x11da0>
  4011f4:	ldr	x17, [x16, #288]
  4011f8:	add	x16, x16, #0x120
  4011fc:	br	x17

0000000000401200 <__errno_location@plt>:
  401200:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401204:	ldr	x17, [x16, #296]
  401208:	add	x16, x16, #0x128
  40120c:	br	x17

0000000000401210 <uname@plt>:
  401210:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401214:	ldr	x17, [x16, #304]
  401218:	add	x16, x16, #0x130
  40121c:	br	x17

0000000000401220 <fprintf@plt>:
  401220:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401224:	ldr	x17, [x16, #312]
  401228:	add	x16, x16, #0x138
  40122c:	br	x17

0000000000401230 <fgets@plt>:
  401230:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401234:	ldr	x17, [x16, #320]
  401238:	add	x16, x16, #0x140
  40123c:	br	x17

0000000000401240 <err@plt>:
  401240:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401244:	ldr	x17, [x16, #328]
  401248:	add	x16, x16, #0x148
  40124c:	br	x17

0000000000401250 <setlocale@plt>:
  401250:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401254:	ldr	x17, [x16, #336]
  401258:	add	x16, x16, #0x150
  40125c:	br	x17

0000000000401260 <ferror@plt>:
  401260:	adrp	x16, 413000 <ferror@plt+0x11da0>
  401264:	ldr	x17, [x16, #344]
  401268:	add	x16, x16, #0x158
  40126c:	br	x17

Disassembly of section .text:

0000000000401270 <.text>:
  401270:	mov	x29, #0x0                   	// #0
  401274:	mov	x30, #0x0                   	// #0
  401278:	mov	x5, x0
  40127c:	ldr	x1, [sp]
  401280:	add	x2, sp, #0x8
  401284:	mov	x6, sp
  401288:	movz	x0, #0x0, lsl #48
  40128c:	movk	x0, #0x0, lsl #32
  401290:	movk	x0, #0x40, lsl #16
  401294:	movk	x0, #0x137c
  401298:	movz	x3, #0x0, lsl #48
  40129c:	movk	x3, #0x0, lsl #32
  4012a0:	movk	x3, #0x40, lsl #16
  4012a4:	movk	x3, #0x21f0
  4012a8:	movz	x4, #0x0, lsl #48
  4012ac:	movk	x4, #0x0, lsl #32
  4012b0:	movk	x4, #0x40, lsl #16
  4012b4:	movk	x4, #0x2270
  4012b8:	bl	4010c0 <__libc_start_main@plt>
  4012bc:	bl	401110 <abort@plt>
  4012c0:	adrp	x0, 412000 <ferror@plt+0x10da0>
  4012c4:	ldr	x0, [x0, #4064]
  4012c8:	cbz	x0, 4012d0 <ferror@plt+0x70>
  4012cc:	b	4010f0 <__gmon_start__@plt>
  4012d0:	ret
  4012d4:	nop
  4012d8:	adrp	x0, 413000 <ferror@plt+0x11da0>
  4012dc:	add	x0, x0, #0x190
  4012e0:	adrp	x1, 413000 <ferror@plt+0x11da0>
  4012e4:	add	x1, x1, #0x190
  4012e8:	cmp	x1, x0
  4012ec:	b.eq	401304 <ferror@plt+0xa4>  // b.none
  4012f0:	adrp	x1, 402000 <ferror@plt+0xda0>
  4012f4:	ldr	x1, [x1, #672]
  4012f8:	cbz	x1, 401304 <ferror@plt+0xa4>
  4012fc:	mov	x16, x1
  401300:	br	x16
  401304:	ret
  401308:	adrp	x0, 413000 <ferror@plt+0x11da0>
  40130c:	add	x0, x0, #0x190
  401310:	adrp	x1, 413000 <ferror@plt+0x11da0>
  401314:	add	x1, x1, #0x190
  401318:	sub	x1, x1, x0
  40131c:	lsr	x2, x1, #63
  401320:	add	x1, x2, x1, asr #3
  401324:	cmp	xzr, x1, asr #1
  401328:	asr	x1, x1, #1
  40132c:	b.eq	401344 <ferror@plt+0xe4>  // b.none
  401330:	adrp	x2, 402000 <ferror@plt+0xda0>
  401334:	ldr	x2, [x2, #680]
  401338:	cbz	x2, 401344 <ferror@plt+0xe4>
  40133c:	mov	x16, x2
  401340:	br	x16
  401344:	ret
  401348:	stp	x29, x30, [sp, #-32]!
  40134c:	mov	x29, sp
  401350:	str	x19, [sp, #16]
  401354:	adrp	x19, 413000 <ferror@plt+0x11da0>
  401358:	ldrb	w0, [x19, #432]
  40135c:	cbnz	w0, 40136c <ferror@plt+0x10c>
  401360:	bl	4012d8 <ferror@plt+0x78>
  401364:	mov	w0, #0x1                   	// #1
  401368:	strb	w0, [x19, #432]
  40136c:	ldr	x19, [sp, #16]
  401370:	ldp	x29, x30, [sp], #32
  401374:	ret
  401378:	b	401308 <ferror@plt+0xa8>
  40137c:	stp	x29, x30, [sp, #-96]!
  401380:	stp	x28, x27, [sp, #16]
  401384:	stp	x26, x25, [sp, #32]
  401388:	stp	x24, x23, [sp, #48]
  40138c:	stp	x22, x21, [sp, #64]
  401390:	stp	x20, x19, [sp, #80]
  401394:	mov	x29, sp
  401398:	sub	sp, sp, #0x1e0
  40139c:	mov	x20, x1
  4013a0:	adrp	x1, 402000 <ferror@plt+0xda0>
  4013a4:	mov	w27, w0
  4013a8:	add	x8, sp, #0xc8
  4013ac:	add	x1, x1, #0x78b
  4013b0:	mov	w0, #0x6                   	// #6
  4013b4:	str	xzr, [x8, #264]
  4013b8:	bl	401250 <setlocale@plt>
  4013bc:	adrp	x22, 402000 <ferror@plt+0xda0>
  4013c0:	add	x22, x22, #0x4cb
  4013c4:	adrp	x1, 402000 <ferror@plt+0xda0>
  4013c8:	add	x1, x1, #0x4d6
  4013cc:	mov	x0, x22
  4013d0:	bl	4010b0 <bindtextdomain@plt>
  4013d4:	mov	x0, x22
  4013d8:	bl	401120 <textdomain@plt>
  4013dc:	adrp	x0, 402000 <ferror@plt+0xda0>
  4013e0:	add	x0, x0, #0xe0
  4013e4:	bl	402278 <ferror@plt+0x1018>
  4013e8:	adrp	x21, 413000 <ferror@plt+0x11da0>
  4013ec:	adrp	x22, 413000 <ferror@plt+0x11da0>
  4013f0:	adrp	x23, 402000 <ferror@plt+0xda0>
  4013f4:	adrp	x24, 402000 <ferror@plt+0xda0>
  4013f8:	adrp	x28, 402000 <ferror@plt+0xda0>
  4013fc:	mov	w19, wzr
  401400:	mov	w25, wzr
  401404:	mov	w26, wzr
  401408:	add	x21, x21, #0x17e
  40140c:	add	x22, x22, #0x170
  401410:	add	x23, x23, #0x4e8
  401414:	add	x24, x24, #0x2e0
  401418:	add	x28, x28, #0x2b0
  40141c:	stp	wzr, wzr, [sp, #52]
  401420:	str	xzr, [sp, #8]
  401424:	str	xzr, [sp, #40]
  401428:	mov	w0, w27
  40142c:	mov	x1, x20
  401430:	mov	x2, x23
  401434:	mov	x3, x24
  401438:	mov	x4, xzr
  40143c:	bl	401130 <getopt_long@plt>
  401440:	cmp	w0, #0x60
  401444:	b.le	401474 <ferror@plt+0x214>
  401448:	sub	w8, w0, #0x61
  40144c:	cmp	w8, #0x15
  401450:	b.hi	401b74 <ferror@plt+0x914>  // b.pmore
  401454:	adr	x9, 401464 <ferror@plt+0x204>
  401458:	ldrh	w10, [x28, x8, lsl #1]
  40145c:	add	x9, x9, x10, lsl #2
  401460:	br	x9
  401464:	ldr	w8, [sp, #56]
  401468:	add	w8, w8, #0x1
  40146c:	str	w8, [sp, #56]
  401470:	b	401428 <ferror@plt+0x1c8>
  401474:	cmn	w0, #0x1
  401478:	b.eq	4014f4 <ferror@plt+0x294>  // b.none
  40147c:	cmp	w0, #0x4d
  401480:	b.ne	401b40 <ferror@plt+0x8e0>  // b.any
  401484:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401488:	ldr	x8, [x8, #408]
  40148c:	str	x8, [sp, #40]
  401490:	b	401428 <ferror@plt+0x1c8>
  401494:	ldr	w8, [sp, #8]
  401498:	add	w8, w8, #0x1
  40149c:	str	w8, [sp, #8]
  4014a0:	b	401428 <ferror@plt+0x1c8>
  4014a4:	adrp	x8, 413000 <ferror@plt+0x11da0>
  4014a8:	ldr	x22, [x8, #408]
  4014ac:	b	401428 <ferror@plt+0x1c8>
  4014b0:	add	w19, w19, #0x1
  4014b4:	b	401428 <ferror@plt+0x1c8>
  4014b8:	ldr	w8, [sp, #52]
  4014bc:	add	w8, w8, #0x1
  4014c0:	str	w8, [sp, #52]
  4014c4:	b	401428 <ferror@plt+0x1c8>
  4014c8:	adrp	x8, 413000 <ferror@plt+0x11da0>
  4014cc:	ldr	x21, [x8, #408]
  4014d0:	b	401428 <ferror@plt+0x1c8>
  4014d4:	add	w25, w25, #0x1
  4014d8:	b	401428 <ferror@plt+0x1c8>
  4014dc:	ldr	w8, [sp, #12]
  4014e0:	add	w8, w8, #0x1
  4014e4:	str	w8, [sp, #12]
  4014e8:	b	401428 <ferror@plt+0x1c8>
  4014ec:	add	w26, w26, #0x1
  4014f0:	b	401428 <ferror@plt+0x1c8>
  4014f4:	cbnz	w19, 401bc4 <ferror@plt+0x964>
  4014f8:	ldr	x8, [sp, #40]
  4014fc:	cbnz	x8, 401bc4 <ferror@plt+0x964>
  401500:	mov	x0, x22
  401504:	mov	w1, wzr
  401508:	mov	x19, x22
  40150c:	bl	401090 <open@plt>
  401510:	tbnz	w0, #31, 401bb0 <ferror@plt+0x950>
  401514:	mov	w2, #0x2                   	// #2
  401518:	mov	x1, xzr
  40151c:	mov	w23, w0
  401520:	bl	401040 <lseek@plt>
  401524:	mov	x22, x0
  401528:	tbnz	w22, #31, 401bb0 <ferror@plt+0x950>
  40152c:	mov	w0, w23
  401530:	mov	x1, xzr
  401534:	mov	w2, wzr
  401538:	bl	401040 <lseek@plt>
  40153c:	tbnz	x0, #63, 401bb0 <ferror@plt+0x950>
  401540:	cbz	x22, 401be4 <ferror@plt+0x984>
  401544:	mov	x0, x22
  401548:	bl	401080 <malloc@plt>
  40154c:	cbz	x0, 401c10 <ferror@plt+0x9b0>
  401550:	mov	x20, x0
  401554:	mov	w0, w23
  401558:	mov	x1, x20
  40155c:	mov	x2, x22
  401560:	bl	4011a0 <read@plt>
  401564:	tbnz	x0, #63, 401bb0 <ferror@plt+0x950>
  401568:	cmp	x0, x22
  40156c:	b.ne	401bb0 <ferror@plt+0x950>  // b.any
  401570:	mov	w0, w23
  401574:	bl	4010e0 <close@plt>
  401578:	lsr	x8, x22, #2
  40157c:	str	x8, [sp, #24]
  401580:	cbnz	w25, 401618 <ferror@plt+0x3b8>
  401584:	ldr	x9, [sp, #24]
  401588:	add	x8, x20, #0x4
  40158c:	add	x19, x20, w9, sxtw #2
  401590:	cmp	x19, x8
  401594:	b.ls	401618 <ferror@plt+0x3b8>  // b.plast
  401598:	mov	w9, wzr
  40159c:	mov	w10, wzr
  4015a0:	ldr	w11, [x8], #4
  4015a4:	lsr	w12, w11, #16
  4015a8:	cmp	w12, #0x0
  4015ac:	cinc	w10, w10, ne  // ne = any
  4015b0:	tst	w11, #0xffff
  4015b4:	cinc	w9, w9, ne  // ne = any
  4015b8:	cmp	x8, x19
  4015bc:	b.cc	4015a0 <ferror@plt+0x340>  // b.lo, b.ul, b.last
  4015c0:	cmp	w10, w9
  4015c4:	b.ls	401618 <ferror@plt+0x3b8>  // b.plast
  4015c8:	adrp	x1, 402000 <ferror@plt+0xda0>
  4015cc:	add	x1, x1, #0x569
  4015d0:	mov	w2, #0x5                   	// #5
  4015d4:	mov	x0, xzr
  4015d8:	bl	4011b0 <dcgettext@plt>
  4015dc:	bl	401190 <warnx@plt>
  4015e0:	cmp	x19, x20
  4015e4:	b.ls	401618 <ferror@plt+0x3b8>  // b.plast
  4015e8:	mov	x8, x20
  4015ec:	ldrb	w9, [x8, #3]
  4015f0:	ldrb	w10, [x8]
  4015f4:	ldrb	w11, [x8, #2]
  4015f8:	ldrb	w12, [x8, #1]
  4015fc:	strb	w9, [x8]
  401600:	strb	w10, [x8, #3]
  401604:	strb	w11, [x8, #1]
  401608:	strb	w12, [x8, #2]
  40160c:	add	x8, x8, #0x4
  401610:	cmp	x8, x19
  401614:	b.cc	4015ec <ferror@plt+0x38c>  // b.lo, b.ul, b.last
  401618:	ldr	w22, [x20]
  40161c:	ldr	w8, [sp, #52]
  401620:	cbnz	w8, 401c24 <ferror@plt+0x9c4>
  401624:	add	x1, sp, #0x3c
  401628:	mov	x0, x21
  40162c:	bl	401f60 <ferror@plt+0xd00>
  401630:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401634:	add	x8, x8, #0x17e
  401638:	cmp	x21, x8
  40163c:	mov	x19, x0
  401640:	add	x25, sp, #0xc8
  401644:	b.ne	401660 <ferror@plt+0x400>  // b.any
  401648:	cbnz	x19, 401660 <ferror@plt+0x400>
  40164c:	bl	402048 <ferror@plt+0xde8>
  401650:	add	x1, sp, #0x3c
  401654:	mov	x21, x0
  401658:	bl	401f60 <ferror@plt+0xd00>
  40165c:	mov	x19, x0
  401660:	cbz	x19, 401c44 <ferror@plt+0x9e4>
  401664:	add	x0, sp, #0x40
  401668:	mov	w1, #0x80                  	// #128
  40166c:	mov	x2, x19
  401670:	bl	401230 <fgets@plt>
  401674:	cbz	x0, 401708 <ferror@plt+0x4a8>
  401678:	adrp	x24, 402000 <ferror@plt+0xda0>
  40167c:	mov	w23, #0x1                   	// #1
  401680:	add	x24, x24, #0x5bd
  401684:	add	x0, sp, #0x40
  401688:	sub	x2, x29, #0x10
  40168c:	add	x3, sp, #0xc0
  401690:	sub	x4, x29, #0x98
  401694:	mov	x1, x24
  401698:	bl	4011c0 <__isoc99_sscanf@plt>
  40169c:	cmp	w0, #0x3
  4016a0:	b.ne	401b1c <ferror@plt+0x8bc>  // b.any
  4016a4:	ldur	w8, [x29, #-152]
  4016a8:	mov	w10, #0x655f                	// #25951
  4016ac:	ldur	w9, [x25, #131]
  4016b0:	movk	w10, #0x6574, lsl #16
  4016b4:	add	w10, w10, #0xe00
  4016b8:	eor	w8, w8, w10
  4016bc:	mov	w10, #0x7865                	// #30821
  4016c0:	movk	w10, #0x74, lsl #16
  4016c4:	eor	w9, w9, w10
  4016c8:	orr	w8, w8, w9
  4016cc:	cbz	w8, 40172c <ferror@plt+0x4cc>
  4016d0:	mov	x9, #0x5f5f                	// #24415
  4016d4:	ldr	x8, [x25, #128]
  4016d8:	movk	x9, #0x7465, lsl #16
  4016dc:	movk	x9, #0x7865, lsl #32
  4016e0:	movk	x9, #0x74, lsl #48
  4016e4:	add	x9, x9, #0xe0, lsl #12
  4016e8:	cmp	x8, x9
  4016ec:	b.eq	40172c <ferror@plt+0x4cc>  // b.none
  4016f0:	add	x0, sp, #0x40
  4016f4:	mov	w1, #0x80                  	// #128
  4016f8:	mov	x2, x19
  4016fc:	add	w23, w23, #0x1
  401700:	bl	401230 <fgets@plt>
  401704:	cbnz	x0, 401684 <ferror@plt+0x424>
  401708:	adrp	x1, 402000 <ferror@plt+0xda0>
  40170c:	add	x1, x1, #0x5f3
  401710:	mov	w2, #0x5                   	// #5
  401714:	mov	x0, xzr
  401718:	bl	4011b0 <dcgettext@plt>
  40171c:	mov	x1, x0
  401720:	mov	w0, #0x1                   	// #1
  401724:	mov	x2, x21
  401728:	bl	4011d0 <errx@plt>
  40172c:	ldr	x24, [x25, #264]
  401730:	cbz	x24, 401708 <ferror@plt+0x4a8>
  401734:	str	x21, [sp]
  401738:	mov	w27, wzr
  40173c:	mov	w28, #0x1                   	// #1
  401740:	mov	w21, #0x1                   	// #1
  401744:	str	x19, [sp, #16]
  401748:	add	x0, sp, #0x40
  40174c:	mov	w1, #0x80                  	// #128
  401750:	mov	x2, x19
  401754:	bl	401230 <fgets@plt>
  401758:	cbz	x0, 401a18 <ferror@plt+0x7b8>
  40175c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401760:	add	x0, sp, #0x40
  401764:	sub	x2, x29, #0x18
  401768:	add	x3, sp, #0xc0
  40176c:	add	x4, sp, #0xc8
  401770:	add	x1, x1, #0x5bd
  401774:	bl	4011c0 <__isoc99_sscanf@plt>
  401778:	cmp	w0, #0x3
  40177c:	b.ne	401ad4 <ferror@plt+0x874>  // b.any
  401780:	ldr	w8, [sp, #200]
  401784:	ldur	w9, [x25, #3]
  401788:	mov	w10, #0x655f                	// #25951
  40178c:	movk	w10, #0x6574, lsl #16
  401790:	eor	w8, w8, w10
  401794:	mov	w10, #0x7865                	// #30821
  401798:	movk	w10, #0x74, lsl #16
  40179c:	eor	w9, w9, w10
  4017a0:	orr	w8, w8, w9
  4017a4:	cbz	w8, 401968 <ferror@plt+0x708>
  4017a8:	ldr	x8, [x25]
  4017ac:	mov	x9, #0x5f5f                	// #24415
  4017b0:	movk	x9, #0x7465, lsl #16
  4017b4:	movk	x9, #0x7865, lsl #32
  4017b8:	movk	x9, #0x74, lsl #48
  4017bc:	cmp	x8, x9
  4017c0:	b.eq	401968 <ferror@plt+0x708>  // b.none
  4017c4:	ldrb	w8, [sp, #192]
  4017c8:	sub	w8, w8, #0x3f
  4017cc:	cmp	w8, #0x38
  4017d0:	b.hi	401a18 <ferror@plt+0x7b8>  // b.pmore
  4017d4:	mov	x10, #0x1200000             	// #18874368
  4017d8:	lsl	x9, x28, x8
  4017dc:	movk	x10, #0x120, lsl #48
  4017e0:	tst	x9, x10
  4017e4:	b.eq	4018d0 <ferror@plt+0x670>  // b.none
  4017e8:	mov	w9, wzr
  4017ec:	ldr	x8, [sp, #24]
  4017f0:	cmp	x21, x8
  4017f4:	b.cs	401afc <ferror@plt+0x89c>  // b.hs, b.nlast
  4017f8:	ldr	x8, [x25, #256]
  4017fc:	stp	w9, w27, [sp, #36]
  401800:	str	w23, [sp, #52]
  401804:	add	x23, sp, #0xc8
  401808:	sub	x9, x8, x24
  40180c:	udiv	x9, x9, x22
  401810:	cmp	x21, x9
  401814:	b.cs	401898 <ferror@plt+0x638>  // b.hs, b.nlast
  401818:	sub	x9, x21, #0x1
  40181c:	mov	w28, wzr
  401820:	mov	w27, wzr
  401824:	madd	x25, x22, x9, x24
  401828:	mov	x19, x21
  40182c:	cbz	w26, 401870 <ferror@plt+0x610>
  401830:	ldr	w2, [x20, x19, lsl #2]
  401834:	ldr	w9, [sp, #56]
  401838:	orr	w9, w2, w9
  40183c:	cbz	w9, 401870 <ferror@plt+0x610>
  401840:	cbnz	w27, 40185c <ferror@plt+0x5fc>
  401844:	adrp	x0, 402000 <ferror@plt+0xda0>
  401848:	sub	x1, x29, #0x98
  40184c:	add	x0, x0, #0x64e
  401850:	bl	4011f0 <printf@plt>
  401854:	ldr	w2, [x20, x19, lsl #2]
  401858:	mov	w27, #0x1                   	// #1
  40185c:	adrp	x0, 402000 <ferror@plt+0xda0>
  401860:	add	x0, x0, #0x653
  401864:	mov	x1, x25
  401868:	bl	4011f0 <printf@plt>
  40186c:	ldr	x8, [x23, #256]
  401870:	ldr	w9, [x20, x19, lsl #2]
  401874:	sub	x10, x8, x24
  401878:	add	x21, x19, #0x1
  40187c:	udiv	x10, x10, x22
  401880:	cmp	x21, x10
  401884:	add	w28, w9, w28
  401888:	add	x25, x25, x22
  40188c:	mov	x19, x21
  401890:	b.cc	40182c <ferror@plt+0x5cc>  // b.lo, b.ul, b.last
  401894:	b	40189c <ferror@plt+0x63c>
  401898:	mov	w28, wzr
  40189c:	ldr	w27, [sp, #40]
  4018a0:	add	w27, w28, w27
  4018a4:	cbz	w26, 401920 <ferror@plt+0x6c0>
  4018a8:	ldr	w8, [sp, #12]
  4018ac:	ldr	w23, [sp, #52]
  4018b0:	add	x25, sp, #0xc8
  4018b4:	orr	w8, w28, w8
  4018b8:	cbz	w8, 4019f0 <ferror@plt+0x790>
  4018bc:	adrp	x0, 402000 <ferror@plt+0xda0>
  4018c0:	add	x0, x0, #0x65d
  4018c4:	mov	w1, w28
  4018c8:	bl	4011f0 <printf@plt>
  4018cc:	b	4019f0 <ferror@plt+0x790>
  4018d0:	lsl	x8, x28, x8
  4018d4:	mov	w9, #0x5                   	// #5
  4018d8:	tst	x8, x9
  4018dc:	b.eq	401a18 <ferror@plt+0x7b8>  // b.none
  4018e0:	cbz	w27, 401748 <ferror@plt+0x4e8>
  4018e4:	ldr	x8, [x25]
  4018e8:	mov	x10, #0x5f5f                	// #24415
  4018ec:	movk	x10, #0x6e69, lsl #16
  4018f0:	movk	x10, #0x7469, lsl #32
  4018f4:	movk	x10, #0x655f, lsl #48
  4018f8:	ldur	x9, [x25, #3]
  4018fc:	eor	x8, x8, x10
  401900:	mov	x10, #0x696e                	// #26990
  401904:	movk	x10, #0x5f74, lsl #16
  401908:	movk	x10, #0x6e65, lsl #32
  40190c:	movk	x10, #0x64, lsl #48
  401910:	eor	x9, x9, x10
  401914:	orr	x8, x8, x9
  401918:	cbz	x8, 401748 <ferror@plt+0x4e8>
  40191c:	b	401a18 <ferror@plt+0x7b8>
  401920:	ldp	w23, w9, [sp, #52]
  401924:	add	x25, sp, #0xc8
  401928:	orr	w9, w28, w9
  40192c:	cbz	w9, 4019f0 <ferror@plt+0x790>
  401930:	ldr	x1, [x25, #264]
  401934:	subs	w8, w8, w1
  401938:	b.eq	4019f0 <ferror@plt+0x790>  // b.none
  40193c:	ucvtf	d1, w8
  401940:	ldr	w8, [sp, #12]
  401944:	ucvtf	d0, w28
  401948:	fdiv	d0, d0, d1
  40194c:	cbz	w8, 401970 <ferror@plt+0x710>
  401950:	adrp	x0, 402000 <ferror@plt+0xda0>
  401954:	sub	x2, x29, #0x98
  401958:	add	x0, x0, #0x66c
  40195c:	mov	w3, w28
  401960:	bl	4011f0 <printf@plt>
  401964:	b	401984 <ferror@plt+0x724>
  401968:	mov	w9, #0x1                   	// #1
  40196c:	b	4017ec <ferror@plt+0x58c>
  401970:	adrp	x0, 402000 <ferror@plt+0xda0>
  401974:	sub	x2, x29, #0x98
  401978:	add	x0, x0, #0x685
  40197c:	mov	w1, w28
  401980:	bl	4011f0 <printf@plt>
  401984:	ldr	w8, [sp, #8]
  401988:	cbz	w8, 4019f0 <ferror@plt+0x790>
  40198c:	ldp	x9, x8, [x25, #256]
  401990:	sub	x10, x8, x24
  401994:	sub	x11, x9, x24
  401998:	udiv	x19, x10, x22
  40199c:	add	x9, x19, #0x1
  4019a0:	udiv	x10, x11, x22
  4019a4:	cmp	x9, x10
  4019a8:	b.cs	4019f0 <ferror@plt+0x790>  // b.hs, b.nlast
  4019ac:	ldr	w4, [x20, x9, lsl #2]
  4019b0:	mov	x10, x19
  4019b4:	madd	x1, x10, x22, x24
  4019b8:	adrp	x0, 402000 <ferror@plt+0xda0>
  4019bc:	sub	x3, x1, x8
  4019c0:	sub	x2, x29, #0x98
  4019c4:	add	x0, x0, #0x696
  4019c8:	mov	x19, x9
  4019cc:	bl	4011f0 <printf@plt>
  4019d0:	ldr	x8, [x25, #256]
  4019d4:	add	x9, x19, #0x1
  4019d8:	sub	x8, x8, x24
  4019dc:	udiv	x8, x8, x22
  4019e0:	cmp	x9, x8
  4019e4:	b.cs	4019f0 <ferror@plt+0x790>  // b.hs, b.nlast
  4019e8:	ldr	x8, [x25, #264]
  4019ec:	b	4019ac <ferror@plt+0x74c>
  4019f0:	ldr	x8, [x25, #256]
  4019f4:	sub	x0, x29, #0x98
  4019f8:	add	x1, sp, #0xc8
  4019fc:	str	x8, [x25, #264]
  401a00:	bl	401180 <strcpy@plt>
  401a04:	ldr	x19, [sp, #16]
  401a08:	ldr	w8, [sp, #36]
  401a0c:	add	w23, w23, #0x1
  401a10:	mov	w28, #0x1                   	// #1
  401a14:	cbz	w8, 401748 <ferror@plt+0x4e8>
  401a18:	ldr	x8, [sp, #24]
  401a1c:	adrp	x0, 402000 <ferror@plt+0xda0>
  401a20:	adrp	x2, 402000 <ferror@plt+0xda0>
  401a24:	add	x0, x0, #0x6aa
  401a28:	add	x8, x20, x8, lsl #2
  401a2c:	ldur	w1, [x8, #-4]
  401a30:	add	x2, x2, #0x6b2
  401a34:	bl	4011f0 <printf@plt>
  401a38:	ldr	w8, [sp, #12]
  401a3c:	cbnz	w8, 401a80 <ferror@plt+0x820>
  401a40:	adrp	x1, 402000 <ferror@plt+0xda0>
  401a44:	add	x1, x1, #0x6d3
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	mov	x0, xzr
  401a50:	bl	4011b0 <dcgettext@plt>
  401a54:	ldr	x8, [x25, #264]
  401a58:	mov	x2, x0
  401a5c:	ucvtf	d0, w27
  401a60:	adrp	x0, 402000 <ferror@plt+0xda0>
  401a64:	sub	x8, x8, x24
  401a68:	ucvtf	d1, x8
  401a6c:	fdiv	d0, d0, d1
  401a70:	add	x0, x0, #0x685
  401a74:	mov	w1, w27
  401a78:	bl	4011f0 <printf@plt>
  401a7c:	b	401ab0 <ferror@plt+0x850>
  401a80:	ldr	x8, [x25, #264]
  401a84:	ucvtf	d0, w27
  401a88:	adrp	x0, 402000 <ferror@plt+0xda0>
  401a8c:	adrp	x2, 402000 <ferror@plt+0xda0>
  401a90:	sub	x8, x8, x24
  401a94:	ucvtf	d1, x8
  401a98:	fdiv	d0, d0, d1
  401a9c:	add	x0, x0, #0x6bc
  401aa0:	add	x2, x2, #0x6d3
  401aa4:	mov	w1, wzr
  401aa8:	mov	w3, w27
  401aac:	bl	4011f0 <printf@plt>
  401ab0:	ldr	w8, [sp, #60]
  401ab4:	cbnz	w8, 401ac4 <ferror@plt+0x864>
  401ab8:	mov	x0, x19
  401abc:	bl	401060 <fclose@plt>
  401ac0:	b	401acc <ferror@plt+0x86c>
  401ac4:	mov	x0, x19
  401ac8:	bl	4011e0 <pclose@plt>
  401acc:	mov	w0, wzr
  401ad0:	bl	401000 <exit@plt>
  401ad4:	adrp	x1, 402000 <ferror@plt+0xda0>
  401ad8:	add	x1, x1, #0x5d4
  401adc:	mov	w2, #0x5                   	// #5
  401ae0:	mov	x0, xzr
  401ae4:	bl	4011b0 <dcgettext@plt>
  401ae8:	ldr	x2, [sp]
  401aec:	mov	x1, x0
  401af0:	mov	w0, #0x1                   	// #1
  401af4:	mov	w3, w23
  401af8:	bl	4011d0 <errx@plt>
  401afc:	adrp	x1, 402000 <ferror@plt+0xda0>
  401b00:	add	x1, x1, #0x620
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	mov	x0, xzr
  401b0c:	bl	4011b0 <dcgettext@plt>
  401b10:	mov	x1, x0
  401b14:	mov	w0, #0x1                   	// #1
  401b18:	bl	4011d0 <errx@plt>
  401b1c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401b20:	add	x1, x1, #0x5d4
  401b24:	mov	w2, #0x5                   	// #5
  401b28:	mov	x0, xzr
  401b2c:	bl	4011b0 <dcgettext@plt>
  401b30:	mov	x1, x0
  401b34:	mov	w0, #0x1                   	// #1
  401b38:	mov	x2, x21
  401b3c:	b	401af4 <ferror@plt+0x894>
  401b40:	cmp	w0, #0x56
  401b44:	b.ne	401b74 <ferror@plt+0x914>  // b.any
  401b48:	adrp	x1, 402000 <ferror@plt+0xda0>
  401b4c:	add	x1, x1, #0x4f8
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	mov	x0, xzr
  401b58:	bl	4011b0 <dcgettext@plt>
  401b5c:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401b60:	ldr	x1, [x8, #424]
  401b64:	adrp	x2, 402000 <ferror@plt+0xda0>
  401b68:	add	x2, x2, #0x504
  401b6c:	bl	4011f0 <printf@plt>
  401b70:	b	401acc <ferror@plt+0x86c>
  401b74:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401b78:	ldr	x19, [x8, #400]
  401b7c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401b80:	add	x1, x1, #0x516
  401b84:	mov	w2, #0x5                   	// #5
  401b88:	mov	x0, xzr
  401b8c:	bl	4011b0 <dcgettext@plt>
  401b90:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401b94:	ldr	x2, [x8, #424]
  401b98:	mov	x1, x0
  401b9c:	mov	x0, x19
  401ba0:	bl	401220 <fprintf@plt>
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	401000 <exit@plt>
  401bac:	bl	401cd8 <ferror@plt+0xa78>
  401bb0:	adrp	x1, 402000 <ferror@plt+0xda0>
  401bb4:	add	x1, x1, #0x552
  401bb8:	mov	w0, #0x1                   	// #1
  401bbc:	mov	x2, x19
  401bc0:	bl	401240 <err@plt>
  401bc4:	ldr	x8, [sp, #40]
  401bc8:	cbz	x8, 401c58 <ferror@plt+0x9f8>
  401bcc:	ldr	x0, [sp, #40]
  401bd0:	mov	w2, #0xa                   	// #10
  401bd4:	mov	x1, xzr
  401bd8:	bl	400fd0 <strtoul@plt>
  401bdc:	mov	w19, #0x4                   	// #4
  401be0:	b	401c60 <ferror@plt+0xa00>
  401be4:	adrp	x1, 402000 <ferror@plt+0xda0>
  401be8:	add	x1, x1, #0x555
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	mov	x0, xzr
  401bf4:	bl	4011b0 <dcgettext@plt>
  401bf8:	adrp	x1, 402000 <ferror@plt+0xda0>
  401bfc:	mov	x3, x0
  401c00:	add	x1, x1, #0x54e
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	mov	x2, x19
  401c0c:	bl	4011d0 <errx@plt>
  401c10:	adrp	x1, 402000 <ferror@plt+0xda0>
  401c14:	add	x1, x1, #0xa2f
  401c18:	mov	w0, #0x1                   	// #1
  401c1c:	mov	x2, x22
  401c20:	bl	401240 <err@plt>
  401c24:	adrp	x1, 402000 <ferror@plt+0xda0>
  401c28:	add	x1, x1, #0x5aa
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	mov	x0, xzr
  401c34:	bl	4011b0 <dcgettext@plt>
  401c38:	mov	w1, w22
  401c3c:	bl	4011f0 <printf@plt>
  401c40:	b	401acc <ferror@plt+0x86c>
  401c44:	adrp	x1, 402000 <ferror@plt+0xda0>
  401c48:	add	x1, x1, #0x552
  401c4c:	mov	w0, #0x1                   	// #1
  401c50:	mov	x2, x21
  401c54:	bl	401240 <err@plt>
  401c58:	mov	w0, wzr
  401c5c:	mov	w19, #0x1                   	// #1
  401c60:	stur	w0, [x29, #-152]
  401c64:	mov	w0, wzr
  401c68:	bl	400fc0 <setuid@plt>
  401c6c:	adrp	x0, 413000 <ferror@plt+0x11da0>
  401c70:	add	x0, x0, #0x170
  401c74:	mov	w1, #0x1                   	// #1
  401c78:	bl	401090 <open@plt>
  401c7c:	tbz	w0, #31, 401c8c <ferror@plt+0xa2c>
  401c80:	adrp	x1, 402000 <ferror@plt+0xda0>
  401c84:	add	x1, x1, #0x552
  401c88:	b	401cc8 <ferror@plt+0xa68>
  401c8c:	sub	x1, x29, #0x98
  401c90:	mov	x2, x19
  401c94:	mov	w20, w0
  401c98:	bl	401100 <write@plt>
  401c9c:	cmp	x0, x19
  401ca0:	b.ne	401cb0 <ferror@plt+0xa50>  // b.any
  401ca4:	mov	w0, w20
  401ca8:	bl	4010e0 <close@plt>
  401cac:	b	401acc <ferror@plt+0x86c>
  401cb0:	adrp	x1, 402000 <ferror@plt+0xda0>
  401cb4:	add	x1, x1, #0x53d
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	mov	x0, xzr
  401cc0:	bl	4011b0 <dcgettext@plt>
  401cc4:	mov	x1, x0
  401cc8:	adrp	x2, 413000 <ferror@plt+0x11da0>
  401ccc:	add	x2, x2, #0x170
  401cd0:	mov	w0, #0x1                   	// #1
  401cd4:	bl	401240 <err@plt>
  401cd8:	stp	x29, x30, [sp, #-48]!
  401cdc:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401ce0:	stp	x20, x19, [sp, #32]
  401ce4:	ldr	x19, [x8, #416]
  401ce8:	adrp	x1, 402000 <ferror@plt+0xda0>
  401cec:	add	x1, x1, #0x6e5
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	mov	x0, xzr
  401cf8:	str	x21, [sp, #16]
  401cfc:	mov	x29, sp
  401d00:	bl	4011b0 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	400ff0 <fputs@plt>
  401d0c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401d10:	add	x1, x1, #0x6ee
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	mov	x0, xzr
  401d1c:	bl	4011b0 <dcgettext@plt>
  401d20:	adrp	x8, 413000 <ferror@plt+0x11da0>
  401d24:	ldr	x2, [x8, #424]
  401d28:	mov	x1, x0
  401d2c:	mov	x0, x19
  401d30:	bl	401220 <fprintf@plt>
  401d34:	adrp	x20, 402000 <ferror@plt+0xda0>
  401d38:	add	x20, x20, #0x78a
  401d3c:	mov	x0, x20
  401d40:	mov	x1, x19
  401d44:	bl	400ff0 <fputs@plt>
  401d48:	adrp	x1, 402000 <ferror@plt+0xda0>
  401d4c:	add	x1, x1, #0x6fd
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	4011b0 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	400ff0 <fputs@plt>
  401d64:	adrp	x1, 402000 <ferror@plt+0xda0>
  401d68:	add	x1, x1, #0x724
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	mov	x0, xzr
  401d74:	bl	4011b0 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	400ff0 <fputs@plt>
  401d80:	adrp	x1, 402000 <ferror@plt+0xda0>
  401d84:	add	x1, x1, #0x72f
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	4011b0 <dcgettext@plt>
  401d94:	adrp	x2, 413000 <ferror@plt+0x11da0>
  401d98:	mov	x1, x0
  401d9c:	add	x2, x2, #0x17e
  401da0:	mov	x0, x19
  401da4:	bl	401220 <fprintf@plt>
  401da8:	adrp	x1, 402000 <ferror@plt+0xda0>
  401dac:	add	x1, x1, #0x75f
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	mov	x0, xzr
  401db8:	bl	4011b0 <dcgettext@plt>
  401dbc:	mov	x21, x0
  401dc0:	bl	402048 <ferror@plt+0xde8>
  401dc4:	mov	x2, x0
  401dc8:	mov	x0, x19
  401dcc:	mov	x1, x21
  401dd0:	bl	401220 <fprintf@plt>
  401dd4:	adrp	x1, 402000 <ferror@plt+0xda0>
  401dd8:	add	x1, x1, #0x78c
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	bl	4011b0 <dcgettext@plt>
  401de8:	adrp	x2, 413000 <ferror@plt+0x11da0>
  401dec:	mov	x1, x0
  401df0:	add	x2, x2, #0x170
  401df4:	mov	x0, x19
  401df8:	bl	401220 <fprintf@plt>
  401dfc:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e00:	add	x1, x1, #0x7b9
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	mov	x0, xzr
  401e0c:	bl	4011b0 <dcgettext@plt>
  401e10:	mov	x1, x19
  401e14:	bl	400ff0 <fputs@plt>
  401e18:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e1c:	add	x1, x1, #0x7fc
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	mov	x0, xzr
  401e28:	bl	4011b0 <dcgettext@plt>
  401e2c:	mov	x1, x19
  401e30:	bl	400ff0 <fputs@plt>
  401e34:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e38:	add	x1, x1, #0x840
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	4011b0 <dcgettext@plt>
  401e48:	mov	x1, x19
  401e4c:	bl	400ff0 <fputs@plt>
  401e50:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e54:	add	x1, x1, #0x86f
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	mov	x0, xzr
  401e60:	bl	4011b0 <dcgettext@plt>
  401e64:	mov	x1, x19
  401e68:	bl	400ff0 <fputs@plt>
  401e6c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e70:	add	x1, x1, #0x8b1
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	bl	4011b0 <dcgettext@plt>
  401e80:	mov	x1, x19
  401e84:	bl	400ff0 <fputs@plt>
  401e88:	adrp	x1, 402000 <ferror@plt+0xda0>
  401e8c:	add	x1, x1, #0x8f3
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	4011b0 <dcgettext@plt>
  401e9c:	mov	x1, x19
  401ea0:	bl	400ff0 <fputs@plt>
  401ea4:	adrp	x1, 402000 <ferror@plt+0xda0>
  401ea8:	add	x1, x1, #0x93a
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	4011b0 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	400ff0 <fputs@plt>
  401ec0:	adrp	x1, 402000 <ferror@plt+0xda0>
  401ec4:	add	x1, x1, #0x979
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	4011b0 <dcgettext@plt>
  401ed4:	mov	x1, x19
  401ed8:	bl	400ff0 <fputs@plt>
  401edc:	mov	x0, x20
  401ee0:	mov	x1, x19
  401ee4:	bl	400ff0 <fputs@plt>
  401ee8:	adrp	x1, 402000 <ferror@plt+0xda0>
  401eec:	add	x1, x1, #0x9d4
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	bl	4011b0 <dcgettext@plt>
  401efc:	adrp	x1, 402000 <ferror@plt+0xda0>
  401f00:	mov	x19, x0
  401f04:	add	x1, x1, #0x9f5
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	mov	x0, xzr
  401f10:	bl	4011b0 <dcgettext@plt>
  401f14:	mov	x4, x0
  401f18:	adrp	x0, 402000 <ferror@plt+0xda0>
  401f1c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401f20:	adrp	x3, 402000 <ferror@plt+0xda0>
  401f24:	add	x0, x0, #0x9b7
  401f28:	add	x1, x1, #0x9c8
  401f2c:	add	x3, x3, #0x9e6
  401f30:	mov	x2, x19
  401f34:	bl	4011f0 <printf@plt>
  401f38:	adrp	x1, 402000 <ferror@plt+0xda0>
  401f3c:	add	x1, x1, #0xa05
  401f40:	mov	w2, #0x5                   	// #5
  401f44:	mov	x0, xzr
  401f48:	bl	4011b0 <dcgettext@plt>
  401f4c:	adrp	x1, 402000 <ferror@plt+0xda0>
  401f50:	add	x1, x1, #0xa20
  401f54:	bl	4011f0 <printf@plt>
  401f58:	mov	w0, wzr
  401f5c:	bl	401000 <exit@plt>
  401f60:	stp	x29, x30, [sp, #-64]!
  401f64:	str	x23, [sp, #16]
  401f68:	stp	x22, x21, [sp, #32]
  401f6c:	stp	x20, x19, [sp, #48]
  401f70:	mov	x29, sp
  401f74:	mov	x19, x1
  401f78:	mov	x20, x0
  401f7c:	bl	400fe0 <strlen@plt>
  401f80:	mov	x21, x0
  401f84:	add	x8, x20, w21, sxtw
  401f88:	adrp	x1, 402000 <ferror@plt+0xda0>
  401f8c:	sub	x0, x8, #0x3
  401f90:	add	x1, x1, #0xa49
  401f94:	bl	401140 <strcmp@plt>
  401f98:	cbz	w0, 401fc0 <ferror@plt+0xd60>
  401f9c:	str	wzr, [x19]
  401fa0:	mov	x0, x20
  401fa4:	ldp	x20, x19, [sp, #48]
  401fa8:	ldp	x22, x21, [sp, #32]
  401fac:	ldr	x23, [sp, #16]
  401fb0:	adrp	x1, 402000 <ferror@plt+0xda0>
  401fb4:	add	x1, x1, #0x499
  401fb8:	ldp	x29, x30, [sp], #64
  401fbc:	b	401070 <fopen@plt>
  401fc0:	lsl	x8, x21, #32
  401fc4:	mov	x9, #0x600000000           	// #25769803776
  401fc8:	add	x23, x8, x9
  401fcc:	asr	x22, x23, #32
  401fd0:	mov	x0, x22
  401fd4:	bl	401080 <malloc@plt>
  401fd8:	mov	x21, x0
  401fdc:	cbz	x23, 401fe4 <ferror@plt+0xd84>
  401fe0:	cbz	x21, 402034 <ferror@plt+0xdd4>
  401fe4:	adrp	x1, 402000 <ferror@plt+0xda0>
  401fe8:	add	x1, x1, #0xa4d
  401fec:	mov	x0, x21
  401ff0:	mov	x2, x20
  401ff4:	bl	401020 <sprintf@plt>
  401ff8:	adrp	x1, 402000 <ferror@plt+0xda0>
  401ffc:	add	x1, x1, #0x499
  402000:	mov	x0, x21
  402004:	bl	4010a0 <popen@plt>
  402008:	mov	x20, x0
  40200c:	mov	x0, x21
  402010:	bl	401160 <free@plt>
  402014:	mov	w8, #0x1                   	// #1
  402018:	str	w8, [x19]
  40201c:	mov	x0, x20
  402020:	ldp	x20, x19, [sp, #48]
  402024:	ldp	x22, x21, [sp, #32]
  402028:	ldr	x23, [sp, #16]
  40202c:	ldp	x29, x30, [sp], #64
  402030:	ret
  402034:	adrp	x1, 402000 <ferror@plt+0xda0>
  402038:	add	x1, x1, #0xa2f
  40203c:	mov	w0, #0x1                   	// #1
  402040:	mov	x2, x22
  402044:	bl	401240 <err@plt>
  402048:	sub	sp, sp, #0x1c0
  40204c:	add	x0, sp, #0x8
  402050:	stp	x29, x30, [sp, #400]
  402054:	str	x28, [sp, #416]
  402058:	stp	x20, x19, [sp, #432]
  40205c:	add	x29, sp, #0x190
  402060:	add	x19, sp, #0x8
  402064:	bl	401210 <uname@plt>
  402068:	cbz	w0, 402078 <ferror@plt+0xe18>
  40206c:	adrp	x0, 402000 <ferror@plt+0xda0>
  402070:	add	x0, x0, #0x78b
  402074:	b	4020b8 <ferror@plt+0xe58>
  402078:	add	x19, x19, #0x82
  40207c:	mov	x0, x19
  402080:	bl	400fe0 <strlen@plt>
  402084:	add	x20, x0, #0x12
  402088:	mov	x0, x20
  40208c:	bl	401080 <malloc@plt>
  402090:	cbz	x20, 402098 <ferror@plt+0xe38>
  402094:	cbz	x0, 4020cc <ferror@plt+0xe6c>
  402098:	adrp	x8, 402000 <ferror@plt+0xda0>
  40209c:	add	x8, x8, #0xa55
  4020a0:	ldr	q0, [x8]
  4020a4:	mov	w8, #0x2d                  	// #45
  4020a8:	mov	x1, x19
  4020ac:	strh	w8, [x0, #16]
  4020b0:	str	q0, [x0]
  4020b4:	bl	4010d0 <strcat@plt>
  4020b8:	ldp	x20, x19, [sp, #432]
  4020bc:	ldr	x28, [sp, #416]
  4020c0:	ldp	x29, x30, [sp, #400]
  4020c4:	add	sp, sp, #0x1c0
  4020c8:	ret
  4020cc:	adrp	x1, 402000 <ferror@plt+0xda0>
  4020d0:	add	x1, x1, #0xa2f
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	mov	x2, x20
  4020dc:	bl	401240 <err@plt>
  4020e0:	stp	x29, x30, [sp, #-32]!
  4020e4:	adrp	x8, 413000 <ferror@plt+0x11da0>
  4020e8:	stp	x20, x19, [sp, #16]
  4020ec:	ldr	x20, [x8, #416]
  4020f0:	mov	x29, sp
  4020f4:	bl	401200 <__errno_location@plt>
  4020f8:	mov	x19, x0
  4020fc:	str	wzr, [x0]
  402100:	mov	x0, x20
  402104:	bl	401260 <ferror@plt>
  402108:	cbnz	w0, 4021a8 <ferror@plt+0xf48>
  40210c:	mov	x0, x20
  402110:	bl	401170 <fflush@plt>
  402114:	cbz	w0, 402168 <ferror@plt+0xf08>
  402118:	ldr	w20, [x19]
  40211c:	cmp	w20, #0x9
  402120:	b.eq	40212c <ferror@plt+0xecc>  // b.none
  402124:	cmp	w20, #0x20
  402128:	b.ne	4021c0 <ferror@plt+0xf60>  // b.any
  40212c:	adrp	x8, 413000 <ferror@plt+0x11da0>
  402130:	ldr	x20, [x8, #400]
  402134:	str	wzr, [x19]
  402138:	mov	x0, x20
  40213c:	bl	401260 <ferror@plt>
  402140:	cbnz	w0, 4021e4 <ferror@plt+0xf84>
  402144:	mov	x0, x20
  402148:	bl	401170 <fflush@plt>
  40214c:	cbz	w0, 402188 <ferror@plt+0xf28>
  402150:	ldr	w8, [x19]
  402154:	cmp	w8, #0x9
  402158:	b.ne	4021e4 <ferror@plt+0xf84>  // b.any
  40215c:	ldp	x20, x19, [sp, #16]
  402160:	ldp	x29, x30, [sp], #32
  402164:	ret
  402168:	mov	x0, x20
  40216c:	bl	401050 <fileno@plt>
  402170:	tbnz	w0, #31, 402118 <ferror@plt+0xeb8>
  402174:	bl	401010 <dup@plt>
  402178:	tbnz	w0, #31, 402118 <ferror@plt+0xeb8>
  40217c:	bl	4010e0 <close@plt>
  402180:	cbnz	w0, 402118 <ferror@plt+0xeb8>
  402184:	b	40212c <ferror@plt+0xecc>
  402188:	mov	x0, x20
  40218c:	bl	401050 <fileno@plt>
  402190:	tbnz	w0, #31, 402150 <ferror@plt+0xef0>
  402194:	bl	401010 <dup@plt>
  402198:	tbnz	w0, #31, 402150 <ferror@plt+0xef0>
  40219c:	bl	4010e0 <close@plt>
  4021a0:	cbnz	w0, 402150 <ferror@plt+0xef0>
  4021a4:	b	40215c <ferror@plt+0xefc>
  4021a8:	adrp	x1, 402000 <ferror@plt+0xda0>
  4021ac:	add	x1, x1, #0x6d9
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	mov	x0, xzr
  4021b8:	bl	4011b0 <dcgettext@plt>
  4021bc:	b	4021d8 <ferror@plt+0xf78>
  4021c0:	adrp	x1, 402000 <ferror@plt+0xda0>
  4021c4:	add	x1, x1, #0x6d9
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	4011b0 <dcgettext@plt>
  4021d4:	cbnz	w20, 4021e0 <ferror@plt+0xf80>
  4021d8:	bl	401190 <warnx@plt>
  4021dc:	b	4021e4 <ferror@plt+0xf84>
  4021e0:	bl	401150 <warn@plt>
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	bl	400fb0 <_exit@plt>
  4021ec:	nop
  4021f0:	stp	x29, x30, [sp, #-64]!
  4021f4:	mov	x29, sp
  4021f8:	stp	x19, x20, [sp, #16]
  4021fc:	adrp	x20, 412000 <ferror@plt+0x10da0>
  402200:	add	x20, x20, #0xdf0
  402204:	stp	x21, x22, [sp, #32]
  402208:	adrp	x21, 412000 <ferror@plt+0x10da0>
  40220c:	add	x21, x21, #0xde8
  402210:	sub	x20, x20, x21
  402214:	mov	w22, w0
  402218:	stp	x23, x24, [sp, #48]
  40221c:	mov	x23, x1
  402220:	mov	x24, x2
  402224:	bl	400f70 <_exit@plt-0x40>
  402228:	cmp	xzr, x20, asr #3
  40222c:	b.eq	402258 <ferror@plt+0xff8>  // b.none
  402230:	asr	x20, x20, #3
  402234:	mov	x19, #0x0                   	// #0
  402238:	ldr	x3, [x21, x19, lsl #3]
  40223c:	mov	x2, x24
  402240:	add	x19, x19, #0x1
  402244:	mov	x1, x23
  402248:	mov	w0, w22
  40224c:	blr	x3
  402250:	cmp	x20, x19
  402254:	b.ne	402238 <ferror@plt+0xfd8>  // b.any
  402258:	ldp	x19, x20, [sp, #16]
  40225c:	ldp	x21, x22, [sp, #32]
  402260:	ldp	x23, x24, [sp, #48]
  402264:	ldp	x29, x30, [sp], #64
  402268:	ret
  40226c:	nop
  402270:	ret
  402274:	nop
  402278:	adrp	x2, 413000 <ferror@plt+0x11da0>
  40227c:	mov	x1, #0x0                   	// #0
  402280:	ldr	x2, [x2, #360]
  402284:	b	401030 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402288 <.fini>:
  402288:	stp	x29, x30, [sp, #-16]!
  40228c:	mov	x29, sp
  402290:	ldp	x29, x30, [sp], #16
  402294:	ret
