{"vcs1":{"timestamp_begin":1765886101.547188000, "rt":2.13, "ut":0.15, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765886101.144508825}
{"VCS_COMP_START_TIME": 1765886101.144508825}
{"VCS_COMP_END_TIME": 1765886103.775525142}
{"VCS_USER_OPTIONS": "-sverilog +v2k -full64 -debug_all -lca -timescale=1ns/1ps +define+FUNCTIONAL +define+SIM +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4MIL/verilog/tsl18cio250/zero hkspi_tb.v -l compile.log -o simv"}
{"vcs1": {"peak_mem": 337916}}
