
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct 30 01:09:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'D:/Xilinx20241/Vivado/2024.1/scripts/Vivado_init.tcl'
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 530.809 ; gain = 201.105
Command: read_checkpoint -auto_incremental -incremental E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a50tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Device 21-9227] Part: xc7a50tfgg484-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 280652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.426 ; gain = 454.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'sd_init_done' is used before its declaration [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.sv:43]
WARNING: [Synth 8-6901] identifier 'sd_init_done' is used before its declaration [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.sv:44]
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tf_pll' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.runs/synth_1/.Xil/Vivado-112196-DESKTOP-9MNJBAS/realtime/tf_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tf_pll' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.runs/synth_1/.Xil/Vivado-112196-DESKTOP-9MNJBAS/realtime/tf_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sd_card_top' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_top.v:29]
INFO: [Synth 8-6157] synthesizing module 'sd_card_sec_read_write' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sd_card_sec_read_write' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-6157] synthesizing module 'sd_card_cmd' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_cmd.v:29]
INFO: [Synth 8-226] default block is never used [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_cmd.v:99]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_cmd' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_cmd.v:29]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/spi_master.v:29]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/spi_master.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_top' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/sd_card/sd_card_top.v:29]
INFO: [Synth 8-6157] synthesizing module 'hdmi_colorbar_top' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/hdmi_colorbar_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.runs/synth_1/.Xil/Vivado-112196-DESKTOP-9MNJBAS/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.runs/synth_1/.Xil/Vivado-112196-DESKTOP-9MNJBAS/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'video_driver' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/video_driver.v:24]
INFO: [Synth 8-6155] done synthesizing module 'video_driver' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/video_driver.v:24]
INFO: [Synth 8-6157] synthesizing module 'video_display' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/video_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'video_display' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/video_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_transmitter_top' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/dvi_transmitter_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/asyn_rst_syn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/asyn_rst_syn.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_encoder' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/dvi_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dvi_encoder' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/dvi_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx20241/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'dvi_transmitter_top' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/dvi_transmitter_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_colorbar_top' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/hdmi/hdmi_colorbar_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.sv:1]
WARNING: [Synth 8-7129] Port pixel_ypos[10] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[9] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[8] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[7] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[6] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[5] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[4] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[3] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[2] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[1] in module video_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_ypos[0] in module video_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.023 ; gain = 574.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.023 ; gain = 574.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.023 ; gain = 574.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1521.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'hdmi_colorbar_top_m0/clk_wiz_0'
Finished Parsing XDC File [e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'hdmi_colorbar_top_m0/clk_wiz_0'
Parsing XDC File [e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/tf_pll/tf_pll/tf_pll_in_context.xdc] for cell 'tf_pll_m0'
WARNING: [Constraints 18-619] A clock with name 'i_clk' already exists, overwriting the previous clock with the same name. [e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/tf_pll/tf_pll/tf_pll_in_context.xdc:1]
Finished Parsing XDC File [e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/tf_pll/tf_pll/tf_pll_in_context.xdc] for cell 'tf_pll_m0'
Parsing XDC File [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.xdc]
Finished Parsing XDC File [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/src/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1617.047 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/tf_pll/tf_pll/tf_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  e:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.gen/sources_1/ip/tf_pll/tf_pll/tf_pll_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_colorbar_top_m0/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tf_pll_m0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_sec_read_write'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                            00000
                  S_CMD0 |                             0001 |                            00001
                  S_CMD8 |                             1100 |                            00010
                 S_CMD55 |                             1001 |                            00011
                 S_CMD41 |                             1011 |                            00100
                 S_CMD16 |                             1000 |                            10010
       S_WAIT_READ_WRITE |                             0111 |                            10001
                 S_CMD24 |                             0010 |                            00111
                 S_WRITE |                             0011 |                            01000
             S_WRITE_END |                             0110 |                            01111
                 S_CMD17 |                             1010 |                            00101
                  S_READ |                             0100 |                            00110
              S_READ_END |                             0101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_sec_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             1101 |                             0000
                  S_INIT |                             0111 |                             0010
                  S_WAIT |                             0110 |                             0001
               S_CMD_PRE |                             0000 |                             0011
                   S_CMD |                             0001 |                             0100
                   S_ERR |                             0010 |                             1110
              S_CMD_DATA |                             0011 |                             0101
                   S_END |                             0100 |                             1111
             S_READ_WAIT |                             1011 |                             0110
                  S_READ |                             1110 |                             0111
              S_READ_ACK |                             1111 |                             1000
           S_WRITE_TOKEN |                             1100 |                             1001
          S_WRITE_DATA_0 |                             1010 |                             1010
          S_WRITE_DATA_1 |                             1001 |                             1011
             S_WRITE_CRC |                             1000 |                             1100
             S_WRITE_ACK |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              101 |                              010
               DCLK_EDGE |                              100 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              010 |                              011
                ACK_WAIT |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 31    
+---Muxes : 
	  13 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	  13 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	  14 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 7     
	   5 Input   10 Bit        Muxes := 3     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 16    
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 47    
	  13 Input    1 Bit        Muxes := 9     
	  14 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'i_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |tf_pll        |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |tf_pll    |     1|
|3     |CARRY4    |    19|
|4     |LUT1      |     9|
|5     |LUT2      |    30|
|6     |LUT3      |    67|
|7     |LUT4      |    64|
|8     |LUT5      |    51|
|9     |LUT6      |   102|
|10    |OSERDESE2 |     8|
|12    |FDCE      |   116|
|13    |FDPE      |    15|
|14    |FDRE      |    72|
|15    |IBUF      |     6|
|16    |OBUF      |    80|
|17    |OBUFDS    |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1617.047 ; gain = 574.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.047 ; gain = 670.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1617.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e476a220
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.047 ; gain = 1072.652
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_work/FPGA_Boards_Git/Xilinx/XI050A/all_test/all_test.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 01:10:16 2024...
