-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_607_42 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2328_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2328_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2332_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2332_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2336_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2340_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2340_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2344_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2344_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2348_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2348_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2352_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2352_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2356_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2360_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2360_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2364_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2364_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2368_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2368_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2372_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2372_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2376_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2376_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2380_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2380_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2384_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2384_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2388_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2388_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2392_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2392_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2396_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2396_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2400_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2400_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2404_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2404_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2408_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2408_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2412_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2412_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2416_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2416_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2420_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2420_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2424_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2424_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2428_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2428_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_idle : IN STD_LOGIC;
    grp_fu_2432_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2432_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2432_p_ce : OUT STD_LOGIC;
    grp_fu_2436_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2436_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2436_p_ce : OUT STD_LOGIC;
    grp_fu_2440_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2440_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2440_p_ce : OUT STD_LOGIC;
    grp_fu_2444_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2444_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2444_p_ce : OUT STD_LOGIC;
    grp_fu_2448_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2448_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2448_p_ce : OUT STD_LOGIC;
    grp_fu_2452_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2452_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2452_p_ce : OUT STD_LOGIC;
    grp_fu_2456_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2456_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2456_p_ce : OUT STD_LOGIC;
    grp_fu_2460_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2460_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2460_p_ce : OUT STD_LOGIC;
    grp_fu_2464_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2464_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2464_p_ce : OUT STD_LOGIC;
    grp_fu_2468_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2468_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2468_p_ce : OUT STD_LOGIC;
    grp_fu_2472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2472_p_ce : OUT STD_LOGIC;
    grp_fu_2476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2476_p_ce : OUT STD_LOGIC;
    grp_fu_2480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2480_p_ce : OUT STD_LOGIC;
    grp_fu_2484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2484_p_ce : OUT STD_LOGIC;
    grp_fu_2488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2488_p_ce : OUT STD_LOGIC;
    grp_fu_2492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2492_p_ce : OUT STD_LOGIC;
    grp_fu_2496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2496_p_ce : OUT STD_LOGIC;
    grp_fu_2500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2500_p_ce : OUT STD_LOGIC;
    grp_fu_2504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2504_p_ce : OUT STD_LOGIC;
    grp_fu_2508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2508_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2508_p_ce : OUT STD_LOGIC;
    grp_fu_2512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2512_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2512_p_ce : OUT STD_LOGIC;
    grp_fu_2516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2516_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2516_p_ce : OUT STD_LOGIC;
    grp_fu_2520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2520_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2520_p_ce : OUT STD_LOGIC;
    grp_fu_2524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2524_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2524_p_ce : OUT STD_LOGIC;
    grp_fu_2528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2528_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2528_p_ce : OUT STD_LOGIC;
    grp_fu_2532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2532_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2532_p_ce : OUT STD_LOGIC;
    grp_fu_2536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2536_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2536_p_ce : OUT STD_LOGIC;
    grp_fu_2540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2540_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2540_p_ce : OUT STD_LOGIC;
    grp_fu_2544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2544_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2544_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2544_p_ce : OUT STD_LOGIC;
    grp_fu_2548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2548_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2548_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2548_p_ce : OUT STD_LOGIC;
    grp_fu_2552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2552_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2552_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2552_p_ce : OUT STD_LOGIC;
    grp_fu_2556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2556_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_2556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2556_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_607_42 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln607_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln607_reg_2552 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln607_reg_2552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln607_reg_2552_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln607_reg_2552_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln607_reg_2552_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln607_reg_2552_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln615_fu_1692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_reg_2556_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_fu_1736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln615_1_reg_2736_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91_reg_2916 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93_reg_2921 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_152_reg_2926 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_153_reg_2931 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_154_reg_2936 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_155_reg_2941 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_156_reg_2946 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_157_reg_2951 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_158_reg_2956 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_159_reg_2961 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_160_reg_2966 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2971 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_59_reg_2976 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_60_reg_2981 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_61_reg_2986 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_62_reg_2991 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_63_reg_2996 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_161_reg_3001 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_162_reg_3006 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_163_reg_3011 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_164_reg_3016 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_165_reg_3021 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_166_reg_3026 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_167_reg_3031 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_168_reg_3036 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_169_reg_3041 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_170_reg_3046 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_1_reg_3051 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_1_reg_3056 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_1_reg_3061 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_1_reg_3066 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_1_reg_3071 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_1_reg_3076 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_171_reg_3081 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_172_reg_3086 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_173_reg_3091 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_174_reg_3096 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_175_reg_3101 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_176_reg_3106 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_177_reg_3111 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_178_reg_3116 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_179_reg_3121 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_3126 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_64_reg_3131 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_65_reg_3136 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_66_reg_3141 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_67_reg_3146 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_68_reg_3151 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_180_reg_3156 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_181_reg_3161 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_182_reg_3166 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_183_reg_3171 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_184_reg_3176 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_185_reg_3181 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_186_reg_3186 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_187_reg_3191 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_188_reg_3196 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_189_reg_3201 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_1_reg_3206 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_long_unsigned_int128_signed_char_double_1_reg_3211 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_l_unsigned_int128_signed_char_double_1_reg_3216 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_lo_signed_char_double_1_reg_3221 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_loa_double_1_reg_3226 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_load_1_reg_3231 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_1784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_fu_1796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_62_fu_1808_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_63_fu_1820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_64_fu_1832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_65_fu_1844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_66_fu_1856_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_67_fu_1868_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_68_fu_1880_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_69_fu_1892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_70_fu_1904_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_71_fu_1916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_72_fu_1928_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_73_fu_1940_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_74_fu_1952_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_75_fu_1964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_76_fu_1976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_77_fu_1988_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_78_fu_2000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_79_fu_2012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_80_fu_2024_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_81_fu_2036_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_82_fu_2048_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_83_fu_2060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_84_fu_2072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_85_fu_2084_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_86_fu_2096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_87_fu_2108_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_88_fu_2120_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_89_fu_2132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_90_fu_2144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_91_fu_2156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_61_fu_2168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_62_fu_2180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_63_fu_2192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_64_fu_2204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_65_fu_2216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_66_fu_2228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_67_fu_2240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_68_fu_2252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_69_fu_2264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_70_fu_2276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_71_fu_2288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_72_fu_2300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_73_fu_2312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_74_fu_2324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_75_fu_2336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_76_fu_2348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_77_fu_2360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_78_fu_2372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_79_fu_2384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_80_fu_2396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_81_fu_2408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_82_fu_2420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_83_fu_2432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_84_fu_2444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_85_fu_2456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_86_fu_2468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_87_fu_2480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_88_fu_2492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_89_fu_2504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_90_fu_2516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_91_fu_2528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_61_fu_2540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_reg_3556 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_reg_3561 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_reg_3566 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_3_reg_3571 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_4_reg_3576 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_5_reg_3581 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_3586 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_7_reg_3591 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_8_reg_3596 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_9_reg_3601 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_32_reg_3606 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_10_reg_3611 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_11_reg_3616 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_12_reg_3621 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_13_reg_3626 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_14_reg_3631 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_15_reg_3636 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_16_reg_3641 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_17_reg_3646 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_18_reg_3651 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_19_reg_3656 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_20_reg_3661 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_21_reg_3666 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_22_reg_3671 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_23_reg_3676 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_24_reg_3681 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_25_reg_3686 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_26_reg_3691 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_27_reg_3696 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_28_reg_3701 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_29_reg_3706 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_30_reg_3711 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_to_bf16_fu_1344_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1350_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1356_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1362_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1368_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1374_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1380_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1386_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1392_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1398_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1404_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1410_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1416_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1422_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1428_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1434_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1440_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1446_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1452_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1458_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1464_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1470_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1476_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1482_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1488_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1494_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1500_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1500_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1500_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1500_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1500_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1506_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1506_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1506_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1506_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1506_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1512_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1512_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1512_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1512_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1512_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1518_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1518_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1518_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1518_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1518_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1524_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1524_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1524_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1524_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1524_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1530_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_1530_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_1530_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_1530_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1530_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_1344_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp487 : BOOLEAN;
    signal grp_float_to_bf16_fu_1350_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp488 : BOOLEAN;
    signal grp_float_to_bf16_fu_1356_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp489 : BOOLEAN;
    signal grp_float_to_bf16_fu_1362_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp490 : BOOLEAN;
    signal grp_float_to_bf16_fu_1368_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp491 : BOOLEAN;
    signal grp_float_to_bf16_fu_1374_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp492 : BOOLEAN;
    signal grp_float_to_bf16_fu_1380_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp493 : BOOLEAN;
    signal grp_float_to_bf16_fu_1386_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp494 : BOOLEAN;
    signal grp_float_to_bf16_fu_1392_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp495 : BOOLEAN;
    signal grp_float_to_bf16_fu_1398_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp496 : BOOLEAN;
    signal grp_float_to_bf16_fu_1404_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp497 : BOOLEAN;
    signal grp_float_to_bf16_fu_1410_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp498 : BOOLEAN;
    signal grp_float_to_bf16_fu_1416_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp499 : BOOLEAN;
    signal grp_float_to_bf16_fu_1422_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp500 : BOOLEAN;
    signal grp_float_to_bf16_fu_1428_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp501 : BOOLEAN;
    signal grp_float_to_bf16_fu_1434_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp502 : BOOLEAN;
    signal grp_float_to_bf16_fu_1440_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp503 : BOOLEAN;
    signal grp_float_to_bf16_fu_1446_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp504 : BOOLEAN;
    signal grp_float_to_bf16_fu_1452_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp505 : BOOLEAN;
    signal grp_float_to_bf16_fu_1458_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp506 : BOOLEAN;
    signal grp_float_to_bf16_fu_1464_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp507 : BOOLEAN;
    signal grp_float_to_bf16_fu_1470_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp508 : BOOLEAN;
    signal grp_float_to_bf16_fu_1476_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp509 : BOOLEAN;
    signal grp_float_to_bf16_fu_1482_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp510 : BOOLEAN;
    signal grp_float_to_bf16_fu_1488_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp511 : BOOLEAN;
    signal grp_float_to_bf16_fu_1494_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp512 : BOOLEAN;
    signal grp_float_to_bf16_fu_1500_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp513 : BOOLEAN;
    signal grp_float_to_bf16_fu_1506_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp514 : BOOLEAN;
    signal grp_float_to_bf16_fu_1512_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp515 : BOOLEAN;
    signal grp_float_to_bf16_fu_1518_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp516 : BOOLEAN;
    signal grp_float_to_bf16_fu_1524_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp517 : BOOLEAN;
    signal grp_float_to_bf16_fu_1530_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp518 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_140 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln607_fu_1678_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (10 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local : STD_LOGIC;
    signal shl_ln_fu_1684_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln_fu_1728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_f32_7_fu_1777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_8_fu_1789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_9_fu_1801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_fu_1813_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_71_fu_1825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_72_fu_1837_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_73_fu_1849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_74_fu_1861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_75_fu_1873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_76_fu_1885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_77_fu_1897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_78_fu_1909_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_79_fu_1921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_80_fu_1933_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_81_fu_1945_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_82_fu_1957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_83_fu_1969_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_84_fu_1981_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_85_fu_1993_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_86_fu_2005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_87_fu_2017_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_88_fu_2029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_89_fu_2041_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_90_fu_2053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_91_fu_2065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_92_fu_2077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_93_fu_2089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_94_fu_2101_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_95_fu_2113_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_96_fu_2125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_97_fu_2137_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_98_fu_2149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_99_fu_2161_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_100_fu_2173_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_101_fu_2185_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_102_fu_2197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_103_fu_2209_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_104_fu_2221_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_105_fu_2233_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_106_fu_2245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_107_fu_2257_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_108_fu_2269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_109_fu_2281_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_110_fu_2293_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_111_fu_2305_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_112_fu_2317_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_113_fu_2329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_114_fu_2341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_115_fu_2353_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_116_fu_2365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_117_fu_2377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_118_fu_2389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_119_fu_2401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_120_fu_2413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_121_fu_2425_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_122_fu_2437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_123_fu_2449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_124_fu_2461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_125_fu_2473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_126_fu_2485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_127_fu_2497_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_128_fu_2509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_129_fu_2521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_130_fu_2533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_to_bf16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_float_to_bf16_fu_1500 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1500_ap_start,
        ap_done => grp_float_to_bf16_fu_1500_ap_done,
        ap_idle => grp_float_to_bf16_fu_1500_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1500_ap_ready,
        v => sum_25_reg_3686,
        ap_return => grp_float_to_bf16_fu_1500_ap_return);

    grp_float_to_bf16_fu_1506 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1506_ap_start,
        ap_done => grp_float_to_bf16_fu_1506_ap_done,
        ap_idle => grp_float_to_bf16_fu_1506_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1506_ap_ready,
        v => sum_26_reg_3691,
        ap_return => grp_float_to_bf16_fu_1506_ap_return);

    grp_float_to_bf16_fu_1512 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1512_ap_start,
        ap_done => grp_float_to_bf16_fu_1512_ap_done,
        ap_idle => grp_float_to_bf16_fu_1512_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1512_ap_ready,
        v => sum_27_reg_3696,
        ap_return => grp_float_to_bf16_fu_1512_ap_return);

    grp_float_to_bf16_fu_1518 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1518_ap_start,
        ap_done => grp_float_to_bf16_fu_1518_ap_done,
        ap_idle => grp_float_to_bf16_fu_1518_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1518_ap_ready,
        v => sum_28_reg_3701,
        ap_return => grp_float_to_bf16_fu_1518_ap_return);

    grp_float_to_bf16_fu_1524 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1524_ap_start,
        ap_done => grp_float_to_bf16_fu_1524_ap_done,
        ap_idle => grp_float_to_bf16_fu_1524_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1524_ap_ready,
        v => sum_29_reg_3706,
        ap_return => grp_float_to_bf16_fu_1524_ap_return);

    grp_float_to_bf16_fu_1530 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_1530_ap_start,
        ap_done => grp_float_to_bf16_fu_1530_ap_done,
        ap_idle => grp_float_to_bf16_fu_1530_ap_idle,
        ap_ready => grp_float_to_bf16_fu_1530_ap_ready,
        v => sum_30_reg_3711,
        ap_return => grp_float_to_bf16_fu_1530_ap_return);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1344_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1344_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1344_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1344_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1344_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1350_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1350_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1350_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1350_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1350_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1356_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1356_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1356_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1356_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1356_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1362_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1362_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1368_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1368_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1374_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1374_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1374_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1374_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1374_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1380_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1380_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1380_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1380_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1380_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1386_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1386_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1386_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1386_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1386_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1392_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1392_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1392_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1392_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1392_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1398_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1398_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1404_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1404_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1404_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1404_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1404_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1410_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1410_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1416_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1416_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1416_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1416_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1416_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1422_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1422_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1422_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1422_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1422_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1428_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1428_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1428_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1428_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1428_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1434_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1434_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1434_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1434_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1434_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1440_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1440_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1440_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1440_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1440_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1446_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1446_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1446_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1446_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1446_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1452_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1452_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1452_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1452_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1452_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1458_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1458_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1458_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1458_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1458_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1464_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1464_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1464_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1464_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1464_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1470_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1470_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1470_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1470_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1470_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1476_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1476_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1476_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1476_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1476_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1482_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1482_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1482_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1482_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1482_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1488_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1488_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1488_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1488_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1488_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1494_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1494_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1494_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1494_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1494_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1500_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1500_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1500_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1500_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1500_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1506_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1506_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1506_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1506_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1506_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1512_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1512_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1512_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1512_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1512_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1518_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1518_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1518_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1518_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1518_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1524_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1524_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1524_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1524_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1524_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1530_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1530_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln607_reg_2552_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1530_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1530_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1530_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln607_fu_1672_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_140 <= add_ln607_fu_1678_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_140 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_152_reg_2926 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_153_reg_2931 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_154_reg_2936 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_155_reg_2941 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_156_reg_2946 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_157_reg_2951 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_158_reg_2956 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_159_reg_2961 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_160_reg_2966 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_161_reg_3001 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_162_reg_3006 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_163_reg_3011 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_164_reg_3016 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_165_reg_3021 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_166_reg_3026 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_167_reg_3031 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_168_reg_3036 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_169_reg_3041 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_170_reg_3046 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_171_reg_3081 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_172_reg_3086 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_173_reg_3091 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_174_reg_3096 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_175_reg_3101 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_176_reg_3106 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_177_reg_3111 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_178_reg_3116 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_179_reg_3121 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_180_reg_3156 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_181_reg_3161 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_182_reg_3166 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_183_reg_3171 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_184_reg_3176 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_185_reg_3181 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_186_reg_3186 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_187_reg_3191 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_188_reg_3196 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_189_reg_3201 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91_reg_2916 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93_reg_2921 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_59_reg_2976 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_60_reg_2981 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_61_reg_2986 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_62_reg_2991 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_63_reg_2996 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_64_reg_3131 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_65_reg_3136 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_66_reg_3141 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_67_reg_3146 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q1;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_68_reg_3151 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q1;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_1_reg_3061 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_1_reg_3066 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_1_reg_3071 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_1_reg_3076 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_1_reg_3056 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_l_unsigned_int128_signed_char_double_1_reg_3216 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_lo_signed_char_double_1_reg_3221 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_loa_double_1_reg_3226 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_load_1_reg_3231 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q0;
                activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_long_unsigned_int128_signed_char_double_1_reg_3211 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_1_reg_3051 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2971 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_1_reg_3206 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_3126 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln607_reg_2552 <= icmp_ln607_fu_1672_p2;
                icmp_ln607_reg_2552_pp0_iter1_reg <= icmp_ln607_reg_2552;
                    zext_ln615_1_reg_2736(11 downto 1) <= zext_ln615_1_fu_1736_p1(11 downto 1);
                    zext_ln615_1_reg_2736_pp0_iter1_reg(11 downto 1) <= zext_ln615_1_reg_2736(11 downto 1);
                    zext_ln615_reg_2556(11 downto 1) <= zext_ln615_fu_1692_p1(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter1_reg(11 downto 1) <= zext_ln615_reg_2556(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln607_reg_2552_pp0_iter2_reg <= icmp_ln607_reg_2552_pp0_iter1_reg;
                icmp_ln607_reg_2552_pp0_iter3_reg <= icmp_ln607_reg_2552_pp0_iter2_reg;
                icmp_ln607_reg_2552_pp0_iter4_reg <= icmp_ln607_reg_2552_pp0_iter3_reg;
                icmp_ln607_reg_2552_pp0_iter5_reg <= icmp_ln607_reg_2552_pp0_iter4_reg;
                sum_10_reg_3611 <= grp_fu_2476_p_dout0;
                sum_11_reg_3616 <= grp_fu_2480_p_dout0;
                sum_12_reg_3621 <= grp_fu_2484_p_dout0;
                sum_13_reg_3626 <= grp_fu_2488_p_dout0;
                sum_14_reg_3631 <= grp_fu_2492_p_dout0;
                sum_15_reg_3636 <= grp_fu_2496_p_dout0;
                sum_16_reg_3641 <= grp_fu_2500_p_dout0;
                sum_17_reg_3646 <= grp_fu_2504_p_dout0;
                sum_18_reg_3651 <= grp_fu_2508_p_dout0;
                sum_19_reg_3656 <= grp_fu_2512_p_dout0;
                sum_1_reg_3561 <= grp_fu_2436_p_dout0;
                sum_20_reg_3661 <= grp_fu_2516_p_dout0;
                sum_21_reg_3666 <= grp_fu_2520_p_dout0;
                sum_22_reg_3671 <= grp_fu_2524_p_dout0;
                sum_23_reg_3676 <= grp_fu_2528_p_dout0;
                sum_24_reg_3681 <= grp_fu_2532_p_dout0;
                sum_25_reg_3686 <= grp_fu_2536_p_dout0;
                sum_26_reg_3691 <= grp_fu_2540_p_dout0;
                sum_27_reg_3696 <= grp_fu_2544_p_dout0;
                sum_28_reg_3701 <= grp_fu_2548_p_dout0;
                sum_29_reg_3706 <= grp_fu_2552_p_dout0;
                sum_2_reg_3566 <= grp_fu_2440_p_dout0;
                sum_30_reg_3711 <= grp_fu_2556_p_dout0;
                sum_32_reg_3606 <= grp_fu_2472_p_dout0;
                sum_3_reg_3571 <= grp_fu_2444_p_dout0;
                sum_4_reg_3576 <= grp_fu_2448_p_dout0;
                sum_5_reg_3581 <= grp_fu_2452_p_dout0;
                sum_6_reg_3586 <= grp_fu_2456_p_dout0;
                sum_7_reg_3591 <= grp_fu_2460_p_dout0;
                sum_8_reg_3596 <= grp_fu_2464_p_dout0;
                sum_9_reg_3601 <= grp_fu_2468_p_dout0;
                sum_reg_3556 <= grp_fu_2432_p_dout0;
                    zext_ln615_1_reg_2736_pp0_iter2_reg(11 downto 1) <= zext_ln615_1_reg_2736_pp0_iter1_reg(11 downto 1);
                    zext_ln615_1_reg_2736_pp0_iter3_reg(11 downto 1) <= zext_ln615_1_reg_2736_pp0_iter2_reg(11 downto 1);
                    zext_ln615_1_reg_2736_pp0_iter4_reg(11 downto 1) <= zext_ln615_1_reg_2736_pp0_iter3_reg(11 downto 1);
                    zext_ln615_1_reg_2736_pp0_iter5_reg(11 downto 1) <= zext_ln615_1_reg_2736_pp0_iter4_reg(11 downto 1);
                    zext_ln615_1_reg_2736_pp0_iter6_reg(11 downto 1) <= zext_ln615_1_reg_2736_pp0_iter5_reg(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter2_reg(11 downto 1) <= zext_ln615_reg_2556_pp0_iter1_reg(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter3_reg(11 downto 1) <= zext_ln615_reg_2556_pp0_iter2_reg(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter4_reg(11 downto 1) <= zext_ln615_reg_2556_pp0_iter3_reg(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter5_reg(11 downto 1) <= zext_ln615_reg_2556_pp0_iter4_reg(11 downto 1);
                    zext_ln615_reg_2556_pp0_iter6_reg(11 downto 1) <= zext_ln615_reg_2556_pp0_iter5_reg(11 downto 1);
            end if;
        end if;
    end process;
    zext_ln615_reg_2556(0) <= '0';
    zext_ln615_reg_2556(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter1_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter2_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter3_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter4_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter5_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_reg_2556_pp0_iter6_reg(0) <= '0';
    zext_ln615_reg_2556_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736(0) <= '1';
    zext_ln615_1_reg_2736(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter1_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter2_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter3_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter4_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter5_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln615_1_reg_2736_pp0_iter6_reg(0) <= '1';
    zext_ln615_1_reg_2736_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_61_fu_2168_p1 <= x_f32_99_fu_2161_p3;
    a_62_fu_1808_p1 <= x_f32_9_fu_1801_p3;
    a_63_fu_1820_p1 <= x_f32_fu_1813_p3;
    a_64_fu_1832_p1 <= x_f32_71_fu_1825_p3;
    a_65_fu_1844_p1 <= x_f32_72_fu_1837_p3;
    a_66_fu_1856_p1 <= x_f32_73_fu_1849_p3;
    a_67_fu_1868_p1 <= x_f32_74_fu_1861_p3;
    a_68_fu_1880_p1 <= x_f32_75_fu_1873_p3;
    a_69_fu_1892_p1 <= x_f32_76_fu_1885_p3;
    a_70_fu_1904_p1 <= x_f32_77_fu_1897_p3;
    a_71_fu_1916_p1 <= x_f32_78_fu_1909_p3;
    a_72_fu_1928_p1 <= x_f32_79_fu_1921_p3;
    a_73_fu_1940_p1 <= x_f32_80_fu_1933_p3;
    a_74_fu_1952_p1 <= x_f32_81_fu_1945_p3;
    a_75_fu_1964_p1 <= x_f32_82_fu_1957_p3;
    a_76_fu_1976_p1 <= x_f32_83_fu_1969_p3;
    a_77_fu_1988_p1 <= x_f32_84_fu_1981_p3;
    a_78_fu_2000_p1 <= x_f32_85_fu_1993_p3;
    a_79_fu_2012_p1 <= x_f32_86_fu_2005_p3;
    a_80_fu_2024_p1 <= x_f32_87_fu_2017_p3;
    a_81_fu_2036_p1 <= x_f32_88_fu_2029_p3;
    a_82_fu_2048_p1 <= x_f32_89_fu_2041_p3;
    a_83_fu_2060_p1 <= x_f32_90_fu_2053_p3;
    a_84_fu_2072_p1 <= x_f32_91_fu_2065_p3;
    a_85_fu_2084_p1 <= x_f32_92_fu_2077_p3;
    a_86_fu_2096_p1 <= x_f32_93_fu_2089_p3;
    a_87_fu_2108_p1 <= x_f32_94_fu_2101_p3;
    a_88_fu_2120_p1 <= x_f32_95_fu_2113_p3;
    a_89_fu_2132_p1 <= x_f32_96_fu_2125_p3;
    a_90_fu_2144_p1 <= x_f32_97_fu_2137_p3;
    a_91_fu_2156_p1 <= x_f32_98_fu_2149_p3;
    a_fu_1784_p1 <= x_f32_7_fu_1777_p3;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_to_bf16_fu_2424_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= grp_float_to_bf16_fu_2360_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_to_bf16_fu_2420_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= grp_float_to_bf16_fu_2356_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_to_bf16_fu_2416_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= grp_float_to_bf16_fu_2352_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_to_bf16_fu_2412_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= grp_float_to_bf16_fu_2348_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_to_bf16_fu_2408_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= grp_float_to_bf16_fu_2344_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_to_bf16_fu_2404_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= grp_float_to_bf16_fu_2340_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_to_bf16_fu_2400_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= grp_float_to_bf16_fu_2336_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_to_bf16_fu_2396_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= grp_float_to_bf16_fu_2332_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_to_bf16_fu_2392_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= grp_float_to_bf16_fu_2328_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_to_bf16_fu_2428_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= grp_float_to_bf16_fu_2364_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln607_fu_1678_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp487 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp488 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp489 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp490 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp491 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp492 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp493 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp494 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp495 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp496 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp497 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp498 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp500 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp501 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp502 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp503 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp504 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp505 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp506 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp507 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp508 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp509 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp510 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp511 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp512 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp513 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp514 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp515 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp516 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp517 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp518 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln607_fu_1672_p2)
    begin
        if (((icmp_ln607_fu_1672_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_140, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_140;
        end if; 
    end process;

    b_61_fu_2540_p1 <= x_f32_130_fu_2533_p3;
    b_62_fu_2180_p1 <= x_f32_100_fu_2173_p3;
    b_63_fu_2192_p1 <= x_f32_101_fu_2185_p3;
    b_64_fu_2204_p1 <= x_f32_102_fu_2197_p3;
    b_65_fu_2216_p1 <= x_f32_103_fu_2209_p3;
    b_66_fu_2228_p1 <= x_f32_104_fu_2221_p3;
    b_67_fu_2240_p1 <= x_f32_105_fu_2233_p3;
    b_68_fu_2252_p1 <= x_f32_106_fu_2245_p3;
    b_69_fu_2264_p1 <= x_f32_107_fu_2257_p3;
    b_70_fu_2276_p1 <= x_f32_108_fu_2269_p3;
    b_71_fu_2288_p1 <= x_f32_109_fu_2281_p3;
    b_72_fu_2300_p1 <= x_f32_110_fu_2293_p3;
    b_73_fu_2312_p1 <= x_f32_111_fu_2305_p3;
    b_74_fu_2324_p1 <= x_f32_112_fu_2317_p3;
    b_75_fu_2336_p1 <= x_f32_113_fu_2329_p3;
    b_76_fu_2348_p1 <= x_f32_114_fu_2341_p3;
    b_77_fu_2360_p1 <= x_f32_115_fu_2353_p3;
    b_78_fu_2372_p1 <= x_f32_116_fu_2365_p3;
    b_79_fu_2384_p1 <= x_f32_117_fu_2377_p3;
    b_80_fu_2396_p1 <= x_f32_118_fu_2389_p3;
    b_81_fu_2408_p1 <= x_f32_119_fu_2401_p3;
    b_82_fu_2420_p1 <= x_f32_120_fu_2413_p3;
    b_83_fu_2432_p1 <= x_f32_121_fu_2425_p3;
    b_84_fu_2444_p1 <= x_f32_122_fu_2437_p3;
    b_85_fu_2456_p1 <= x_f32_123_fu_2449_p3;
    b_86_fu_2468_p1 <= x_f32_124_fu_2461_p3;
    b_87_fu_2480_p1 <= x_f32_125_fu_2473_p3;
    b_88_fu_2492_p1 <= x_f32_126_fu_2485_p3;
    b_89_fu_2504_p1 <= x_f32_127_fu_2497_p3;
    b_90_fu_2516_p1 <= x_f32_128_fu_2509_p3;
    b_91_fu_2528_p1 <= x_f32_129_fu_2521_p3;
    b_fu_1796_p1 <= x_f32_8_fu_1789_p3;
    grp_float_to_bf16_fu_1344_ap_ready <= grp_float_to_bf16_fu_2328_p_ready;
    grp_float_to_bf16_fu_1350_ap_ready <= grp_float_to_bf16_fu_2332_p_ready;
    grp_float_to_bf16_fu_1356_ap_ready <= grp_float_to_bf16_fu_2336_p_ready;
    grp_float_to_bf16_fu_1362_ap_ready <= grp_float_to_bf16_fu_2340_p_ready;
    grp_float_to_bf16_fu_1368_ap_ready <= grp_float_to_bf16_fu_2344_p_ready;
    grp_float_to_bf16_fu_1374_ap_ready <= grp_float_to_bf16_fu_2348_p_ready;
    grp_float_to_bf16_fu_1380_ap_ready <= grp_float_to_bf16_fu_2352_p_ready;
    grp_float_to_bf16_fu_1386_ap_ready <= grp_float_to_bf16_fu_2356_p_ready;
    grp_float_to_bf16_fu_1392_ap_ready <= grp_float_to_bf16_fu_2360_p_ready;
    grp_float_to_bf16_fu_1398_ap_ready <= grp_float_to_bf16_fu_2364_p_ready;
    grp_float_to_bf16_fu_1404_ap_ready <= grp_float_to_bf16_fu_2368_p_ready;
    grp_float_to_bf16_fu_1410_ap_ready <= grp_float_to_bf16_fu_2372_p_ready;
    grp_float_to_bf16_fu_1416_ap_ready <= grp_float_to_bf16_fu_2376_p_ready;
    grp_float_to_bf16_fu_1422_ap_ready <= grp_float_to_bf16_fu_2380_p_ready;
    grp_float_to_bf16_fu_1428_ap_ready <= grp_float_to_bf16_fu_2384_p_ready;
    grp_float_to_bf16_fu_1434_ap_ready <= grp_float_to_bf16_fu_2388_p_ready;
    grp_float_to_bf16_fu_1440_ap_ready <= grp_float_to_bf16_fu_2392_p_ready;
    grp_float_to_bf16_fu_1446_ap_ready <= grp_float_to_bf16_fu_2396_p_ready;
    grp_float_to_bf16_fu_1452_ap_ready <= grp_float_to_bf16_fu_2400_p_ready;
    grp_float_to_bf16_fu_1458_ap_ready <= grp_float_to_bf16_fu_2404_p_ready;
    grp_float_to_bf16_fu_1464_ap_ready <= grp_float_to_bf16_fu_2408_p_ready;
    grp_float_to_bf16_fu_1470_ap_ready <= grp_float_to_bf16_fu_2412_p_ready;
    grp_float_to_bf16_fu_1476_ap_ready <= grp_float_to_bf16_fu_2416_p_ready;
    grp_float_to_bf16_fu_1482_ap_ready <= grp_float_to_bf16_fu_2420_p_ready;
    grp_float_to_bf16_fu_1488_ap_ready <= grp_float_to_bf16_fu_2424_p_ready;
    grp_float_to_bf16_fu_1494_ap_ready <= grp_float_to_bf16_fu_2428_p_ready;
    grp_float_to_bf16_fu_1500_ap_start <= grp_float_to_bf16_fu_1500_ap_start_reg;
    grp_float_to_bf16_fu_1506_ap_start <= grp_float_to_bf16_fu_1506_ap_start_reg;
    grp_float_to_bf16_fu_1512_ap_start <= grp_float_to_bf16_fu_1512_ap_start_reg;
    grp_float_to_bf16_fu_1518_ap_start <= grp_float_to_bf16_fu_1518_ap_start_reg;
    grp_float_to_bf16_fu_1524_ap_start <= grp_float_to_bf16_fu_1524_ap_start_reg;
    grp_float_to_bf16_fu_1530_ap_start <= grp_float_to_bf16_fu_1530_ap_start_reg;
    grp_float_to_bf16_fu_2328_p_din1 <= sum_reg_3556;
    grp_float_to_bf16_fu_2328_p_start <= grp_float_to_bf16_fu_1344_ap_start_reg;
    grp_float_to_bf16_fu_2332_p_din1 <= sum_1_reg_3561;
    grp_float_to_bf16_fu_2332_p_start <= grp_float_to_bf16_fu_1350_ap_start_reg;
    grp_float_to_bf16_fu_2336_p_din1 <= sum_2_reg_3566;
    grp_float_to_bf16_fu_2336_p_start <= grp_float_to_bf16_fu_1356_ap_start_reg;
    grp_float_to_bf16_fu_2340_p_din1 <= sum_3_reg_3571;
    grp_float_to_bf16_fu_2340_p_start <= grp_float_to_bf16_fu_1362_ap_start_reg;
    grp_float_to_bf16_fu_2344_p_din1 <= sum_4_reg_3576;
    grp_float_to_bf16_fu_2344_p_start <= grp_float_to_bf16_fu_1368_ap_start_reg;
    grp_float_to_bf16_fu_2348_p_din1 <= sum_5_reg_3581;
    grp_float_to_bf16_fu_2348_p_start <= grp_float_to_bf16_fu_1374_ap_start_reg;
    grp_float_to_bf16_fu_2352_p_din1 <= sum_6_reg_3586;
    grp_float_to_bf16_fu_2352_p_start <= grp_float_to_bf16_fu_1380_ap_start_reg;
    grp_float_to_bf16_fu_2356_p_din1 <= sum_7_reg_3591;
    grp_float_to_bf16_fu_2356_p_start <= grp_float_to_bf16_fu_1386_ap_start_reg;
    grp_float_to_bf16_fu_2360_p_din1 <= sum_8_reg_3596;
    grp_float_to_bf16_fu_2360_p_start <= grp_float_to_bf16_fu_1392_ap_start_reg;
    grp_float_to_bf16_fu_2364_p_din1 <= sum_9_reg_3601;
    grp_float_to_bf16_fu_2364_p_start <= grp_float_to_bf16_fu_1398_ap_start_reg;
    grp_float_to_bf16_fu_2368_p_din1 <= sum_32_reg_3606;
    grp_float_to_bf16_fu_2368_p_start <= grp_float_to_bf16_fu_1404_ap_start_reg;
    grp_float_to_bf16_fu_2372_p_din1 <= sum_10_reg_3611;
    grp_float_to_bf16_fu_2372_p_start <= grp_float_to_bf16_fu_1410_ap_start_reg;
    grp_float_to_bf16_fu_2376_p_din1 <= sum_11_reg_3616;
    grp_float_to_bf16_fu_2376_p_start <= grp_float_to_bf16_fu_1416_ap_start_reg;
    grp_float_to_bf16_fu_2380_p_din1 <= sum_12_reg_3621;
    grp_float_to_bf16_fu_2380_p_start <= grp_float_to_bf16_fu_1422_ap_start_reg;
    grp_float_to_bf16_fu_2384_p_din1 <= sum_13_reg_3626;
    grp_float_to_bf16_fu_2384_p_start <= grp_float_to_bf16_fu_1428_ap_start_reg;
    grp_float_to_bf16_fu_2388_p_din1 <= sum_14_reg_3631;
    grp_float_to_bf16_fu_2388_p_start <= grp_float_to_bf16_fu_1434_ap_start_reg;
    grp_float_to_bf16_fu_2392_p_din1 <= sum_15_reg_3636;
    grp_float_to_bf16_fu_2392_p_start <= grp_float_to_bf16_fu_1440_ap_start_reg;
    grp_float_to_bf16_fu_2396_p_din1 <= sum_16_reg_3641;
    grp_float_to_bf16_fu_2396_p_start <= grp_float_to_bf16_fu_1446_ap_start_reg;
    grp_float_to_bf16_fu_2400_p_din1 <= sum_17_reg_3646;
    grp_float_to_bf16_fu_2400_p_start <= grp_float_to_bf16_fu_1452_ap_start_reg;
    grp_float_to_bf16_fu_2404_p_din1 <= sum_18_reg_3651;
    grp_float_to_bf16_fu_2404_p_start <= grp_float_to_bf16_fu_1458_ap_start_reg;
    grp_float_to_bf16_fu_2408_p_din1 <= sum_19_reg_3656;
    grp_float_to_bf16_fu_2408_p_start <= grp_float_to_bf16_fu_1464_ap_start_reg;
    grp_float_to_bf16_fu_2412_p_din1 <= sum_20_reg_3661;
    grp_float_to_bf16_fu_2412_p_start <= grp_float_to_bf16_fu_1470_ap_start_reg;
    grp_float_to_bf16_fu_2416_p_din1 <= sum_21_reg_3666;
    grp_float_to_bf16_fu_2416_p_start <= grp_float_to_bf16_fu_1476_ap_start_reg;
    grp_float_to_bf16_fu_2420_p_din1 <= sum_22_reg_3671;
    grp_float_to_bf16_fu_2420_p_start <= grp_float_to_bf16_fu_1482_ap_start_reg;
    grp_float_to_bf16_fu_2424_p_din1 <= sum_23_reg_3676;
    grp_float_to_bf16_fu_2424_p_start <= grp_float_to_bf16_fu_1488_ap_start_reg;
    grp_float_to_bf16_fu_2428_p_din1 <= sum_24_reg_3681;
    grp_float_to_bf16_fu_2428_p_start <= grp_float_to_bf16_fu_1494_ap_start_reg;
    grp_fu_2432_p_ce <= ap_const_logic_1;
    grp_fu_2432_p_din0 <= a_fu_1784_p1;
    grp_fu_2432_p_din1 <= b_fu_1796_p1;
    grp_fu_2432_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2436_p_ce <= ap_const_logic_1;
    grp_fu_2436_p_din0 <= a_62_fu_1808_p1;
    grp_fu_2436_p_din1 <= b_62_fu_2180_p1;
    grp_fu_2436_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2440_p_ce <= ap_const_logic_1;
    grp_fu_2440_p_din0 <= a_63_fu_1820_p1;
    grp_fu_2440_p_din1 <= b_63_fu_2192_p1;
    grp_fu_2440_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2444_p_ce <= ap_const_logic_1;
    grp_fu_2444_p_din0 <= a_64_fu_1832_p1;
    grp_fu_2444_p_din1 <= b_64_fu_2204_p1;
    grp_fu_2444_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2448_p_ce <= ap_const_logic_1;
    grp_fu_2448_p_din0 <= a_65_fu_1844_p1;
    grp_fu_2448_p_din1 <= b_65_fu_2216_p1;
    grp_fu_2448_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2452_p_ce <= ap_const_logic_1;
    grp_fu_2452_p_din0 <= a_66_fu_1856_p1;
    grp_fu_2452_p_din1 <= b_66_fu_2228_p1;
    grp_fu_2452_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2456_p_ce <= ap_const_logic_1;
    grp_fu_2456_p_din0 <= a_67_fu_1868_p1;
    grp_fu_2456_p_din1 <= b_67_fu_2240_p1;
    grp_fu_2456_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2460_p_ce <= ap_const_logic_1;
    grp_fu_2460_p_din0 <= a_68_fu_1880_p1;
    grp_fu_2460_p_din1 <= b_68_fu_2252_p1;
    grp_fu_2460_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2464_p_ce <= ap_const_logic_1;
    grp_fu_2464_p_din0 <= a_69_fu_1892_p1;
    grp_fu_2464_p_din1 <= b_69_fu_2264_p1;
    grp_fu_2464_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2468_p_ce <= ap_const_logic_1;
    grp_fu_2468_p_din0 <= a_70_fu_1904_p1;
    grp_fu_2468_p_din1 <= b_70_fu_2276_p1;
    grp_fu_2468_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_2472_p_ce <= ap_const_logic_1;
    grp_fu_2472_p_din0 <= a_71_fu_1916_p1;
    grp_fu_2472_p_din1 <= b_71_fu_2288_p1;
    grp_fu_2472_p_opcode <= ap_const_lv2_0;
    grp_fu_2476_p_ce <= ap_const_logic_1;
    grp_fu_2476_p_din0 <= a_72_fu_1928_p1;
    grp_fu_2476_p_din1 <= b_72_fu_2300_p1;
    grp_fu_2476_p_opcode <= ap_const_lv2_0;
    grp_fu_2480_p_ce <= ap_const_logic_1;
    grp_fu_2480_p_din0 <= a_73_fu_1940_p1;
    grp_fu_2480_p_din1 <= b_73_fu_2312_p1;
    grp_fu_2480_p_opcode <= ap_const_lv2_0;
    grp_fu_2484_p_ce <= ap_const_logic_1;
    grp_fu_2484_p_din0 <= a_74_fu_1952_p1;
    grp_fu_2484_p_din1 <= b_74_fu_2324_p1;
    grp_fu_2484_p_opcode <= ap_const_lv2_0;
    grp_fu_2488_p_ce <= ap_const_logic_1;
    grp_fu_2488_p_din0 <= a_75_fu_1964_p1;
    grp_fu_2488_p_din1 <= b_75_fu_2336_p1;
    grp_fu_2488_p_opcode <= ap_const_lv2_0;
    grp_fu_2492_p_ce <= ap_const_logic_1;
    grp_fu_2492_p_din0 <= a_76_fu_1976_p1;
    grp_fu_2492_p_din1 <= b_76_fu_2348_p1;
    grp_fu_2492_p_opcode <= ap_const_lv2_0;
    grp_fu_2496_p_ce <= ap_const_logic_1;
    grp_fu_2496_p_din0 <= a_77_fu_1988_p1;
    grp_fu_2496_p_din1 <= b_77_fu_2360_p1;
    grp_fu_2496_p_opcode <= ap_const_lv2_0;
    grp_fu_2500_p_ce <= ap_const_logic_1;
    grp_fu_2500_p_din0 <= a_78_fu_2000_p1;
    grp_fu_2500_p_din1 <= b_78_fu_2372_p1;
    grp_fu_2500_p_opcode <= ap_const_lv2_0;
    grp_fu_2504_p_ce <= ap_const_logic_1;
    grp_fu_2504_p_din0 <= a_79_fu_2012_p1;
    grp_fu_2504_p_din1 <= b_79_fu_2384_p1;
    grp_fu_2504_p_opcode <= ap_const_lv2_0;
    grp_fu_2508_p_ce <= ap_const_logic_1;
    grp_fu_2508_p_din0 <= a_80_fu_2024_p1;
    grp_fu_2508_p_din1 <= b_80_fu_2396_p1;
    grp_fu_2508_p_opcode <= ap_const_lv2_0;
    grp_fu_2512_p_ce <= ap_const_logic_1;
    grp_fu_2512_p_din0 <= a_81_fu_2036_p1;
    grp_fu_2512_p_din1 <= b_81_fu_2408_p1;
    grp_fu_2512_p_opcode <= ap_const_lv2_0;
    grp_fu_2516_p_ce <= ap_const_logic_1;
    grp_fu_2516_p_din0 <= a_82_fu_2048_p1;
    grp_fu_2516_p_din1 <= b_82_fu_2420_p1;
    grp_fu_2516_p_opcode <= ap_const_lv2_0;
    grp_fu_2520_p_ce <= ap_const_logic_1;
    grp_fu_2520_p_din0 <= a_83_fu_2060_p1;
    grp_fu_2520_p_din1 <= b_83_fu_2432_p1;
    grp_fu_2520_p_opcode <= ap_const_lv2_0;
    grp_fu_2524_p_ce <= ap_const_logic_1;
    grp_fu_2524_p_din0 <= a_84_fu_2072_p1;
    grp_fu_2524_p_din1 <= b_84_fu_2444_p1;
    grp_fu_2524_p_opcode <= ap_const_lv2_0;
    grp_fu_2528_p_ce <= ap_const_logic_1;
    grp_fu_2528_p_din0 <= a_85_fu_2084_p1;
    grp_fu_2528_p_din1 <= b_85_fu_2456_p1;
    grp_fu_2528_p_opcode <= ap_const_lv2_0;
    grp_fu_2532_p_ce <= ap_const_logic_1;
    grp_fu_2532_p_din0 <= a_86_fu_2096_p1;
    grp_fu_2532_p_din1 <= b_86_fu_2468_p1;
    grp_fu_2532_p_opcode <= ap_const_lv2_0;
    grp_fu_2536_p_ce <= ap_const_logic_1;
    grp_fu_2536_p_din0 <= a_87_fu_2108_p1;
    grp_fu_2536_p_din1 <= b_87_fu_2480_p1;
    grp_fu_2536_p_opcode <= ap_const_lv2_0;
    grp_fu_2540_p_ce <= ap_const_logic_1;
    grp_fu_2540_p_din0 <= a_88_fu_2120_p1;
    grp_fu_2540_p_din1 <= b_88_fu_2492_p1;
    grp_fu_2540_p_opcode <= ap_const_lv2_0;
    grp_fu_2544_p_ce <= ap_const_logic_1;
    grp_fu_2544_p_din0 <= a_89_fu_2132_p1;
    grp_fu_2544_p_din1 <= b_89_fu_2504_p1;
    grp_fu_2544_p_opcode <= ap_const_lv2_0;
    grp_fu_2548_p_ce <= ap_const_logic_1;
    grp_fu_2548_p_din0 <= a_90_fu_2144_p1;
    grp_fu_2548_p_din1 <= b_90_fu_2516_p1;
    grp_fu_2548_p_opcode <= ap_const_lv2_0;
    grp_fu_2552_p_ce <= ap_const_logic_1;
    grp_fu_2552_p_din0 <= a_91_fu_2156_p1;
    grp_fu_2552_p_din1 <= b_91_fu_2528_p1;
    grp_fu_2552_p_opcode <= ap_const_lv2_0;
    grp_fu_2556_p_ce <= ap_const_logic_1;
    grp_fu_2556_p_din0 <= a_61_fu_2168_p1;
    grp_fu_2556_p_din1 <= b_61_fu_2540_p1;
    grp_fu_2556_p_opcode <= ap_const_lv2_0;
    icmp_ln607_fu_1672_p2 <= "1" when (ap_sig_allocacmp_i_2 = ap_const_lv11_600) else "0";
    or_ln_fu_1728_p3 <= (ap_sig_allocacmp_i_2 & ap_const_lv1_1);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address0 <= zext_ln615_1_fu_1736_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address1 <= zext_ln615_fu_1692_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 <= grp_float_to_bf16_fu_1500_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 <= grp_float_to_bf16_fu_2368_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 <= grp_float_to_bf16_fu_1506_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 <= grp_float_to_bf16_fu_2372_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 <= grp_float_to_bf16_fu_1512_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 <= grp_float_to_bf16_fu_2376_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 <= grp_float_to_bf16_fu_1518_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 <= grp_float_to_bf16_fu_2380_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 <= grp_float_to_bf16_fu_1524_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 <= grp_float_to_bf16_fu_2384_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 <= zext_ln615_1_reg_2736_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 <= zext_ln615_reg_2556_pp0_iter6_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 <= grp_float_to_bf16_fu_1530_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 <= grp_float_to_bf16_fu_2388_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_1684_p3 <= (ap_sig_allocacmp_i_2 & ap_const_lv1_0);
    x_f32_100_fu_2173_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_171_reg_3081 & ap_const_lv16_0);
    x_f32_101_fu_2185_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_172_reg_3086 & ap_const_lv16_0);
    x_f32_102_fu_2197_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_173_reg_3091 & ap_const_lv16_0);
    x_f32_103_fu_2209_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_174_reg_3096 & ap_const_lv16_0);
    x_f32_104_fu_2221_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_175_reg_3101 & ap_const_lv16_0);
    x_f32_105_fu_2233_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_176_reg_3106 & ap_const_lv16_0);
    x_f32_106_fu_2245_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_177_reg_3111 & ap_const_lv16_0);
    x_f32_107_fu_2257_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_178_reg_3116 & ap_const_lv16_0);
    x_f32_108_fu_2269_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_179_reg_3121 & ap_const_lv16_0);
    x_f32_109_fu_2281_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_3126 & ap_const_lv16_0);
    x_f32_110_fu_2293_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_64_reg_3131 & ap_const_lv16_0);
    x_f32_111_fu_2305_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_65_reg_3136 & ap_const_lv16_0);
    x_f32_112_fu_2317_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_66_reg_3141 & ap_const_lv16_0);
    x_f32_113_fu_2329_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_67_reg_3146 & ap_const_lv16_0);
    x_f32_114_fu_2341_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_68_reg_3151 & ap_const_lv16_0);
    x_f32_115_fu_2353_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_180_reg_3156 & ap_const_lv16_0);
    x_f32_116_fu_2365_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_181_reg_3161 & ap_const_lv16_0);
    x_f32_117_fu_2377_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_182_reg_3166 & ap_const_lv16_0);
    x_f32_118_fu_2389_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_183_reg_3171 & ap_const_lv16_0);
    x_f32_119_fu_2401_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_184_reg_3176 & ap_const_lv16_0);
    x_f32_120_fu_2413_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_185_reg_3181 & ap_const_lv16_0);
    x_f32_121_fu_2425_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_186_reg_3186 & ap_const_lv16_0);
    x_f32_122_fu_2437_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_187_reg_3191 & ap_const_lv16_0);
    x_f32_123_fu_2449_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_188_reg_3196 & ap_const_lv16_0);
    x_f32_124_fu_2461_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_189_reg_3201 & ap_const_lv16_0);
    x_f32_125_fu_2473_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_1_reg_3206 & ap_const_lv16_0);
    x_f32_126_fu_2485_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_long_unsigned_int128_signed_char_double_1_reg_3211 & ap_const_lv16_0);
    x_f32_127_fu_2497_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_l_unsigned_int128_signed_char_double_1_reg_3216 & ap_const_lv16_0);
    x_f32_128_fu_2509_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_lo_signed_char_double_1_reg_3221 & ap_const_lv16_0);
    x_f32_129_fu_2521_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_loa_double_1_reg_3226 & ap_const_lv16_0);
    x_f32_130_fu_2533_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_load_1_reg_3231 & ap_const_lv16_0);
    x_f32_71_fu_1825_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_154_reg_2936 & ap_const_lv16_0);
    x_f32_72_fu_1837_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_155_reg_2941 & ap_const_lv16_0);
    x_f32_73_fu_1849_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_156_reg_2946 & ap_const_lv16_0);
    x_f32_74_fu_1861_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_157_reg_2951 & ap_const_lv16_0);
    x_f32_75_fu_1873_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_158_reg_2956 & ap_const_lv16_0);
    x_f32_76_fu_1885_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_159_reg_2961 & ap_const_lv16_0);
    x_f32_77_fu_1897_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_160_reg_2966 & ap_const_lv16_0);
    x_f32_78_fu_1909_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_2971 & ap_const_lv16_0);
    x_f32_79_fu_1921_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_59_reg_2976 & ap_const_lv16_0);
    x_f32_7_fu_1777_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91_reg_2916 & ap_const_lv16_0);
    x_f32_80_fu_1933_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_60_reg_2981 & ap_const_lv16_0);
    x_f32_81_fu_1945_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_61_reg_2986 & ap_const_lv16_0);
    x_f32_82_fu_1957_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_62_reg_2991 & ap_const_lv16_0);
    x_f32_83_fu_1969_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_63_reg_2996 & ap_const_lv16_0);
    x_f32_84_fu_1981_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_161_reg_3001 & ap_const_lv16_0);
    x_f32_85_fu_1993_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_162_reg_3006 & ap_const_lv16_0);
    x_f32_86_fu_2005_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_163_reg_3011 & ap_const_lv16_0);
    x_f32_87_fu_2017_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_164_reg_3016 & ap_const_lv16_0);
    x_f32_88_fu_2029_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_165_reg_3021 & ap_const_lv16_0);
    x_f32_89_fu_2041_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_166_reg_3026 & ap_const_lv16_0);
    x_f32_8_fu_1789_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93_reg_2921 & ap_const_lv16_0);
    x_f32_90_fu_2053_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_167_reg_3031 & ap_const_lv16_0);
    x_f32_91_fu_2065_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_168_reg_3036 & ap_const_lv16_0);
    x_f32_92_fu_2077_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_169_reg_3041 & ap_const_lv16_0);
    x_f32_93_fu_2089_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_170_reg_3046 & ap_const_lv16_0);
    x_f32_94_fu_2101_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_1_reg_3051 & ap_const_lv16_0);
    x_f32_95_fu_2113_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_1_reg_3056 & ap_const_lv16_0);
    x_f32_96_fu_2125_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_1_reg_3061 & ap_const_lv16_0);
    x_f32_97_fu_2137_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_1_reg_3066 & ap_const_lv16_0);
    x_f32_98_fu_2149_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_1_reg_3071 & ap_const_lv16_0);
    x_f32_99_fu_2161_p3 <= (activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_1_reg_3076 & ap_const_lv16_0);
    x_f32_9_fu_1801_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_152_reg_2926 & ap_const_lv16_0);
    x_f32_fu_1813_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_153_reg_2931 & ap_const_lv16_0);
    zext_ln615_1_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_1728_p3),64));
    zext_ln615_fu_1692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1684_p3),64));
end behav;
