// Seed: 3396592828
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  tri1  id_4 = 1'b0 ~^ 1;
  uwire id_5;
  assign id_2 = id_4 < id_0 ? id_1 : {1{id_5}};
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    output wire id_4
);
  wire id_6;
  wor  id_7;
  assign id_7 = id_1;
  id_8(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(id_6), .id_6(1'd0), .id_7(id_1)
  ); module_0(
      id_2, id_7, id_4
  );
endmodule
