// Seed: 1359524191
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input uwire id_3,
    output wand id_4,
    output tri id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    output tri0 id_13,
    output supply0 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input wand id_17,
    output wor id_18,
    input uwire id_19,
    output tri1 id_20,
    input tri0 id_21
);
endmodule
module module_1 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd35,
    parameter id_4 = 32'd7,
    parameter id_5 = 32'd46,
    parameter id_6 = 32'd64
) (
    input supply1 id_0,
    input tri0 id_1,
    output wire _id_2,
    input supply1 _id_3,
    input tri _id_4,
    input wire _id_5,
    input wor _id_6,
    input wor id_7,
    output wire id_8,
    input wire id_9,
    input tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wand id_15,
    input wire id_16,
    output supply1 id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20
);
  logic id_22;
  ;
  genvar id_23;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_17,
      id_18,
      id_13,
      id_13,
      id_17,
      id_10,
      id_11,
      id_17,
      id_17,
      id_15,
      id_15,
      id_14,
      id_8,
      id_8,
      id_17,
      id_10,
      id_8,
      id_20,
      id_17,
      id_15
  );
  assign modCall_1.id_9 = 0;
  logic [-1  ==  -1 : id_5] id_24;
  ;
  wire [id_3  *  -1  *  id_6  *  1  +  id_4  -  id_2 : -1] id_25, id_26;
endmodule
