library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entiy ALU is

	port (A, B: in std_logic_vector(3 downto 0);
			buss: in std_logic_vector(1 downto 0);
			display: out std_logic_vector(6 downto 0));

end ALU;

architecture behavioral of ALU is

	signal operacion: std_logic_vector(4 downto 0);

begin

	with buss select
		operacion <= (A + B) when "00";
						'0' when others;

end behavioral;