
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.594 ; gain = 117.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'W:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.cache/ip 
Command: read_checkpoint -auto_incremental -incremental {C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21192
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [W:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'x_vec' is not allowed [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/Color_Mapper.sv:32]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'y_vec' is not allowed [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/Color_Mapper.sv:32]
WARNING: [Synth 8-11065] parameter 'ROM' becomes localparam in 'cos_rom' with formal parameter declaration list [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:26]
WARNING: [Synth 8-11065] parameter 'ROM' becomes localparam in 'cos_rom_inv' with formal parameter declaration list [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.055 ; gain = 407.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_5' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_5' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_6' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_6' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_6_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_4' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_4' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_1' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_1' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_1/synth/mb_block_xlconcat_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1538]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1538]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1538]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1576]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1576]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1576]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:124]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:124]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'angtovecs' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/angtovecs.sv:23]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lerp' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lerp' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lerp__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
	Parameter S bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lerp__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cos_sin_rom' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_rom.sv:23]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_rom' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:21]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cos_rom' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'cos_sin_rom' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cos_sin_inv_rom' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_inv_rom.sv:23]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_rom_inv' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cos_rom_inv' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cos_sin_inv_rom' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_inv_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'angtovecs' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/angtovecs.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'ray_caster' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:23]
	Parameter num_rays bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ray' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ray' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray.sv:23]
WARNING: [Synth 8-7071] port 'debug_curX' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curY' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7023] instance 'ray0' of module 'ray' has 15 connections declared, but only 13 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curX' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curY' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7023] instance 'ray0' of module 'ray' has 15 connections declared, but only 13 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curX' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curY' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7023] instance 'ray0' of module 'ray' has 15 connections declared, but only 13 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curX' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curY' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7023] instance 'ray0' of module 'ray' has 15 connections declared, but only 13 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curX' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7071] port 'debug_curY' of module 'ray' is unconnected for instance 'ray0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
WARNING: [Synth 8-7023] instance 'ray0' of module 'ray' has 15 connections declared, but only 13 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:88]
INFO: [Synth 8-6157] synthesizing module 'angtovecs__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/angtovecs.sv:23]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_sin_rom__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_rom.sv:23]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_rom__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:21]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cos_rom__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'cos_sin_rom__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cos_sin_inv_rom__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_inv_rom.sv:23]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_rom_inv__parameterized0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:23]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cos_rom_inv__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cos_sin_inv_rom__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_sin_inv_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'angtovecs__parameterized0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/angtovecs.sv:23]
INFO: [Synth 8-6157] synthesizing module 'inv_rom' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/inv_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lerp__parameterized1' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
	Parameter S bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lerp__parameterized1' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/lerp.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'val' does not match port width (9) of module 'lerp__parameterized1' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/inv_rom.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'inv_rom' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/inv_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ray_caster' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray_caster.sv:23]
INFO: [Synth 8-6157] synthesizing module 'walls' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/walls.sv:21]
	Parameter num_rays bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/walls.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'walls' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/walls.sv:21]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'enb' of module 'blk_mem_gen_0' is unconnected for instance 'vmem' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:239]
WARNING: [Synth 8-7023] instance 'vmem' of module 'blk_mem_gen_0' has 11 connections declared, but only 10 given [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:239]
INFO: [Synth 8-6157] synthesizing module 'sprites' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/sprites.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instantiate_ram' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/instantiate_ram.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/types.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'instantiate_ram' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/instantiate_ram.sv:18]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/.Xil/Vivado-5996-DESKTOP-HL0SD2E/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/sprites.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'sprites' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/sprites.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[0]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[1]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[2]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[3]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[0]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[1]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[2]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[3]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-6014] Unused sequential element Y_Motion_reg was removed.  [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/ball.sv:160]
WARNING: [Synth 8-6014] Unused sequential element X_Motion_reg was removed.  [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/ball.sv:161]
WARNING: [Synth 8-6014] Unused sequential element Angle_Motion_reg was removed.  [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/design_source/ball.sv:176]
WARNING: [Synth 8-7137] Register curX_reg in module ray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray.sv:87]
WARNING: [Synth 8-7137] Register curY_reg in module ray has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/ray.sv:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[0]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[1]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[2]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[3]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[4]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[5]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[6]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[7]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[8]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[9]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[10]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[11]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[12]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[13]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[14]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[15]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[16]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[17]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[18]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[19]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[0]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[1]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[2]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[3]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[4]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[5]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[6]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[7]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[8]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[9]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[10]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[11]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[12]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[13]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[14]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[15]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[16]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[17]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[18]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg[19]' and it is trimmed from '6' to '4' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/cos_rom_inv.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifted_x_reg' and it is trimmed from '10' to '5' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/walls.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifted_y_reg' and it is trimmed from '10' to '5' bits. [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.srcs/sources_1/new/walls.sv:134]
WARNING: [Synth 8-7129] Port memdata[11] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port memdata[10] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port memdata[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port brightness[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[0][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[1][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[2][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[3][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugX[4][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[0][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[1][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[2][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[3][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port debugY[4][9] in module color_mapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1992.863 ; gain = 550.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1992.863 ; gain = 550.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1992.863 ; gain = 550.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1992.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_5/mb_block_axi_gpio_0_5/mb_block_axi_gpio_2_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_5/mb_block_axi_gpio_0_5/mb_block_axi_gpio_2_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_6/mb_block_axi_gpio_0_6/mb_block_axi_gpio_0_6_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_6/mb_block_axi_gpio_0_6/mb_block_axi_gpio_0_6_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vmem'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vmem'
Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'sprite_init/sram1'
Finished Parsing XDC File [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'sprite_init/sram1'
Parsing XDC File [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2077.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2077.031 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sprite_init/sram1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [W:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vmem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sprite_init/sram1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 14    
	   3 Input   17 Bit       Adders := 12    
	   2 Input   17 Bit       Adders := 22    
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 14    
	   2 Input   13 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 30    
	   2 Input    8 Bit       Adders := 28    
	   2 Input    6 Bit       Adders := 39    
	   2 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 56    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 22    
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	              17x64  Multipliers := 10    
	               8x64  Multipliers := 11    
	              64x64  Multipliers := 10    
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 35    
	   4 Input   20 Bit        Muxes := 14    
	   2 Input   17 Bit        Muxes := 42    
	   2 Input   16 Bit        Muxes := 30    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 94    
	  33 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 56    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP cos_sin/genblk1[0].lerp0/val1, operation Mode is: C+A*B2.
DSP Report: register Angle_reg is absorbed into DSP cos_sin/genblk1[0].lerp0/val1.
DSP Report: operator cos_sin/genblk1[0].lerp0/val1 is absorbed into DSP cos_sin/genblk1[0].lerp0/val1.
DSP Report: operator cos_sin/genblk1[0].lerp0/val2 is absorbed into DSP cos_sin/genblk1[0].lerp0/val1.
DSP Report: Generating DSP cos_sin/genblk1[0].lerp2/val1, operation Mode is: C+A*B2.
DSP Report: register Angle_reg is absorbed into DSP cos_sin/genblk1[0].lerp2/val1.
DSP Report: operator cos_sin/genblk1[0].lerp2/val1 is absorbed into DSP cos_sin/genblk1[0].lerp2/val1.
DSP Report: operator cos_sin/genblk1[0].lerp2/val2 is absorbed into DSP cos_sin/genblk1[0].lerp2/val1.
DSP Report: Generating DSP X_Motion_next2, operation Mode is: A*B.
DSP Report: operator X_Motion_next2 is absorbed into DSP X_Motion_next2.
DSP Report: Generating DSP X_Motion_next1, operation Mode is: C+A*B.
DSP Report: operator X_Motion_next1 is absorbed into DSP X_Motion_next1.
DSP Report: operator X_Motion_next2 is absorbed into DSP X_Motion_next1.
DSP Report: Generating DSP Y_Motion_next2, operation Mode is: A*B.
DSP Report: operator Y_Motion_next2 is absorbed into DSP Y_Motion_next2.
DSP Report: Generating DSP Y_Motion_next1, operation Mode is: C-A*B.
DSP Report: operator Y_Motion_next1 is absorbed into DSP Y_Motion_next1.
DSP Report: operator Y_Motion_next2 is absorbed into DSP Y_Motion_next1.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy2, operation Mode is: A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx2, operation Mode is: A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Debug: swapped A/B pins for adder 0000023992DC9E60
DSP Debug: swapped A/B pins for adder 0000023992DCEAE0
DSP Debug: swapped A/B pins for adder 0000023992DCC860
DSP Debug: swapped A/B pins for adder 000002398B654A20
DSP Debug: swapped A/B pins for adder 000002398B669840
DSP Debug: swapped A/B pins for adder 000002398B65A8A0
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy2, operation Mode is: A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx2, operation Mode is: A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy2, operation Mode is: A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx2, operation Mode is: A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy2, operation Mode is: A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx2, operation Mode is: A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy2, operation Mode is: A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: operator dy2 is absorbed into DSP dy2.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is: PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x1ff0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is: PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx2, operation Mode is: A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP dx2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: operator dx2 is absorbed into DSP dx2.
DSP Report: Generating DSP genblk1[0].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp0/val1 is absorbed into DSP genblk1[0].lerp0/val1.
DSP Report: operator genblk1[0].lerp0/val2 is absorbed into DSP genblk1[0].lerp0/val1.
DSP Report: Generating DSP genblk1[0].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp1/val1 is absorbed into DSP genblk1[0].lerp1/val1.
DSP Report: operator genblk1[0].lerp1/val2 is absorbed into DSP genblk1[0].lerp1/val1.
DSP Report: Generating DSP genblk1[0].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp2/val1 is absorbed into DSP genblk1[0].lerp2/val1.
DSP Report: operator genblk1[0].lerp2/val2 is absorbed into DSP genblk1[0].lerp2/val1.
DSP Report: Generating DSP genblk1[0].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp3/val1 is absorbed into DSP genblk1[0].lerp3/val1.
DSP Report: operator genblk1[0].lerp3/val2 is absorbed into DSP genblk1[0].lerp3/val1.
DSP Report: Generating DSP genblk1[1].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[1].lerp0/val1 is absorbed into DSP genblk1[1].lerp0/val1.
DSP Report: operator genblk1[1].lerp0/val2 is absorbed into DSP genblk1[1].lerp0/val1.
DSP Report: Generating DSP genblk1[1].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[1].lerp1/val1 is absorbed into DSP genblk1[1].lerp1/val1.
DSP Report: operator genblk1[1].lerp1/val2 is absorbed into DSP genblk1[1].lerp1/val1.
DSP Report: Generating DSP genblk1[1].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[1].lerp2/val1 is absorbed into DSP genblk1[1].lerp2/val1.
DSP Report: operator genblk1[1].lerp2/val2 is absorbed into DSP genblk1[1].lerp2/val1.
DSP Report: Generating DSP genblk1[1].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[1].lerp3/val1 is absorbed into DSP genblk1[1].lerp3/val1.
DSP Report: operator genblk1[1].lerp3/val2 is absorbed into DSP genblk1[1].lerp3/val1.
DSP Report: Generating DSP genblk1[2].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[2].lerp0/val1 is absorbed into DSP genblk1[2].lerp0/val1.
DSP Report: operator genblk1[2].lerp0/val2 is absorbed into DSP genblk1[2].lerp0/val1.
DSP Report: Generating DSP genblk1[2].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[2].lerp1/val1 is absorbed into DSP genblk1[2].lerp1/val1.
DSP Report: operator genblk1[2].lerp1/val2 is absorbed into DSP genblk1[2].lerp1/val1.
DSP Report: Generating DSP genblk1[2].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[2].lerp2/val1 is absorbed into DSP genblk1[2].lerp2/val1.
DSP Report: operator genblk1[2].lerp2/val2 is absorbed into DSP genblk1[2].lerp2/val1.
DSP Report: Generating DSP genblk1[2].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[2].lerp3/val1 is absorbed into DSP genblk1[2].lerp3/val1.
DSP Report: operator genblk1[2].lerp3/val2 is absorbed into DSP genblk1[2].lerp3/val1.
DSP Report: Generating DSP genblk1[3].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[3].lerp0/val1 is absorbed into DSP genblk1[3].lerp0/val1.
DSP Report: operator genblk1[3].lerp0/val2 is absorbed into DSP genblk1[3].lerp0/val1.
DSP Report: Generating DSP genblk1[3].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[3].lerp1/val1 is absorbed into DSP genblk1[3].lerp1/val1.
DSP Report: operator genblk1[3].lerp1/val2 is absorbed into DSP genblk1[3].lerp1/val1.
DSP Report: Generating DSP genblk1[3].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[3].lerp2/val1 is absorbed into DSP genblk1[3].lerp2/val1.
DSP Report: operator genblk1[3].lerp2/val2 is absorbed into DSP genblk1[3].lerp2/val1.
DSP Report: Generating DSP genblk1[3].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[3].lerp3/val1 is absorbed into DSP genblk1[3].lerp3/val1.
DSP Report: operator genblk1[3].lerp3/val2 is absorbed into DSP genblk1[3].lerp3/val1.
DSP Report: Generating DSP genblk1[4].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[4].lerp0/val1 is absorbed into DSP genblk1[4].lerp0/val1.
DSP Report: operator genblk1[4].lerp0/val2 is absorbed into DSP genblk1[4].lerp0/val1.
DSP Report: Generating DSP genblk1[4].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[4].lerp1/val1 is absorbed into DSP genblk1[4].lerp1/val1.
DSP Report: operator genblk1[4].lerp1/val2 is absorbed into DSP genblk1[4].lerp1/val1.
DSP Report: Generating DSP genblk1[4].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[4].lerp2/val1 is absorbed into DSP genblk1[4].lerp2/val1.
DSP Report: operator genblk1[4].lerp2/val2 is absorbed into DSP genblk1[4].lerp2/val1.
DSP Report: Generating DSP genblk1[4].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[4].lerp3/val1 is absorbed into DSP genblk1[4].lerp3/val1.
DSP Report: operator genblk1[4].lerp3/val2 is absorbed into DSP genblk1[4].lerp3/val1.
DSP Report: Generating DSP genblk1[0].lerp0/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp0/val1 is absorbed into DSP genblk1[0].lerp0/val1.
DSP Report: operator genblk1[0].lerp0/val2 is absorbed into DSP genblk1[0].lerp0/val1.
DSP Report: Generating DSP genblk1[0].lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp1/val1 is absorbed into DSP genblk1[0].lerp1/val1.
DSP Report: operator genblk1[0].lerp1/val2 is absorbed into DSP genblk1[0].lerp1/val1.
DSP Report: Generating DSP genblk1[0].lerp2/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp2/val1 is absorbed into DSP genblk1[0].lerp2/val1.
DSP Report: operator genblk1[0].lerp2/val2 is absorbed into DSP genblk1[0].lerp2/val1.
DSP Report: Generating DSP genblk1[0].lerp3/val1, operation Mode is: C+A*B.
DSP Report: operator genblk1[0].lerp3/val1 is absorbed into DSP genblk1[0].lerp3/val1.
DSP Report: operator genblk1[0].lerp3/val2 is absorbed into DSP genblk1[0].lerp3/val1.
DSP Report: Generating DSP d_reg0, operation Mode is: A*B.
DSP Report: operator d_reg0 is absorbed into DSP d_reg0.
DSP Report: operator d_reg0 is absorbed into DSP d_reg0.
DSP Report: Generating DSP d_reg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register d_reg_reg is absorbed into DSP d_reg_reg.
DSP Report: operator d_reg0 is absorbed into DSP d_reg_reg.
DSP Report: operator d_reg0 is absorbed into DSP d_reg_reg.
DSP Report: Generating DSP d_reg0, operation Mode is: A*B.
DSP Report: operator d_reg0 is absorbed into DSP d_reg0.
DSP Report: operator d_reg0 is absorbed into DSP d_reg0.
DSP Report: Generating DSP d_reg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register d_reg_reg is absorbed into DSP d_reg_reg.
DSP Report: operator d_reg0 is absorbed into DSP d_reg_reg.
DSP Report: operator d_reg0 is absorbed into DSP d_reg_reg.
DSP Report: Generating DSP inv/lerp1/val1, operation Mode is: C+A*B.
DSP Report: operator inv/lerp1/val1 is absorbed into DSP inv/lerp1/val1.
DSP Report: operator inv/lerp1/val2 is absorbed into DSP inv/lerp1/val1.
DSP Report: Generating DSP Red4, operation Mode is: A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red5, operation Mode is: A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP sprite_address1, operation Mode is: (D+(A:0x3ffffe5d))*(B:0x4e).
DSP Report: operator sprite_address1 is absorbed into DSP sprite_address1.
DSP Report: operator sprite_address2 is absorbed into DSP sprite_address1.
DSP Report: Generating DSP sprite_address0, operation Mode is: (PCIN or 0)+((A:0x0):B or 0)+((C:0xfffffffffee8) or 0).
DSP Report: operator sprite_address0 is absorbed into DSP sprite_address0.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[47]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[46]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[45]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[44]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[43]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[42]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[41]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[40]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[39]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[38]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[37]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[36]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[35]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[34]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[33]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[32]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[31]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[30]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[29]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[28]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[27]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[26]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[25]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[24]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[23]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[22]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[21]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[20]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[19]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[18]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[17]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[16]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[15]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[14]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[13]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[12]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[11]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[10]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[9]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[8]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[7]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[6]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[5]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[4]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[3]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[2]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[1]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[0]) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[47]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[46]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[45]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[44]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[43]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[42]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[41]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[40]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[39]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[38]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[37]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[36]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[35]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[34]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[33]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[32]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[31]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[30]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[29]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[28]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[27]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[26]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[25]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[24]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[23]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[22]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[21]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[20]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[19]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[18]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[17]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[16]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[15]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[14]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[13]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[12]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[11]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[10]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[9]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[8]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[7]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[6]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[5]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[4]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[3]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[2]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[1]__0) is unused and will be removed from module ray_caster.
WARNING: [Synth 8-3332] Sequential element (d_reg_reg[0]__0) is unused and will be removed from module ray_caster.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 212, Available = 120. Use report_utilization command for details.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dy3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: operator dy3 is absorbed into DSP dy3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x0).
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP dx3, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: operator dx3 is absorbed into DSP dx3.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: Generating DSP Red5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Red5 is absorbed into DSP Red5.
DSP Report: operator Red5 is absorbed into DSP Red5.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+--------------------------+---------------+----------------+
|Module Name     | RTL Object               | Depth x Width | Implemented As | 
+----------------+--------------------------+---------------+----------------+
|inv_rom         | ROM                      | 32x8          | LUT            | 
|instantiate_ram | memContents              | 8192x13       | LUT            | 
|ray_caster      | inv/ROM                  | 32x8          | LUT            | 
|sprites         | init_ram/address_reg_rep | 8192x13       | Block RAM      | 
+----------------+--------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ball         | C+A*B2                                                 | 14     | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|ball         | C+A*B2                                                 | 14     | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|ball         | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball         | C+A*B                                                  | 17     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ball         | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball         | C-A*B                                                  | 17     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 14     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 14     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 14     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 14     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 13     | 2      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*(B:0x0)                                              | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x1ff0)                                | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*(B:0x0)                                   | 18     | 2      | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B                                               | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|lerp         | C+A*B                                                  | 23     | 6      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ray_caster   | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_caster   | (PCIN>>17)+A*B                                         | 14     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ray_caster   | A*B                                                    | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_caster   | (PCIN>>17)+A*B                                         | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lerp         | C+A*B                                                  | 14     | 6      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper | A*B                                                    | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B                                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B                                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B                                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B                                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B                                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B                                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B                                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprites      | (D+(A:0x3ffffe5d))*(B:0x4e)                            | 10     | 7      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprites      | (PCIN or 0)+((A:0x0):B or 0)+((C:0xfffffffffee8) or 0) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2078.488 ; gain = 636.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2106.055 ; gain = 663.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sprite_init/init_ram/address_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite_init/init_ram/address_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite_init/init_ram/address_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sprite_init/init_ram/address_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 2174.660 ; gain = 732.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module vmem has unconnected pin enb
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2184.508 ; gain = 742.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2184.508 ; gain = 742.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2184.508 ; gain = 742.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2184.508 ; gain = 742.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2185.480 ; gain = 743.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2185.480 ; gain = 743.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | A*B'         | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray          | A*B          | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN>>17+A*B | 30     | 0      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray          | PCIN+A*B     | 14     | 9      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_axi_uartlite_0_0        |         1|
|3     |mb_block_clk_wiz_1_0             |         1|
|4     |mb_block_axi_gpio_0_5            |         1|
|5     |mb_block_axi_gpio_0_6            |         1|
|6     |mb_block_axi_gpio_0_4            |         1|
|7     |mb_block_mdm_1_0                 |         1|
|8     |mb_block_microblaze_0_0          |         1|
|9     |mb_block_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_axi_quad_spi_0_0        |         1|
|12    |mb_block_axi_timer_0_0           |         1|
|13    |mb_block_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_dlmb_v10_0              |         1|
|15    |mb_block_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_ilmb_v10_0              |         1|
|17    |mb_block_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
|20    |blk_mem_gen_0                    |         1|
|21    |blk_mem_gen_1                    |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |blk_mem_gen                    |     2|
|3     |clk_wiz                        |     1|
|4     |hdmi_tx                        |     1|
|5     |mb_block_axi_gpio_0            |     3|
|8     |mb_block_axi_quad_spi_0        |     1|
|9     |mb_block_axi_timer_0           |     1|
|10    |mb_block_axi_uartlite_0        |     1|
|11    |mb_block_clk_wiz_1             |     1|
|12    |mb_block_dlmb_bram_if_cntlr    |     1|
|13    |mb_block_dlmb_v10              |     1|
|14    |mb_block_ilmb_bram_if_cntlr    |     1|
|15    |mb_block_ilmb_v10              |     1|
|16    |mb_block_lmb_bram              |     1|
|17    |mb_block_mdm_1                 |     1|
|18    |mb_block_microblaze_0          |     1|
|19    |mb_block_microblaze_0_axi_intc |     1|
|20    |mb_block_rst_clk_wiz_1_100M    |     1|
|21    |mb_block_xbar                  |     1|
|22    |BUFG                           |     1|
|23    |CARRY4                         |  2841|
|24    |DSP48E1                        |    46|
|26    |LUT1                           |   600|
|27    |LUT2                           |  2819|
|28    |LUT3                           |  2492|
|29    |LUT4                           |  3673|
|30    |LUT5                           |  2139|
|31    |LUT6                           |  6384|
|32    |MUXF7                          |    57|
|33    |MUXF8                          |    24|
|34    |RAMB18E1                       |     1|
|35    |RAMB36E1                       |     3|
|38    |FDCE                           |   367|
|39    |FDPE                           |   170|
|40    |FDRE                           |   465|
|41    |FDSE                           |     5|
|42    |LDC                            |   170|
|43    |IBUF                           |     4|
|44    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2185.480 ; gain = 743.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 2185.480 ; gain = 657.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2185.480 ; gain = 743.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2197.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2202.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  LDC => LDCE: 170 instances

Synth Design complete, checksum: 302ef737
INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 306 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2202.195 ; gain = 1137.828
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/tamed/OneDrive/Desktop/UIUC Spring 2024/ECE385/Digital-Systems-Final-Project/lab6/lab6.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 16:04:27 2024...
