0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1580878717,verilog,,,,glbl,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/clocksim.sv,1580878717,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/officer_mem.sv,,clocksim,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/fibsim.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/otter_tb.v,,fibsim,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/otter_tb.v,1581714013,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/pc_mem_sim.v,,otter_tb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/pc_mem_sim.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_2.v,,pc_mem_sim,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_2.v,1581104973,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_alu_lab3.v,,tb_2,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_alu_lab3.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/univ_sseg.v,,tb_alu,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ALU.v,1581715047,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/BRANCH_ADDR_GEN.v,,alu,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/BRANCH_ADDR_GEN.v,1581104973,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/IMMED_GEN.v,,BRANCH_ADDR_GEN,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_DCDR.sv,1581715724,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv,,CU_DCDR,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv,1581367688,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_file_v_1_00.v,,CU_FSM,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/IMMED_GEN.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,,IMMED_GEN,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/OTTER_MCU.v,1581715840,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,,OTTER_MCU,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/OTTER_Wrapper_v1_04.sv,1581539302,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv,,OTTER_Wrapper,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,1581712943,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v,,ProgramCounter,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v,,ProgramCounter_Mem,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv,1580878717,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_nb.sv,,clk_2n_div_test,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v,,cntr_up_clr_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/exp4_gen_units.v,1581104973,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v,,exp4_gen_units,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ram_single_port.v,,fibonacci_fsm,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v,,fibonacci_seq_gen,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v,,mux_2t1_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v,,mux_4t1_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/officer_mem.sv,1580878717,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/otter_memory_v1_05.sv,,OTTER_mem_byte,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/otter_memory_v1_05.sv,1581540907,systemVerilog,,,,Memory,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ram_single_port.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/univ_sseg.v,,ram_single_port,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v,1580878717,verilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_2.v,,rca_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_file_v_1_00.v,1581106531,systemVerilog,,C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_nb.sv,,RegFile,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_nb.sv,1580878717,systemVerilog,,,,reg_nb,,,,,,,,
C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/univ_sseg.v,1580878717,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,,,,,,,
