MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol prbs_match has not been declared in module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_main." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1694  22
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 225  6
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 240  6
WARNING VCP2515 "Undefined module: XPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1216  15
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1246  11
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1253  11
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1262  11
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1281  11
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1289  25
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1296  33
WARNING VCP2515 "Undefined module: OBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1307  48
WARNING VCP2515 "Undefined module: IBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1321  54
WARNING VCP2515 "Undefined module: BUFGCE_DIV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 2988  5
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3471  92
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_C3BCEtc_dwnld was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3548  7
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_C2BCEtc_dwnld was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3875  7
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_FstCmp_8b was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4085  15
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_FstCmp_4b was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4125  15
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4294  44
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol fifo_rd_clkb2 has not been declared in module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 2984  22
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: advanced_io_wizard_phy_v1_0_0_sync_cell advanced_io_wizard_phy_v1_0_0_reset_sm advanced_io_wizard_phy_v1_0_0_bank_wrapper advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel."
MESSAGE "$root top modules: advanced_io_wizard_phy_v1_0_0_sync_cell advanced_io_wizard_phy_v1_0_0_reset_sm advanced_io_wizard_phy_v1_0_0_bank_wrapper advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel."
SUCCESS "Compile success 0 Errors 18 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
