
BMS_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009778  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08009908  08009908  00019908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a04  08009a04  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08009a04  08009a04  00019a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a0c  08009a0c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a0c  08009a0c  00019a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a10  08009a10  00019a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c74  20000010  08009a24  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c84  08009a24  00021c84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027b3a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b95  00000000  00000000  00047b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a88  00000000  00000000  0004c710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018a0  00000000  00000000  0004e198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a6d0  00000000  00000000  0004fa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fe04  00000000  00000000  0007a108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001019f4  00000000  00000000  00099f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019b900  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d68  00000000  00000000  0019b954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080098f0 	.word	0x080098f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	080098f0 	.word	0x080098f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t TxMailbox;
CANMsg *msg;



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08e      	sub	sp, #56	; 0x38
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef pHeader;
	uint8_t rxData[8];
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &pHeader, rxData);
 80004e0:	f107 0314 	add.w	r3, r7, #20
 80004e4:	f107 021c 	add.w	r2, r7, #28
 80004e8:	2100      	movs	r1, #0
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f001 fa97 	bl	8001a1e <HAL_CAN_GetRxMessage>
//	canSend(pHeader.StdId, rxData);
	CANMsg msg={ &pHeader, rxData};
 80004f0:	f107 0308 	add.w	r3, r7, #8
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	721a      	strb	r2, [r3, #8]
 80004fc:	f107 031c 	add.w	r3, r7, #28
 8000500:	b2db      	uxtb	r3, r3
 8000502:	723b      	strb	r3, [r7, #8]
 8000504:	f107 0314 	add.w	r3, r7, #20
 8000508:	b2db      	uxtb	r3, r3
 800050a:	727b      	strb	r3, [r7, #9]
	xQueueSendToBackFromISR(CAN_Rx_Queue,&(msg), portMAX_DELAY );
 800050c:	4b06      	ldr	r3, [pc, #24]	; (8000528 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800050e:	6818      	ldr	r0, [r3, #0]
 8000510:	f107 0108 	add.w	r1, r7, #8
 8000514:	2300      	movs	r3, #0
 8000516:	f04f 32ff 	mov.w	r2, #4294967295
 800051a:	f006 fce7 	bl	8006eec <xQueueGenericSendFromISR>


}
 800051e:	bf00      	nop
 8000520:	3738      	adds	r7, #56	; 0x38
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20001a10 	.word	0x20001a10

0800052c <Can_Init>:
//		CANMutex = xSemaphoreCreateMutex();


}

void Can_Init(){
 800052c:	b580      	push	{r7, lr}
 800052e:	b08a      	sub	sp, #40	; 0x28
 8000530:	af00      	add	r7, sp, #0


	CAN_FilterTypeDef CanFilter;
	CanFilter.FilterIdHigh = 0x0000;
 8000532:	2300      	movs	r3, #0
 8000534:	603b      	str	r3, [r7, #0]
	CanFilter.FilterIdLow = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
	CanFilter.FilterMaskIdHigh = 0x0000;
 800053a:	2300      	movs	r3, #0
 800053c:	60bb      	str	r3, [r7, #8]
	CanFilter.FilterMaskIdLow = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
	CanFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000542:	2300      	movs	r3, #0
 8000544:	613b      	str	r3, [r7, #16]
	CanFilter.FilterBank = 0;
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
	CanFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 800054a:	2300      	movs	r3, #0
 800054c:	61bb      	str	r3, [r7, #24]
	CanFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 800054e:	2301      	movs	r3, #1
 8000550:	61fb      	str	r3, [r7, #28]
	CanFilter.FilterActivation = CAN_FILTER_ENABLE;
 8000552:	2301      	movs	r3, #1
 8000554:	623b      	str	r3, [r7, #32]


	HAL_CAN_ConfigFilter(&hcan1, &CanFilter);
 8000556:	463b      	mov	r3, r7
 8000558:	4619      	mov	r1, r3
 800055a:	4807      	ldr	r0, [pc, #28]	; (8000578 <Can_Init+0x4c>)
 800055c:	f001 f951 	bl	8001802 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000560:	2102      	movs	r1, #2
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <Can_Init+0x4c>)
 8000564:	f001 fb6d 	bl	8001c42 <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 8000568:	4803      	ldr	r0, [pc, #12]	; (8000578 <Can_Init+0x4c>)
 800056a:	f001 fa14 	bl	8001996 <HAL_CAN_Start>

}
 800056e:	bf00      	nop
 8000570:	3728      	adds	r7, #40	; 0x28
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20001a24 	.word	0x20001a24

0800057c <HAL_TIM_IC_CaptureCallback>:
#include "task.h"
#include "tim.h"



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7f1b      	ldrb	r3, [r3, #28]
 8000588:	2b02      	cmp	r3, #2
 800058a:	d130      	bne.n	80005ee <HAL_TIM_IC_CaptureCallback+0x72>
		// Read the IC value
		float ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800058c:	2104      	movs	r1, #4
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f004 f84e 	bl	8004630 <HAL_TIM_ReadCapturedValue>
 8000594:	ee07 0a90 	vmov	s15, r0
 8000598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800059c:	edc7 7a03 	vstr	s15, [r7, #12]
		if(ICValue!=0){
 80005a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80005a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80005a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ac:	d01f      	beq.n	80005ee <HAL_TIM_IC_CaptureCallback+0x72>
			Duty = 100-(HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) *100)/ICValue;
 80005ae:	2100      	movs	r1, #0
 80005b0:	6878      	ldr	r0, [r7, #4]
 80005b2:	f004 f83d 	bl	8004630 <HAL_TIM_ReadCapturedValue>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2264      	movs	r2, #100	; 0x64
 80005ba:	fb02 f303 	mul.w	r3, r2, r3
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80005c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80005ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80005f8 <HAL_TIM_IC_CaptureCallback+0x7c>
 80005d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005d6:	4b09      	ldr	r3, [pc, #36]	; (80005fc <HAL_TIM_IC_CaptureCallback+0x80>)
 80005d8:	edc3 7a00 	vstr	s15, [r3]
			Frequency = 4000000/ICValue;
 80005dc:	eddf 6a08 	vldr	s13, [pc, #32]	; 8000600 <HAL_TIM_IC_CaptureCallback+0x84>
 80005e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80005e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <HAL_TIM_IC_CaptureCallback+0x88>)
 80005ea:	edc3 7a00 	vstr	s15, [r3]
		}
	}
}
 80005ee:	bf00      	nop
 80005f0:	3710      	adds	r7, #16
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	42c80000 	.word	0x42c80000
 80005fc:	2000002c 	.word	0x2000002c
 8000600:	4a742400 	.word	0x4a742400
 8000604:	20000030 	.word	0x20000030

08000608 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800060c:	4b17      	ldr	r3, [pc, #92]	; (800066c <MX_CAN1_Init+0x64>)
 800060e:	4a18      	ldr	r2, [pc, #96]	; (8000670 <MX_CAN1_Init+0x68>)
 8000610:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8000612:	4b16      	ldr	r3, [pc, #88]	; (800066c <MX_CAN1_Init+0x64>)
 8000614:	2201      	movs	r2, #1
 8000616:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000618:	4b14      	ldr	r3, [pc, #80]	; (800066c <MX_CAN1_Init+0x64>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800061e:	4b13      	ldr	r3, [pc, #76]	; (800066c <MX_CAN1_Init+0x64>)
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <MX_CAN1_Init+0x64>)
 8000626:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800062a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800062c:	4b0f      	ldr	r3, [pc, #60]	; (800066c <MX_CAN1_Init+0x64>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <MX_CAN1_Init+0x64>)
 8000634:	2200      	movs	r2, #0
 8000636:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <MX_CAN1_Init+0x64>)
 800063a:	2200      	movs	r2, #0
 800063c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800063e:	4b0b      	ldr	r3, [pc, #44]	; (800066c <MX_CAN1_Init+0x64>)
 8000640:	2200      	movs	r2, #0
 8000642:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000644:	4b09      	ldr	r3, [pc, #36]	; (800066c <MX_CAN1_Init+0x64>)
 8000646:	2200      	movs	r2, #0
 8000648:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800064a:	4b08      	ldr	r3, [pc, #32]	; (800066c <MX_CAN1_Init+0x64>)
 800064c:	2200      	movs	r2, #0
 800064e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <MX_CAN1_Init+0x64>)
 8000652:	2200      	movs	r2, #0
 8000654:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000656:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_CAN1_Init+0x64>)
 8000658:	f000 ffd8 	bl	800160c <HAL_CAN_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000662:	f000 f97f 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20001a24 	.word	0x20001a24
 8000670:	40006400 	.word	0x40006400

08000674 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08a      	sub	sp, #40	; 0x28
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067c:	f107 0314 	add.w	r3, r7, #20
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a20      	ldr	r2, [pc, #128]	; (8000714 <HAL_CAN_MspInit+0xa0>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d139      	bne.n	800070a <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000696:	4b20      	ldr	r3, [pc, #128]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 8000698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800069a:	4a1f      	ldr	r2, [pc, #124]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 800069c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006a0:	6593      	str	r3, [r2, #88]	; 0x58
 80006a2:	4b1d      	ldr	r3, [pc, #116]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 80006a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006aa:	613b      	str	r3, [r7, #16]
 80006ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ae:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b2:	4a19      	ldr	r2, [pc, #100]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ba:	4b17      	ldr	r3, [pc, #92]	; (8000718 <HAL_CAN_MspInit+0xa4>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006c6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80006ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006cc:	2302      	movs	r3, #2
 80006ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d4:	2303      	movs	r3, #3
 80006d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006d8:	2309      	movs	r3, #9
 80006da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4619      	mov	r1, r3
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e6:	f001 fe63 	bl	80023b0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2105      	movs	r1, #5
 80006ee:	2014      	movs	r0, #20
 80006f0:	f001 fdb4 	bl	800225c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006f4:	2014      	movs	r0, #20
 80006f6:	f001 fdcd 	bl	8002294 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2105      	movs	r1, #5
 80006fe:	2015      	movs	r0, #21
 8000700:	f001 fdac 	bl	800225c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000704:	2015      	movs	r0, #21
 8000706:	f001 fdc5 	bl	8002294 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800070a:	bf00      	nop
 800070c:	3728      	adds	r7, #40	; 0x28
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40006400 	.word	0x40006400
 8000718:	40021000 	.word	0x40021000

0800071c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000720:	4a04      	ldr	r2, [pc, #16]	; (8000734 <MX_FREERTOS_Init+0x18>)
 8000722:	2100      	movs	r1, #0
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <MX_FREERTOS_Init+0x1c>)
 8000726:	f005 ffdd 	bl	80066e4 <osThreadNew>
 800072a:	4603      	mov	r3, r0
 800072c:	4a03      	ldr	r2, [pc, #12]	; (800073c <MX_FREERTOS_Init+0x20>)
 800072e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	08009998 	.word	0x08009998
 8000738:	08000741 	.word	0x08000741
 800073c:	20001a4c 	.word	0x20001a4c

08000740 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000748:	2001      	movs	r0, #1
 800074a:	f006 f85d 	bl	8006808 <osDelay>
 800074e:	e7fb      	b.n	8000748 <StartDefaultTask+0x8>

08000750 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08a      	sub	sp, #40	; 0x28
 8000754:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	4b43      	ldr	r3, [pc, #268]	; (8000874 <MX_GPIO_Init+0x124>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076a:	4a42      	ldr	r2, [pc, #264]	; (8000874 <MX_GPIO_Init+0x124>)
 800076c:	f043 0304 	orr.w	r3, r3, #4
 8000770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000772:	4b40      	ldr	r3, [pc, #256]	; (8000874 <MX_GPIO_Init+0x124>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000776:	f003 0304 	and.w	r3, r3, #4
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	4b3d      	ldr	r3, [pc, #244]	; (8000874 <MX_GPIO_Init+0x124>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000782:	4a3c      	ldr	r2, [pc, #240]	; (8000874 <MX_GPIO_Init+0x124>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800078a:	4b3a      	ldr	r3, [pc, #232]	; (8000874 <MX_GPIO_Init+0x124>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	4b37      	ldr	r3, [pc, #220]	; (8000874 <MX_GPIO_Init+0x124>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079a:	4a36      	ldr	r2, [pc, #216]	; (8000874 <MX_GPIO_Init+0x124>)
 800079c:	f043 0308 	orr.w	r3, r3, #8
 80007a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007a2:	4b34      	ldr	r3, [pc, #208]	; (8000874 <MX_GPIO_Init+0x124>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ae:	4b31      	ldr	r3, [pc, #196]	; (8000874 <MX_GPIO_Init+0x124>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b2:	4a30      	ldr	r2, [pc, #192]	; (8000874 <MX_GPIO_Init+0x124>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ba:	4b2e      	ldr	r3, [pc, #184]	; (8000874 <MX_GPIO_Init+0x124>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CloseAirPlus_Pin|CloseAirMinus_Pin|Prechrage_Control_Pin|bmsWakeUp_Pin, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 7123 	mov.w	r1, #652	; 0x28c
 80007cc:	482a      	ldr	r0, [pc, #168]	; (8000878 <MX_GPIO_Init+0x128>)
 80007ce:	f001 ff99 	bl	8002704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_SHD_Control_GPIO_Port, BMS_SHD_Control_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007dc:	f001 ff92 	bl	8002704 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Uhvacc_Measurement_Pin|Ihvacc_Measurement_Pin;
 80007e0:	2303      	movs	r3, #3
 80007e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007e4:	2303      	movs	r3, #3
 80007e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	4619      	mov	r1, r3
 80007f2:	4821      	ldr	r0, [pc, #132]	; (8000878 <MX_GPIO_Init+0x128>)
 80007f4:	f001 fddc 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CloseAirPlus_Pin|CloseAirMinus_Pin|Prechrage_Control_Pin|bmsWakeUp_Pin;
 80007f8:	f44f 7323 	mov.w	r3, #652	; 0x28c
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800080a:	f107 0314 	add.w	r3, r7, #20
 800080e:	4619      	mov	r1, r3
 8000810:	4819      	ldr	r0, [pc, #100]	; (8000878 <MX_GPIO_Init+0x128>)
 8000812:	f001 fdcd 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AirPlusStatus_Pin|AirMinusStatus_Pin;
 8000816:	23c0      	movs	r3, #192	; 0xc0
 8000818:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4619      	mov	r1, r3
 8000828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800082c:	f001 fdc0 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Precharge_Relay_Status_Pin|SHD_Status_Pin|bmsFault_Pin;
 8000830:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8000834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000836:	2300      	movs	r3, #0
 8000838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	480c      	ldr	r0, [pc, #48]	; (8000878 <MX_GPIO_Init+0x128>)
 8000846:	f001 fdb3 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMS_SHD_Control_Pin;
 800084a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800084e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000850:	2301      	movs	r3, #1
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BMS_SHD_Control_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	4619      	mov	r1, r3
 8000862:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000866:	f001 fda3 	bl	80023b0 <HAL_GPIO_Init>

}
 800086a:	bf00      	nop
 800086c:	3728      	adds	r7, #40	; 0x28
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000
 8000878:	48000800 	.word	0x48000800

0800087c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000880:	f000 fe8b 	bl	800159a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000884:	f000 f815 	bl	80008b2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000888:	f7ff ff62 	bl	8000750 <MX_GPIO_Init>
  MX_TIM2_Init();
 800088c:	f000 f952 	bl	8000b34 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000890:	f000 fd12 	bl	80012b8 <MX_USART1_UART_Init>
  MX_UART5_Init();
 8000894:	f000 fce0 	bl	8001258 <MX_UART5_Init>
  MX_CAN1_Init();
 8000898:	f7ff feb6 	bl	8000608 <MX_CAN1_Init>
  MX_TIM4_Init();
 800089c:	f000 f9ca 	bl	8000c34 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */



  userMainInit();
 80008a0:	f000 fe10 	bl	80014c4 <userMainInit>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80008a4:	f005 fed4 	bl	8006650 <osKernelInitialize>
  MX_FREERTOS_Init();
 80008a8:	f7ff ff38 	bl	800071c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80008ac:	f005 fef4 	bl	8006698 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(1){
 80008b0:	e7fe      	b.n	80008b0 <main+0x34>

080008b2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b096      	sub	sp, #88	; 0x58
 80008b6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b8:	f107 0314 	add.w	r3, r7, #20
 80008bc:	2244      	movs	r2, #68	; 0x44
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f009 f80d 	bl	80098e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c6:	463b      	mov	r3, r7
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008d8:	f001 ff3a 	bl	8002750 <HAL_PWREx_ControlVoltageScaling>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008e2:	f000 f83f 	bl	8000964 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008e6:	2310      	movs	r3, #16
 80008e8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008ea:	2301      	movs	r3, #1
 80008ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008f2:	2360      	movs	r3, #96	; 0x60
 80008f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008f6:	2300      	movs	r3, #0
 80008f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 ff7c 	bl	80027fc <HAL_RCC_OscConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800090a:	f000 f82b 	bl	8000964 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090e:	230f      	movs	r3, #15
 8000910:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000922:	463b      	mov	r3, r7
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f002 fb4e 	bl	8002fc8 <HAL_RCC_ClockConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000932:	f000 f817 	bl	8000964 <Error_Handler>
  }
}
 8000936:	bf00      	nop
 8000938:	3758      	adds	r7, #88	; 0x58
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
//////
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a04      	ldr	r2, [pc, #16]	; (8000960 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d101      	bne.n	8000956 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000952:	f000 fe3b 	bl	80015cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
//////
  /* USER CODE END Callback 1 */
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40012c00 	.word	0x40012c00

08000964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000968:	b672      	cpsid	i
}
 800096a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800096c:	e7fe      	b.n	800096c <Error_Handler+0x8>
	...

08000970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	4b11      	ldr	r3, [pc, #68]	; (80009bc <HAL_MspInit+0x4c>)
 8000978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800097a:	4a10      	ldr	r2, [pc, #64]	; (80009bc <HAL_MspInit+0x4c>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6613      	str	r3, [r2, #96]	; 0x60
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <HAL_MspInit+0x4c>)
 8000984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <HAL_MspInit+0x4c>)
 8000990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <HAL_MspInit+0x4c>)
 8000994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000998:	6593      	str	r3, [r2, #88]	; 0x58
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <HAL_MspInit+0x4c>)
 800099c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800099e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	210f      	movs	r1, #15
 80009aa:	f06f 0001 	mvn.w	r0, #1
 80009ae:	f001 fc55 	bl	800225c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000

080009c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08c      	sub	sp, #48	; 0x30
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	6879      	ldr	r1, [r7, #4]
 80009d4:	2019      	movs	r0, #25
 80009d6:	f001 fc41 	bl	800225c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80009da:	2019      	movs	r0, #25
 80009dc:	f001 fc5a 	bl	8002294 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009e0:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <HAL_InitTick+0x9c>)
 80009e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009e4:	4a1d      	ldr	r2, [pc, #116]	; (8000a5c <HAL_InitTick+0x9c>)
 80009e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009ea:	6613      	str	r3, [r2, #96]	; 0x60
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <HAL_InitTick+0x9c>)
 80009ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009f8:	f107 0210 	add.w	r2, r7, #16
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4611      	mov	r1, r2
 8000a02:	4618      	mov	r0, r3
 8000a04:	f002 fc86 	bl	8003314 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a08:	f002 fc6e 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8000a0c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a10:	4a13      	ldr	r2, [pc, #76]	; (8000a60 <HAL_InitTick+0xa0>)
 8000a12:	fba2 2303 	umull	r2, r3, r2, r3
 8000a16:	0c9b      	lsrs	r3, r3, #18
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a1e:	4a12      	ldr	r2, [pc, #72]	; (8000a68 <HAL_InitTick+0xa8>)
 8000a20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a28:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a2a:	4a0e      	ldr	r2, [pc, #56]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a2e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a36:	4b0b      	ldr	r3, [pc, #44]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000a3c:	4809      	ldr	r0, [pc, #36]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a3e:	f003 f9b7 	bl	8003db0 <HAL_TIM_Base_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d104      	bne.n	8000a52 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000a48:	4806      	ldr	r0, [pc, #24]	; (8000a64 <HAL_InitTick+0xa4>)
 8000a4a:	f003 fa09 	bl	8003e60 <HAL_TIM_Base_Start_IT>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	e000      	b.n	8000a54 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3730      	adds	r7, #48	; 0x30
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	431bde83 	.word	0x431bde83
 8000a64:	20001a50 	.word	0x20001a50
 8000a68:	40012c00 	.word	0x40012c00

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <NMI_Handler+0x4>

08000a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	e7fe      	b.n	8000a76 <HardFault_Handler+0x4>

08000a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <MemManage_Handler+0x4>

08000a7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a82:	e7fe      	b.n	8000a82 <BusFault_Handler+0x4>

08000a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <UsageFault_Handler+0x4>

08000a8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <CAN1_RX0_IRQHandler+0x10>)
 8000a9e:	f001 f8f6 	bl	8001c8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20001a24 	.word	0x20001a24

08000aac <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <CAN1_RX1_IRQHandler+0x10>)
 8000ab2:	f001 f8ec 	bl	8001c8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20001a24 	.word	0x20001a24

08000ac0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ac4:	4802      	ldr	r0, [pc, #8]	; (8000ad0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000ac6:	f003 faec 	bl	80040a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20001a50 	.word	0x20001a50

08000ad4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ad8:	4802      	ldr	r0, [pc, #8]	; (8000ae4 <TIM2_IRQHandler+0x10>)
 8000ada:	f003 fae2 	bl	80040a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20001ae8 	.word	0x20001ae8

08000ae8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000aec:	4802      	ldr	r0, [pc, #8]	; (8000af8 <USART1_IRQHandler+0x10>)
 8000aee:	f004 faa5 	bl	800503c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20001bb8 	.word	0x20001bb8

08000afc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8000b00:	4802      	ldr	r0, [pc, #8]	; (8000b0c <UART5_IRQHandler+0x10>)
 8000b02:	f004 fa9b 	bl	800503c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20001b34 	.word	0x20001b34

08000b10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <SystemInit+0x20>)
 8000b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b1a:	4a05      	ldr	r2, [pc, #20]	; (8000b30 <SystemInit+0x20>)
 8000b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08c      	sub	sp, #48	; 0x30
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000b3a:	f107 031c 	add.w	r3, r7, #28
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b4a:	f107 030c 	add.w	r3, r7, #12
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b58:	463b      	mov	r3, r7
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	605a      	str	r2, [r3, #4]
 8000b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b62:	4b33      	ldr	r3, [pc, #204]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b6a:	4b31      	ldr	r3, [pc, #196]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b70:	4b2f      	ldr	r3, [pc, #188]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b76:	4b2e      	ldr	r3, [pc, #184]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b78:	f04f 32ff 	mov.w	r2, #4294967295
 8000b7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7e:	4b2c      	ldr	r3, [pc, #176]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b84:	4b2a      	ldr	r3, [pc, #168]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000b8a:	4829      	ldr	r0, [pc, #164]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000b8c:	f003 f9d8 	bl	8003f40 <HAL_TIM_IC_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000b96:	f7ff fee5 	bl	8000964 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000b9a:	2304      	movs	r3, #4
 8000b9c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000b9e:	2360      	movs	r3, #96	; 0x60
 8000ba0:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	481e      	ldr	r0, [pc, #120]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000bb6:	f003 fcf8 	bl	80045aa <HAL_TIM_SlaveConfigSynchro>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000bc0:	f7ff fed0 	bl	8000964 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	2200      	movs	r2, #0
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4814      	ldr	r0, [pc, #80]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000bde:	f003 fb7f 	bl	80042e0 <HAL_TIM_IC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000be8:	f7ff febc 	bl	8000964 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000bec:	2302      	movs	r3, #2
 8000bee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000bf4:	f107 030c 	add.w	r3, r7, #12
 8000bf8:	2204      	movs	r2, #4
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480c      	ldr	r0, [pc, #48]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000bfe:	f003 fb6f 	bl	80042e0 <HAL_TIM_IC_ConfigChannel>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000c08:	f7ff feac 	bl	8000964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c14:	463b      	mov	r3, r7
 8000c16:	4619      	mov	r1, r3
 8000c18:	4805      	ldr	r0, [pc, #20]	; (8000c30 <MX_TIM2_Init+0xfc>)
 8000c1a:	f004 f857 	bl	8004ccc <HAL_TIMEx_MasterConfigSynchronization>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8000c24:	f7ff fe9e 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c28:	bf00      	nop
 8000c2a:	3730      	adds	r7, #48	; 0x30
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20001ae8 	.word	0x20001ae8

08000c34 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c52:	4b22      	ldr	r3, [pc, #136]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c54:	4a22      	ldr	r2, [pc, #136]	; (8000ce0 <MX_TIM4_Init+0xac>)
 8000c56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000;
 8000c58:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c5a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000c5e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c60:	4b1e      	ldr	r3, [pc, #120]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8000c66:	4b1d      	ldr	r3, [pc, #116]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c68:	2264      	movs	r2, #100	; 0x64
 8000c6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c6c:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c72:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c78:	4818      	ldr	r0, [pc, #96]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c7a:	f003 f899 	bl	8003db0 <HAL_TIM_Base_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000c84:	f7ff fe6e 	bl	8000964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000c8e:	f107 0310 	add.w	r3, r7, #16
 8000c92:	4619      	mov	r1, r3
 8000c94:	4811      	ldr	r0, [pc, #68]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000c96:	f003 fbbf 	bl	8004418 <HAL_TIM_ConfigClockSource>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000ca0:	f7ff fe60 	bl	8000964 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 8000ca4:	2108      	movs	r1, #8
 8000ca6:	480d      	ldr	r0, [pc, #52]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000ca8:	f003 f9a1 	bl	8003fee <HAL_TIM_OnePulse_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000cb2:	f7ff fe57 	bl	8000964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4806      	ldr	r0, [pc, #24]	; (8000cdc <MX_TIM4_Init+0xa8>)
 8000cc4:	f004 f802 	bl	8004ccc <HAL_TIMEx_MasterConfigSynchronization>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000cce:	f7ff fe49 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	3720      	adds	r7, #32
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20001a9c 	.word	0x20001a9c
 8000ce0:	40000800 	.word	0x40000800

08000ce4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	; 0x28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d04:	d12f      	bne.n	8000d66 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d06:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d0a:	4a19      	ldr	r2, [pc, #100]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6593      	str	r3, [r2, #88]	; 0x58
 8000d12:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d22:	4a13      	ldr	r2, [pc, #76]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d2a:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <HAL_TIM_IC_MspInit+0x8c>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d36:	2308      	movs	r3, #8
 8000d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d46:	2301      	movs	r3, #1
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4a:	f107 0314 	add.w	r3, r7, #20
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4808      	ldr	r0, [pc, #32]	; (8000d74 <HAL_TIM_IC_MspInit+0x90>)
 8000d52:	f001 fb2d 	bl	80023b0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2105      	movs	r1, #5
 8000d5a:	201c      	movs	r0, #28
 8000d5c:	f001 fa7e 	bl	800225c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d60:	201c      	movs	r0, #28
 8000d62:	f001 fa97 	bl	8002294 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000d66:	bf00      	nop
 8000d68:	3728      	adds	r7, #40	; 0x28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40021000 	.word	0x40021000
 8000d74:	48000400 	.word	0x48000400

08000d78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a0a      	ldr	r2, [pc, #40]	; (8000db0 <HAL_TIM_Base_MspInit+0x38>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d10b      	bne.n	8000da2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_TIM_Base_MspInit+0x3c>)
 8000d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8e:	4a09      	ldr	r2, [pc, #36]	; (8000db4 <HAL_TIM_Base_MspInit+0x3c>)
 8000d90:	f043 0304 	orr.w	r3, r3, #4
 8000d94:	6593      	str	r3, [r2, #88]	; 0x58
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <HAL_TIM_Base_MspInit+0x3c>)
 8000d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d9a:	f003 0304 	and.w	r3, r3, #4
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000da2:	bf00      	nop
 8000da4:	3714      	adds	r7, #20
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40000800 	.word	0x40000800
 8000db4:	40021000 	.word	0x40021000

08000db8 <UART_TransmitTask>:
uint8_t procitano=0;

static TimerHandle_t timerChecker;
void vCallbackFunction ( TimerHandle_t xTimer );
//
static void UART_TransmitTask(void *parameters) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]

	uartMsg buffer;
	while (1) {
		xQueueReceive(UART_TransmitQueueHandle, &buffer, portMAX_DELAY);
 8000dc0:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <UART_TransmitTask+0x4c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f107 0108 	add.w	r1, r7, #8
 8000dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f006 f929 	bl	8007024 <xQueueReceive>
		if (buffer.idUart == 1) {
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d107      	bne.n	8000de8 <UART_TransmitTask+0x30>
			HAL_UART_Transmit_IT(&huart1, &buffer.string, sizeof(uint8_t));
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	2201      	movs	r2, #1
 8000dde:	4619      	mov	r1, r3
 8000de0:	4809      	ldr	r0, [pc, #36]	; (8000e08 <UART_TransmitTask+0x50>)
 8000de2:	f004 f867 	bl	8004eb4 <HAL_UART_Transmit_IT>
 8000de6:	e006      	b.n	8000df6 <UART_TransmitTask+0x3e>
		} else {
			HAL_UART_Transmit_IT(&huart5, &buffer.string, sizeof(uint8_t));
 8000de8:	f107 0308 	add.w	r3, r7, #8
 8000dec:	2201      	movs	r2, #1
 8000dee:	4619      	mov	r1, r3
 8000df0:	4806      	ldr	r0, [pc, #24]	; (8000e0c <UART_TransmitTask+0x54>)
 8000df2:	f004 f85f 	bl	8004eb4 <HAL_UART_Transmit_IT>
		}

		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000df6:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f007 fc2c 	bl	8008658 <ulTaskNotifyTake>
		xQueueReceive(UART_TransmitQueueHandle, &buffer, portMAX_DELAY);
 8000e00:	e7de      	b.n	8000dc0 <UART_TransmitTask+0x8>
 8000e02:	bf00      	nop
 8000e04:	20000038 	.word	0x20000038
 8000e08:	20001bb8 	.word	0x20001bb8
 8000e0c:	20001b34 	.word	0x20001b34

08000e10 <HAL_UART_TxCpltCallback>:

	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]

	if (huart->Instance == huart1.Instance
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <HAL_UART_TxCpltCallback+0x58>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d005      	beq.n	8000e30 <HAL_UART_TxCpltCallback+0x20>
			|| huart->Instance == huart5.Instance) {
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <HAL_UART_TxCpltCallback+0x5c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d117      	bne.n	8000e60 <HAL_UART_TxCpltCallback+0x50>
		sin = 1;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	; (8000e70 <HAL_UART_TxCpltCallback+0x60>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
		BaseType_t woken = pdFALSE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(UART_TransmitTaskHandle, &woken);
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_UART_TxCpltCallback+0x64>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f107 020c 	add.w	r2, r7, #12
 8000e42:	4611      	mov	r1, r2
 8000e44:	4618      	mov	r0, r3
 8000e46:	f007 fc4f 	bl	80086e8 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(woken);
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d007      	beq.n	8000e60 <HAL_UART_TxCpltCallback+0x50>
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <HAL_UART_TxCpltCallback+0x68>)
 8000e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	f3bf 8f4f 	dsb	sy
 8000e5c:	f3bf 8f6f 	isb	sy

	}

}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20001bb8 	.word	0x20001bb8
 8000e6c:	20001b34 	.word	0x20001b34
 8000e70:	20000040 	.word	0x20000040
 8000e74:	20000034 	.word	0x20000034
 8000e78:	e000ed04 	.word	0xe000ed04

08000e7c <UART_ReceiveTask>:
static TaskHandle_t UART1_ReceiveTaskHandle;
static QueueHandle_t UART5_ReceiveQueueHandle;
static QueueHandle_t UART1_ReceiveQueueHandle;
static SemaphoreHandle_t UART_ReceiveMutexHandle;

static void UART_ReceiveTask(void *parameters) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
	int currUart = (int) parameters;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	60fb      	str	r3, [r7, #12]
	uint8_t buffer;
	while (1) {
		if (currUart == 5) {
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	2b05      	cmp	r3, #5
 8000e8c:	d115      	bne.n	8000eba <UART_ReceiveTask+0x3e>
			HAL_UART_Receive_IT(&huart5, &buffer, sizeof(uint8_t));
 8000e8e:	f107 030b 	add.w	r3, r7, #11
 8000e92:	2201      	movs	r2, #1
 8000e94:	4619      	mov	r1, r3
 8000e96:	4815      	ldr	r0, [pc, #84]	; (8000eec <UART_ReceiveTask+0x70>)
 8000e98:	f004 f87a 	bl	8004f90 <HAL_UART_Receive_IT>
			ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f007 fbd9 	bl	8008658 <ulTaskNotifyTake>
			xQueueSendToBack(UART5_ReceiveQueueHandle, &buffer, portMAX_DELAY);
 8000ea6:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <UART_ReceiveTask+0x74>)
 8000ea8:	6818      	ldr	r0, [r3, #0]
 8000eaa:	f107 010b 	add.w	r1, r7, #11
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb4:	f005 ff1c 	bl	8006cf0 <xQueueGenericSend>
 8000eb8:	e7e6      	b.n	8000e88 <UART_ReceiveTask+0xc>

		} else if (currUart == 1) {
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d1e3      	bne.n	8000e88 <UART_ReceiveTask+0xc>
			HAL_UART_Receive_IT(&huart1, &buffer, sizeof(uint8_t));
 8000ec0:	f107 030b 	add.w	r3, r7, #11
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	480a      	ldr	r0, [pc, #40]	; (8000ef4 <UART_ReceiveTask+0x78>)
 8000eca:	f004 f861 	bl	8004f90 <HAL_UART_Receive_IT>
			ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000ece:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f007 fbc0 	bl	8008658 <ulTaskNotifyTake>
			xQueueSendToBack(UART1_ReceiveQueueHandle, &buffer, portMAX_DELAY);
 8000ed8:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <UART_ReceiveTask+0x7c>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	f107 010b 	add.w	r1, r7, #11
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee6:	f005 ff03 	bl	8006cf0 <xQueueGenericSend>
		if (currUart == 5) {
 8000eea:	e7cd      	b.n	8000e88 <UART_ReceiveTask+0xc>
 8000eec:	20001b34 	.word	0x20001b34
 8000ef0:	20000050 	.word	0x20000050
 8000ef4:	20001bb8 	.word	0x20001bb8
 8000ef8:	20000054 	.word	0x20000054

08000efc <HAL_UART_RxCpltCallback>:
	}
}

extern int flagovi;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	TaskHandle_t pom;
	BaseType_t woken = pdFALSE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
	if (huart->Instance == huart5.Instance) {
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <HAL_UART_RxCpltCallback+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d106      	bne.n	8000f22 <HAL_UART_RxCpltCallback+0x26>
		flagovi=1;
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <HAL_UART_RxCpltCallback+0x68>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
		pom=UART5_ReceiveTaskHandle;
 8000f1a:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <HAL_UART_RxCpltCallback+0x6c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e008      	b.n	8000f34 <HAL_UART_RxCpltCallback+0x38>
//		xQueueSendToBackFromISR(UART5_ReceiveQueueHandle, &uartData5, &woken);
//		HAL_UART_Receive_IT(&huart5, &uartData5, sizeof(uint8_t));

	} else if (huart->Instance == huart1.Instance) {
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <HAL_UART_RxCpltCallback+0x70>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d102      	bne.n	8000f34 <HAL_UART_RxCpltCallback+0x38>
//		flag=1;
		pom=UART1_ReceiveTaskHandle;
 8000f2e:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <HAL_UART_RxCpltCallback+0x74>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	60fb      	str	r3, [r7, #12]
//		HAL_UART_Receive_IT(&huart1, &uartData1, sizeof(uint8_t));

	}


	vTaskNotifyGiveFromISR(pom, &woken);
 8000f34:	f107 0308 	add.w	r3, r7, #8
 8000f38:	4619      	mov	r1, r3
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f007 fbd4 	bl	80086e8 <vTaskNotifyGiveFromISR>
	portYIELD_FROM_ISR(woken);
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d007      	beq.n	8000f56 <HAL_UART_RxCpltCallback+0x5a>
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <HAL_UART_RxCpltCallback+0x78>)
 8000f48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	f3bf 8f4f 	dsb	sy
 8000f52:	f3bf 8f6f 	isb	sy
}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20001b34 	.word	0x20001b34
 8000f64:	2000005c 	.word	0x2000005c
 8000f68:	20000048 	.word	0x20000048
 8000f6c:	20001bb8 	.word	0x20001bb8
 8000f70:	2000004c 	.word	0x2000004c
 8000f74:	e000ed04 	.word	0xe000ed04

08000f78 <UART_Init>:

// GENERAL
// -----------------------------------------------------------------------------

void UART_Init() {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af02      	add	r7, sp, #8

	UART_TransmitQueueHandle = xQueueCreate(128, sizeof(uartMsg));
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2108      	movs	r1, #8
 8000f82:	2080      	movs	r0, #128	; 0x80
 8000f84:	f005 fe24 	bl	8006bd0 <xQueueGenericCreate>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a25      	ldr	r2, [pc, #148]	; (8001020 <UART_Init+0xa8>)
 8000f8c:	6013      	str	r3, [r2, #0]
	UART_TransmitMutexHandle = xSemaphoreCreateMutex();
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f005 fe95 	bl	8006cbe <xQueueCreateMutex>
 8000f94:	4603      	mov	r3, r0
 8000f96:	4a23      	ldr	r2, [pc, #140]	; (8001024 <UART_Init+0xac>)
 8000f98:	6013      	str	r3, [r2, #0]
	xTaskCreate(UART_TransmitTask, "transmitTask", 64, NULL, 20,
 8000f9a:	4b23      	ldr	r3, [pc, #140]	; (8001028 <UART_Init+0xb0>)
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	2314      	movs	r3, #20
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	2240      	movs	r2, #64	; 0x40
 8000fa6:	4921      	ldr	r1, [pc, #132]	; (800102c <UART_Init+0xb4>)
 8000fa8:	4821      	ldr	r0, [pc, #132]	; (8001030 <UART_Init+0xb8>)
 8000faa:	f006 fc0a 	bl	80077c2 <xTaskCreate>
			&UART_TransmitTaskHandle);

	UART5_ReceiveQueueHandle = xQueueCreate(128, sizeof(uint8_t));
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	2080      	movs	r0, #128	; 0x80
 8000fb4:	f005 fe0c 	bl	8006bd0 <xQueueGenericCreate>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4a1e      	ldr	r2, [pc, #120]	; (8001034 <UART_Init+0xbc>)
 8000fbc:	6013      	str	r3, [r2, #0]
	UART1_ReceiveQueueHandle = xQueueCreate(32, sizeof(uint8_t));
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	2020      	movs	r0, #32
 8000fc4:	f005 fe04 	bl	8006bd0 <xQueueGenericCreate>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4a1b      	ldr	r2, [pc, #108]	; (8001038 <UART_Init+0xc0>)
 8000fcc:	6013      	str	r3, [r2, #0]
	UART_ReceiveMutexHandle = xSemaphoreCreateMutex();
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f005 fe75 	bl	8006cbe <xQueueCreateMutex>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4a19      	ldr	r2, [pc, #100]	; (800103c <UART_Init+0xc4>)
 8000fd8:	6013      	str	r3, [r2, #0]
	xTaskCreate(UART_ReceiveTask, "receiveTask1", 64, (void*)1, 20, &UART1_ReceiveTaskHandle);
 8000fda:	4b19      	ldr	r3, [pc, #100]	; (8001040 <UART_Init+0xc8>)
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	2314      	movs	r3, #20
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	2240      	movs	r2, #64	; 0x40
 8000fe6:	4917      	ldr	r1, [pc, #92]	; (8001044 <UART_Init+0xcc>)
 8000fe8:	4817      	ldr	r0, [pc, #92]	; (8001048 <UART_Init+0xd0>)
 8000fea:	f006 fbea 	bl	80077c2 <xTaskCreate>
	xTaskCreate(UART_ReceiveTask, "receiveTask5", 64, (void*)5, 20, &UART5_ReceiveTaskHandle);
 8000fee:	4b17      	ldr	r3, [pc, #92]	; (800104c <UART_Init+0xd4>)
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	2314      	movs	r3, #20
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2305      	movs	r3, #5
 8000ff8:	2240      	movs	r2, #64	; 0x40
 8000ffa:	4915      	ldr	r1, [pc, #84]	; (8001050 <UART_Init+0xd8>)
 8000ffc:	4812      	ldr	r0, [pc, #72]	; (8001048 <UART_Init+0xd0>)
 8000ffe:	f006 fbe0 	bl	80077c2 <xTaskCreate>

//	HAL_UART_Receive_IT(&huart5, &uartData5, sizeof(uint8_t));
//	HAL_UART_Receive_IT(&huart1, &uartData1, sizeof(uint8_t));

	timerChecker=xTimerCreate("timeChecker", pdMS_TO_TICKS(timeCheckerUart), pdFALSE, NULL, vCallbackFunction);
 8001002:	4b14      	ldr	r3, [pc, #80]	; (8001054 <UART_Init+0xdc>)
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2300      	movs	r3, #0
 8001008:	2200      	movs	r2, #0
 800100a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800100e:	4812      	ldr	r0, [pc, #72]	; (8001058 <UART_Init+0xe0>)
 8001010:	f007 fc98 	bl	8008944 <xTimerCreate>
 8001014:	4603      	mov	r3, r0
 8001016:	4a11      	ldr	r2, [pc, #68]	; (800105c <UART_Init+0xe4>)
 8001018:	6013      	str	r3, [r2, #0]

}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000038 	.word	0x20000038
 8001024:	2000003c 	.word	0x2000003c
 8001028:	20000034 	.word	0x20000034
 800102c:	08009914 	.word	0x08009914
 8001030:	08000db9 	.word	0x08000db9
 8001034:	20000050 	.word	0x20000050
 8001038:	20000054 	.word	0x20000054
 800103c:	20000058 	.word	0x20000058
 8001040:	2000004c 	.word	0x2000004c
 8001044:	08009924 	.word	0x08009924
 8001048:	08000e7d 	.word	0x08000e7d
 800104c:	20000048 	.word	0x20000048
 8001050:	08009934 	.word	0x08009934
 8001054:	08001061 	.word	0x08001061
 8001058:	08009944 	.word	0x08009944
 800105c:	20000044 	.word	0x20000044

08001060 <vCallbackFunction>:


void vCallbackFunction(TimerHandle_t xTimer){
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	if(procitano==0){
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <vCallbackFunction+0x34>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d10c      	bne.n	800108a <vCallbackFunction+0x2a>
		uint8_t poruka='\t';
 8001070:	2309      	movs	r3, #9
 8001072:	73fb      	strb	r3, [r7, #15]
		BaseType_t woken = pdFALSE;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
		xQueueSendToBackFromISR(UART5_ReceiveQueueHandle, &poruka, &woken);
 8001078:	4b07      	ldr	r3, [pc, #28]	; (8001098 <vCallbackFunction+0x38>)
 800107a:	6818      	ldr	r0, [r3, #0]
 800107c:	f107 0208 	add.w	r2, r7, #8
 8001080:	f107 010f 	add.w	r1, r7, #15
 8001084:	2300      	movs	r3, #0
 8001086:	f005 ff31 	bl	8006eec <xQueueGenericSendFromISR>

	}
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000041 	.word	0x20000041
 8001098:	20000050 	.word	0x20000050

0800109c <UART_AsyncTransmitString>:
//		HAL_TIM_Base_Stop(htim);
//		htim->Instance->CNT=0;
//	}
//}

void UART_AsyncTransmitString(int id, uint8_t const string[]) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
	if (string != NULL) {
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d02a      	beq.n	8001102 <UART_AsyncTransmitString+0x66>
		xSemaphoreTake(UART_TransmitMutexHandle, portMAX_DELAY);
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <UART_AsyncTransmitString+0x70>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f04f 31ff 	mov.w	r1, #4294967295
 80010b4:	4618      	mov	r0, r3
 80010b6:	f006 f895 	bl	80071e4 <xQueueSemaphoreTake>

		for (uint32_t i = 0; i < strlen(string); i++) {
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e012      	b.n	80010e6 <UART_AsyncTransmitString+0x4a>
			uartMsg tmp = { string[i], id };
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	733b      	strb	r3, [r7, #12]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	613b      	str	r3, [r7, #16]
			xQueueSendToBack(UART_TransmitQueueHandle, &tmp, portMAX_DELAY);
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <UART_AsyncTransmitString+0x74>)
 80010d0:	6818      	ldr	r0, [r3, #0]
 80010d2:	f107 010c 	add.w	r1, r7, #12
 80010d6:	2300      	movs	r3, #0
 80010d8:	f04f 32ff 	mov.w	r2, #4294967295
 80010dc:	f005 fe08 	bl	8006cf0 <xQueueGenericSend>
		for (uint32_t i = 0; i < strlen(string); i++) {
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	3301      	adds	r3, #1
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	6838      	ldr	r0, [r7, #0]
 80010e8:	f7ff f872 	bl	80001d0 <strlen>
 80010ec:	4602      	mov	r2, r0
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d3e5      	bcc.n	80010c0 <UART_AsyncTransmitString+0x24>
		}

		xSemaphoreGive(UART_TransmitMutexHandle);
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <UART_AsyncTransmitString+0x70>)
 80010f6:	6818      	ldr	r0, [r3, #0]
 80010f8:	2300      	movs	r3, #0
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	f005 fdf7 	bl	8006cf0 <xQueueGenericSend>
	}
}
 8001102:	bf00      	nop
 8001104:	3718      	adds	r7, #24
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	2000003c 	.word	0x2000003c
 8001110:	20000038 	.word	0x20000038

08001114 <UART_BlockReceiveString>:
	xSemaphoreGive(UART_ReceiveMutexHandle);

	return character;
}

char* UART_BlockReceiveString(int id) {
 8001114:	b590      	push	{r4, r7, lr}
 8001116:	b089      	sub	sp, #36	; 0x24
 8001118:	af02      	add	r7, sp, #8
 800111a:	6078      	str	r0, [r7, #4]
	xSemaphoreTake(UART_ReceiveMutexHandle, portMAX_DELAY);
 800111c:	4b43      	ldr	r3, [pc, #268]	; (800122c <UART_BlockReceiveString+0x118>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	4618      	mov	r0, r3
 8001126:	f006 f85d 	bl	80071e4 <xQueueSemaphoreTake>

	char *string = pvPortMalloc(64);
 800112a:	2040      	movs	r0, #64	; 0x40
 800112c:	f008 f9bc 	bl	80094a8 <pvPortMalloc>
 8001130:	6138      	str	r0, [r7, #16]

	if (string != NULL) {
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d06c      	beq.n	8001212 <UART_BlockReceiveString+0xfe>
		uint32_t index = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]

		char character = '\0';
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]
		procitano=0;
 8001140:	4b3b      	ldr	r3, [pc, #236]	; (8001230 <UART_BlockReceiveString+0x11c>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
		xTimerStart(timerChecker,portMAX_DELAY);
 8001146:	4b3b      	ldr	r3, [pc, #236]	; (8001234 <UART_BlockReceiveString+0x120>)
 8001148:	681c      	ldr	r4, [r3, #0]
 800114a:	f006 fdc5 	bl	8007cd8 <xTaskGetTickCount>
 800114e:	4602      	mov	r2, r0
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2300      	movs	r3, #0
 8001158:	2101      	movs	r1, #1
 800115a:	4620      	mov	r0, r4
 800115c:	f007 fc4e 	bl	80089fc <xTimerGenericCommand>
		while (character != '\n' && character!='\t'&& index < 64) {
 8001160:	e03c      	b.n	80011dc <UART_BlockReceiveString+0xc8>
			if (id == 5) {
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b05      	cmp	r3, #5
 8001166:	d119      	bne.n	800119c <UART_BlockReceiveString+0x88>
				xTimerStart(timerChecker,portMAX_DELAY);
 8001168:	4b32      	ldr	r3, [pc, #200]	; (8001234 <UART_BlockReceiveString+0x120>)
 800116a:	681c      	ldr	r4, [r3, #0]
 800116c:	f006 fdb4 	bl	8007cd8 <xTaskGetTickCount>
 8001170:	4602      	mov	r2, r0
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2300      	movs	r3, #0
 800117a:	2101      	movs	r1, #1
 800117c:	4620      	mov	r0, r4
 800117e:	f007 fc3d 	bl	80089fc <xTimerGenericCommand>
				xQueueReceive(UART5_ReceiveQueueHandle, &character,
 8001182:	4b2d      	ldr	r3, [pc, #180]	; (8001238 <UART_BlockReceiveString+0x124>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f107 010f 	add.w	r1, r7, #15
 800118a:	f04f 32ff 	mov.w	r2, #4294967295
 800118e:	4618      	mov	r0, r3
 8001190:	f005 ff48 	bl	8007024 <xQueueReceive>
						portMAX_DELAY);
				procitano=1;
 8001194:	4b26      	ldr	r3, [pc, #152]	; (8001230 <UART_BlockReceiveString+0x11c>)
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
 800119a:	e018      	b.n	80011ce <UART_BlockReceiveString+0xba>
			} else {
				xTimerStart(timerChecker,portMAX_DELAY);
 800119c:	4b25      	ldr	r3, [pc, #148]	; (8001234 <UART_BlockReceiveString+0x120>)
 800119e:	681c      	ldr	r4, [r3, #0]
 80011a0:	f006 fd9a 	bl	8007cd8 <xTaskGetTickCount>
 80011a4:	4602      	mov	r2, r0
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2300      	movs	r3, #0
 80011ae:	2101      	movs	r1, #1
 80011b0:	4620      	mov	r0, r4
 80011b2:	f007 fc23 	bl	80089fc <xTimerGenericCommand>
				xQueueReceive(UART1_ReceiveQueueHandle, &character,
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <UART_BlockReceiveString+0x128>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f107 010f 	add.w	r1, r7, #15
 80011be:	f04f 32ff 	mov.w	r2, #4294967295
 80011c2:	4618      	mov	r0, r3
 80011c4:	f005 ff2e 	bl	8007024 <xQueueReceive>
						portMAX_DELAY);
				procitano=1;
 80011c8:	4b19      	ldr	r3, [pc, #100]	; (8001230 <UART_BlockReceiveString+0x11c>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
			}

			string[index++] = character;
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	617a      	str	r2, [r7, #20]
 80011d4:	693a      	ldr	r2, [r7, #16]
 80011d6:	4413      	add	r3, r2
 80011d8:	7bfa      	ldrb	r2, [r7, #15]
 80011da:	701a      	strb	r2, [r3, #0]
		while (character != '\n' && character!='\t'&& index < 64) {
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	2b0a      	cmp	r3, #10
 80011e0:	d005      	beq.n	80011ee <UART_BlockReceiveString+0xda>
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b09      	cmp	r3, #9
 80011e6:	d002      	beq.n	80011ee <UART_BlockReceiveString+0xda>
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	2b3f      	cmp	r3, #63	; 0x3f
 80011ec:	d9b9      	bls.n	8001162 <UART_BlockReceiveString+0x4e>
		}

		if(character=='\t'){
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	2b09      	cmp	r3, #9
 80011f2:	d106      	bne.n	8001202 <UART_BlockReceiveString+0xee>
			string[index++] = character;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	1c5a      	adds	r2, r3, #1
 80011f8:	617a      	str	r2, [r7, #20]
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4413      	add	r3, r2
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	701a      	strb	r2, [r3, #0]
		}
		string[--index] = '\0';
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	3b01      	subs	r3, #1
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	4413      	add	r3, r2
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
	}

	xSemaphoreGive(UART_ReceiveMutexHandle);
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <UART_BlockReceiveString+0x118>)
 8001214:	6818      	ldr	r0, [r3, #0]
 8001216:	2300      	movs	r3, #0
 8001218:	2200      	movs	r2, #0
 800121a:	2100      	movs	r1, #0
 800121c:	f005 fd68 	bl	8006cf0 <xQueueGenericSend>

	return string;
 8001220:	693b      	ldr	r3, [r7, #16]
}
 8001222:	4618      	mov	r0, r3
 8001224:	371c      	adds	r7, #28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd90      	pop	{r4, r7, pc}
 800122a:	bf00      	nop
 800122c:	20000058 	.word	0x20000058
 8001230:	20000041 	.word	0x20000041
 8001234:	20000044 	.word	0x20000044
 8001238:	20000050 	.word	0x20000050
 800123c:	20000054 	.word	0x20000054

08001240 <dealokacijaMemorije>:

void resetQueue() {
	xQueueReset(UART5_ReceiveQueueHandle);
}
void dealokacijaMemorije(char *string){
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	vPortFree(string);
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f008 f9f9 	bl	8009640 <vPortFree>
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800125c:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <MX_UART5_Init+0x58>)
 800125e:	4a15      	ldr	r2, [pc, #84]	; (80012b4 <MX_UART5_Init+0x5c>)
 8001260:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001262:	4b13      	ldr	r3, [pc, #76]	; (80012b0 <MX_UART5_Init+0x58>)
 8001264:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001268:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <MX_UART5_Init+0x58>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <MX_UART5_Init+0x58>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <MX_UART5_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <MX_UART5_Init+0x58>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <MX_UART5_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_UART5_Init+0x58>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <MX_UART5_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <MX_UART5_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_UART5_Init+0x58>)
 800129c:	f003 fdbc 	bl	8004e18 <HAL_UART_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_UART5_Init+0x52>
  {
    Error_Handler();
 80012a6:	f7ff fb5d 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20001b34 	.word	0x20001b34
 80012b4:	40005000 	.word	0x40005000

080012b8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012be:	4a14      	ldr	r2, [pc, #80]	; (8001310 <MX_USART1_UART_Init+0x58>)
 80012c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012c4:	4a13      	ldr	r2, [pc, #76]	; (8001314 <MX_USART1_UART_Init+0x5c>)
 80012c6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012c8:	4b10      	ldr	r3, [pc, #64]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012d4:	4b0d      	ldr	r3, [pc, #52]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012dc:	220c      	movs	r2, #12
 80012de:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_USART1_UART_Init+0x54>)
 80012fa:	f003 fd8d 	bl	8004e18 <HAL_UART_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8001304:	f7ff fb2e 	bl	8000964 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20001bb8 	.word	0x20001bb8
 8001310:	40013800 	.word	0x40013800
 8001314:	0003d090 	.word	0x0003d090

08001318 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b0ae      	sub	sp, #184	; 0xb8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	2288      	movs	r2, #136	; 0x88
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f008 fad1 	bl	80098e0 <memset>
  if(uartHandle->Instance==UART5)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a5b      	ldr	r2, [pc, #364]	; (80014b0 <HAL_UART_MspInit+0x198>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d165      	bne.n	8001414 <HAL_UART_MspInit+0xfc>
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001348:	2310      	movs	r3, #16
 800134a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800134c:	2300      	movs	r3, #0
 800134e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	4618      	mov	r0, r3
 8001356:	f002 f86f 	bl	8003438 <HAL_RCCEx_PeriphCLKConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001360:	f7ff fb00 	bl	8000964 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001364:	4b53      	ldr	r3, [pc, #332]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001368:	4a52      	ldr	r2, [pc, #328]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 800136a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800136e:	6593      	str	r3, [r2, #88]	; 0x58
 8001370:	4b50      	ldr	r3, [pc, #320]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001378:	61bb      	str	r3, [r7, #24]
 800137a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800137c:	4b4d      	ldr	r3, [pc, #308]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 800137e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001380:	4a4c      	ldr	r2, [pc, #304]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001382:	f043 0304 	orr.w	r3, r3, #4
 8001386:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001388:	4b4a      	ldr	r3, [pc, #296]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 800138a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001394:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001398:	4a46      	ldr	r2, [pc, #280]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 800139a:	f043 0308 	orr.w	r3, r3, #8
 800139e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a0:	4b44      	ldr	r3, [pc, #272]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 80013a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a4:	f003 0308 	and.w	r3, r3, #8
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b4:	2302      	movs	r3, #2
 80013b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c0:	2303      	movs	r3, #3
 80013c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80013c6:	2308      	movs	r3, #8
 80013c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013d0:	4619      	mov	r1, r3
 80013d2:	4839      	ldr	r0, [pc, #228]	; (80014b8 <HAL_UART_MspInit+0x1a0>)
 80013d4:	f000 ffec 	bl	80023b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013d8:	2304      	movs	r3, #4
 80013da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80013f0:	2308      	movs	r3, #8
 80013f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013fa:	4619      	mov	r1, r3
 80013fc:	482f      	ldr	r0, [pc, #188]	; (80014bc <HAL_UART_MspInit+0x1a4>)
 80013fe:	f000 ffd7 	bl	80023b0 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8001402:	2200      	movs	r2, #0
 8001404:	2105      	movs	r1, #5
 8001406:	2035      	movs	r0, #53	; 0x35
 8001408:	f000 ff28 	bl	800225c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800140c:	2035      	movs	r0, #53	; 0x35
 800140e:	f000 ff41 	bl	8002294 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001412:	e049      	b.n	80014a8 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a29      	ldr	r2, [pc, #164]	; (80014c0 <HAL_UART_MspInit+0x1a8>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d144      	bne.n	80014a8 <HAL_UART_MspInit+0x190>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800141e:	2301      	movs	r3, #1
 8001420:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001422:	2300      	movs	r3, #0
 8001424:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	4618      	mov	r0, r3
 800142c:	f002 f804 	bl	8003438 <HAL_RCCEx_PeriphCLKConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_UART_MspInit+0x122>
      Error_Handler();
 8001436:	f7ff fa95 	bl	8000964 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800143a:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 800143c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800143e:	4a1d      	ldr	r2, [pc, #116]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001440:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001444:	6613      	str	r3, [r2, #96]	; 0x60
 8001446:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800144a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <HAL_UART_MspInit+0x19c>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800146a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800146e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001484:	2307      	movs	r3, #7
 8001486:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800148e:	4619      	mov	r1, r3
 8001490:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001494:	f000 ff8c 	bl	80023b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001498:	2200      	movs	r2, #0
 800149a:	2105      	movs	r1, #5
 800149c:	2025      	movs	r0, #37	; 0x25
 800149e:	f000 fedd 	bl	800225c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80014a2:	2025      	movs	r0, #37	; 0x25
 80014a4:	f000 fef6 	bl	8002294 <HAL_NVIC_EnableIRQ>
}
 80014a8:	bf00      	nop
 80014aa:	37b8      	adds	r7, #184	; 0xb8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40005000 	.word	0x40005000
 80014b4:	40021000 	.word	0x40021000
 80014b8:	48000800 	.word	0x48000800
 80014bc:	48000c00 	.word	0x48000c00
 80014c0:	40013800 	.word	0x40013800

080014c4 <userMainInit>:
extern void resetQueue();
extern void dealokacijaMemorije(char* string);
int flagovi=0;
TaskHandle_t mainTask;

void userMainInit(){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af02      	add	r7, sp, #8

	Can_Init();
 80014ca:	f7ff f82f 	bl	800052c <Can_Init>
	UART_Init();
 80014ce:	f7ff fd53 	bl	8000f78 <UART_Init>
//	create_CanTask();
	xTaskCreate(userMain, "UserMainThread", 64, NULL, 20, &mainTask);
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <userMainInit+0x28>)
 80014d4:	9301      	str	r3, [sp, #4]
 80014d6:	2314      	movs	r3, #20
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2300      	movs	r3, #0
 80014dc:	2240      	movs	r2, #64	; 0x40
 80014de:	4904      	ldr	r1, [pc, #16]	; (80014f0 <userMainInit+0x2c>)
 80014e0:	4804      	ldr	r0, [pc, #16]	; (80014f4 <userMainInit+0x30>)
 80014e2:	f006 f96e 	bl	80077c2 <xTaskCreate>
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20001c3c 	.word	0x20001c3c
 80014f0:	08009950 	.word	0x08009950
 80014f4:	080014f9 	.word	0x080014f9

080014f8 <userMain>:


int userMain(void){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
//	masterInit();
//	InitPL455();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	shutDownSlavesCommand();

char* desavanje="desio se prijem\n";
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <userMain+0x48>)
 8001500:	60fb      	str	r3, [r7, #12]
char* posle="posle ifa\n";
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <userMain+0x4c>)
 8001504:	60bb      	str	r3, [r7, #8]



//		if(flagovi==1){
			char* tmp;
			tmp=UART_BlockReceiveString(5);
 8001506:	2005      	movs	r0, #5
 8001508:	f7ff fe04 	bl	8001114 <UART_BlockReceiveString>
 800150c:	6078      	str	r0, [r7, #4]
			UART_AsyncTransmitString(5, tmp);
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	2005      	movs	r0, #5
 8001512:	f7ff fdc3 	bl	800109c <UART_AsyncTransmitString>
			dealokacijaMemorije(tmp);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fe92 	bl	8001240 <dealokacijaMemorije>
			UART_AsyncTransmitString(5, desavanje);
 800151c:	68f9      	ldr	r1, [r7, #12]
 800151e:	2005      	movs	r0, #5
 8001520:	f7ff fdbc 	bl	800109c <UART_AsyncTransmitString>
//			flagovi=0;
//
//		}else{

		vTaskDelay(pdMS_TO_TICKS(500));
 8001524:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001528:	f006 fa90 	bl	8007a4c <vTaskDelay>
		UART_AsyncTransmitString(5, posle);
 800152c:	68b9      	ldr	r1, [r7, #8]
 800152e:	2005      	movs	r0, #5
 8001530:	f7ff fdb4 	bl	800109c <UART_AsyncTransmitString>
//		UART_AsyncTransmitString(5, "master\n");
//		UART_AsyncTransmitString(5, "du\n");
//		UART_AsyncTransmitString(5, "dc\n");
//		uint8_t niz[8]={0,1,0,1,0,1,0,1};
//		canSend(1, niz);
		vTaskDelay(pdMS_TO_TICKS(1000));
 8001534:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001538:	f006 fa88 	bl	8007a4c <vTaskDelay>
	while(1){
 800153c:	e7e3      	b.n	8001506 <userMain+0xe>
 800153e:	bf00      	nop
 8001540:	08009960 	.word	0x08009960
 8001544:	08009974 	.word	0x08009974

08001548 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001548:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001580 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800154c:	f7ff fae0 	bl	8000b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480c      	ldr	r0, [pc, #48]	; (8001584 <LoopForever+0x6>)
  ldr r1, =_edata
 8001552:	490d      	ldr	r1, [pc, #52]	; (8001588 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001554:	4a0d      	ldr	r2, [pc, #52]	; (800158c <LoopForever+0xe>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0a      	ldr	r2, [pc, #40]	; (8001590 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001568:	4c0a      	ldr	r4, [pc, #40]	; (8001594 <LoopForever+0x16>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001576:	f008 f981 	bl	800987c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800157a:	f7ff f97f 	bl	800087c <main>

0800157e <LoopForever>:

LoopForever:
    b LoopForever
 800157e:	e7fe      	b.n	800157e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001580:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001584:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001588:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800158c:	08009a14 	.word	0x08009a14
  ldr r2, =_sbss
 8001590:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001594:	20001c84 	.word	0x20001c84

08001598 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001598:	e7fe      	b.n	8001598 <ADC1_2_IRQHandler>

0800159a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a4:	2003      	movs	r0, #3
 80015a6:	f000 fe4e 	bl	8002246 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015aa:	200f      	movs	r0, #15
 80015ac:	f7ff fa08 	bl	80009c0 <HAL_InitTick>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	71fb      	strb	r3, [r7, #7]
 80015ba:	e001      	b.n	80015c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015bc:	f7ff f9d8 	bl	8000970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015c0:	79fb      	ldrb	r3, [r7, #7]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_IncTick+0x20>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_IncTick+0x24>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4413      	add	r3, r2
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <HAL_IncTick+0x24>)
 80015de:	6013      	str	r3, [r2, #0]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	20000008 	.word	0x20000008
 80015f0:	20001c40 	.word	0x20001c40

080015f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return uwTick;
 80015f8:	4b03      	ldr	r3, [pc, #12]	; (8001608 <HAL_GetTick+0x14>)
 80015fa:	681b      	ldr	r3, [r3, #0]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20001c40 	.word	0x20001c40

0800160c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e0ed      	b.n	80017fa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d102      	bne.n	8001630 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff f822 	bl	8000674 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f042 0201 	orr.w	r2, r2, #1
 800163e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001640:	f7ff ffd8 	bl	80015f4 <HAL_GetTick>
 8001644:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001646:	e012      	b.n	800166e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001648:	f7ff ffd4 	bl	80015f4 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b0a      	cmp	r3, #10
 8001654:	d90b      	bls.n	800166e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2205      	movs	r2, #5
 8001666:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e0c5      	b.n	80017fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0e5      	beq.n	8001648 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f022 0202 	bic.w	r2, r2, #2
 800168a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800168c:	f7ff ffb2 	bl	80015f4 <HAL_GetTick>
 8001690:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001692:	e012      	b.n	80016ba <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001694:	f7ff ffae 	bl	80015f4 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b0a      	cmp	r3, #10
 80016a0:	d90b      	bls.n	80016ba <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2205      	movs	r2, #5
 80016b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e09f      	b.n	80017fa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1e5      	bne.n	8001694 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	7e1b      	ldrb	r3, [r3, #24]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d108      	bne.n	80016e2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	e007      	b.n	80016f2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	7e5b      	ldrb	r3, [r3, #25]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d108      	bne.n	800170c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	e007      	b.n	800171c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800171a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7e9b      	ldrb	r3, [r3, #26]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d108      	bne.n	8001736 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f042 0220 	orr.w	r2, r2, #32
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	e007      	b.n	8001746 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f022 0220 	bic.w	r2, r2, #32
 8001744:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	7edb      	ldrb	r3, [r3, #27]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d108      	bne.n	8001760 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 0210 	bic.w	r2, r2, #16
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	e007      	b.n	8001770 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 0210 	orr.w	r2, r2, #16
 800176e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7f1b      	ldrb	r3, [r3, #28]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d108      	bne.n	800178a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f042 0208 	orr.w	r2, r2, #8
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	e007      	b.n	800179a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0208 	bic.w	r2, r2, #8
 8001798:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7f5b      	ldrb	r3, [r3, #29]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d108      	bne.n	80017b4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f042 0204 	orr.w	r2, r2, #4
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	e007      	b.n	80017c4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 0204 	bic.w	r2, r2, #4
 80017c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	431a      	orrs	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	ea42 0103 	orr.w	r1, r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001802:	b480      	push	{r7}
 8001804:	b087      	sub	sp, #28
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001818:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800181a:	7cfb      	ldrb	r3, [r7, #19]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d003      	beq.n	8001828 <HAL_CAN_ConfigFilter+0x26>
 8001820:	7cfb      	ldrb	r3, [r7, #19]
 8001822:	2b02      	cmp	r3, #2
 8001824:	f040 80aa 	bne.w	800197c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800182e:	f043 0201 	orr.w	r2, r3, #1
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	f003 031f 	and.w	r3, r3, #31
 8001840:	2201      	movs	r2, #1
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	43db      	mvns	r3, r3
 8001852:	401a      	ands	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d123      	bne.n	80018aa <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43db      	mvns	r3, r3
 800186c:	401a      	ands	r2, r3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001884:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3248      	adds	r2, #72	; 0x48
 800188a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800189e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018a0:	6979      	ldr	r1, [r7, #20]
 80018a2:	3348      	adds	r3, #72	; 0x48
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	440b      	add	r3, r1
 80018a8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d122      	bne.n	80018f8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	431a      	orrs	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80018d2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	3248      	adds	r2, #72	; 0x48
 80018d8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018ec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018ee:	6979      	ldr	r1, [r7, #20]
 80018f0:	3348      	adds	r3, #72	; 0x48
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	440b      	add	r3, r1
 80018f6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d109      	bne.n	8001914 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	43db      	mvns	r3, r3
 800190a:	401a      	ands	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001912:	e007      	b.n	8001924 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	431a      	orrs	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d109      	bne.n	8001940 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	43db      	mvns	r3, r3
 8001936:	401a      	ands	r2, r3
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800193e:	e007      	b.n	8001950 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	431a      	orrs	r2, r3
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d107      	bne.n	8001968 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	431a      	orrs	r2, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800196e:	f023 0201 	bic.w	r2, r3, #1
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	e006      	b.n	800198a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001980:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
  }
}
 800198a:	4618      	mov	r0, r3
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b084      	sub	sp, #16
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d12e      	bne.n	8001a08 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2202      	movs	r2, #2
 80019ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0201 	bic.w	r2, r2, #1
 80019c0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80019c2:	f7ff fe17 	bl	80015f4 <HAL_GetTick>
 80019c6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019c8:	e012      	b.n	80019f0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019ca:	f7ff fe13 	bl	80015f4 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b0a      	cmp	r3, #10
 80019d6:	d90b      	bls.n	80019f0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019dc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2205      	movs	r2, #5
 80019e8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e012      	b.n	8001a16 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1e5      	bne.n	80019ca <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e006      	b.n	8001a16 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
  }
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b087      	sub	sp, #28
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a32:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a34:	7dfb      	ldrb	r3, [r7, #23]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d003      	beq.n	8001a42 <HAL_CAN_GetRxMessage+0x24>
 8001a3a:	7dfb      	ldrb	r3, [r7, #23]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	f040 80f3 	bne.w	8001c28 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10e      	bne.n	8001a66 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d116      	bne.n	8001a84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e0e7      	b.n	8001c36 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d107      	bne.n	8001a84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a78:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0d8      	b.n	8001c36 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	331b      	adds	r3, #27
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	4413      	add	r3, r2
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0204 	and.w	r2, r3, #4
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d10c      	bne.n	8001abc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	331b      	adds	r3, #27
 8001aaa:	011b      	lsls	r3, r3, #4
 8001aac:	4413      	add	r3, r2
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0d5b      	lsrs	r3, r3, #21
 8001ab2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	e00b      	b.n	8001ad4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	331b      	adds	r3, #27
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	08db      	lsrs	r3, r3, #3
 8001acc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	331b      	adds	r3, #27
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	4413      	add	r3, r2
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0202 	and.w	r2, r3, #2
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	331b      	adds	r3, #27
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	4413      	add	r3, r2
 8001af6:	3304      	adds	r3, #4
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 020f 	and.w	r2, r3, #15
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	331b      	adds	r3, #27
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	4413      	add	r3, r2
 8001b0e:	3304      	adds	r3, #4
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	0a1b      	lsrs	r3, r3, #8
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	331b      	adds	r3, #27
 8001b22:	011b      	lsls	r3, r3, #4
 8001b24:	4413      	add	r3, r2
 8001b26:	3304      	adds	r3, #4
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	0c1b      	lsrs	r3, r3, #16
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	011b      	lsls	r3, r3, #4
 8001b3a:	4413      	add	r3, r2
 8001b3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	b2da      	uxtb	r2, r3
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	011b      	lsls	r3, r3, #4
 8001b50:	4413      	add	r3, r2
 8001b52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	0a1a      	lsrs	r2, r3, #8
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	011b      	lsls	r3, r3, #4
 8001b6a:	4413      	add	r3, r2
 8001b6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	0c1a      	lsrs	r2, r3, #16
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	3302      	adds	r3, #2
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	011b      	lsls	r3, r3, #4
 8001b84:	4413      	add	r3, r2
 8001b86:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	0e1a      	lsrs	r2, r3, #24
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	3303      	adds	r3, #3
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	011b      	lsls	r3, r3, #4
 8001b9e:	4413      	add	r3, r2
 8001ba0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	011b      	lsls	r3, r3, #4
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	0a1a      	lsrs	r2, r3, #8
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	3305      	adds	r3, #5
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	4413      	add	r3, r2
 8001bd2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	0c1a      	lsrs	r2, r3, #16
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	3306      	adds	r3, #6
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	4413      	add	r3, r2
 8001bec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	0e1a      	lsrs	r2, r3, #24
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	3307      	adds	r3, #7
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d108      	bne.n	8001c14 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f042 0220 	orr.w	r2, r2, #32
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	e007      	b.n	8001c24 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	691a      	ldr	r2, [r3, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f042 0220 	orr.w	r2, r2, #32
 8001c22:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	e006      	b.n	8001c36 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
  }
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	371c      	adds	r7, #28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b085      	sub	sp, #20
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c52:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d002      	beq.n	8001c60 <HAL_CAN_ActivateNotification+0x1e>
 8001c5a:	7bfb      	ldrb	r3, [r7, #15]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d109      	bne.n	8001c74 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6959      	ldr	r1, [r3, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	e006      	b.n	8001c82 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
  }
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b08a      	sub	sp, #40	; 0x28
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001cca:	6a3b      	ldr	r3, [r7, #32]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d07c      	beq.n	8001dce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d023      	beq.n	8001d26 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 f983 	bl	8001ffc <HAL_CAN_TxMailbox0CompleteCallback>
 8001cf6:	e016      	b.n	8001d26 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	f003 0304 	and.w	r3, r3, #4
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d004      	beq.n	8001d0c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0a:	e00c      	b.n	8001d26 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d004      	beq.n	8001d20 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d1e:	e002      	b.n	8001d26 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f989 	bl	8002038 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d024      	beq.n	8001d7a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f963 	bl	8002010 <HAL_CAN_TxMailbox1CompleteCallback>
 8001d4a:	e016      	b.n	8001d7a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d004      	beq.n	8001d60 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5e:	e00c      	b.n	8001d7a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d004      	beq.n	8001d74 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
 8001d72:	e002      	b.n	8001d7a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 f969 	bl	800204c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d024      	beq.n	8001dce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 f943 	bl	8002024 <HAL_CAN_TxMailbox2CompleteCallback>
 8001d9e:	e016      	b.n	8001dce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d004      	beq.n	8001db4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
 8001db2:	e00c      	b.n	8001dce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d004      	beq.n	8001dc8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc6:	e002      	b.n	8001dce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f949 	bl	8002060 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001dce:	6a3b      	ldr	r3, [r7, #32]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00c      	beq.n	8001df2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2210      	movs	r2, #16
 8001df0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001df2:	6a3b      	ldr	r3, [r7, #32]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d00b      	beq.n	8001e14 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d006      	beq.n	8001e14 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2208      	movs	r2, #8
 8001e0c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f930 	bl	8002074 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d009      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f003 0303 	and.w	r3, r3, #3
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7fe fb53 	bl	80004d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001e32:	6a3b      	ldr	r3, [r7, #32]
 8001e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00c      	beq.n	8001e56 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	f003 0310 	and.w	r3, r3, #16
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d007      	beq.n	8001e56 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2210      	movs	r2, #16
 8001e54:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001e56:	6a3b      	ldr	r3, [r7, #32]
 8001e58:	f003 0320 	and.w	r3, r3, #32
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00b      	beq.n	8001e78 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d006      	beq.n	8001e78 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2208      	movs	r2, #8
 8001e70:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f912 	bl	800209c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	f003 0310 	and.w	r3, r3, #16
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d009      	beq.n	8001e96 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f8f9 	bl	8002088 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001e96:	6a3b      	ldr	r3, [r7, #32]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d00b      	beq.n	8001eb8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	f003 0310 	and.w	r3, r3, #16
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d006      	beq.n	8001eb8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2210      	movs	r2, #16
 8001eb0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f8fc 	bl	80020b0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001eb8:	6a3b      	ldr	r3, [r7, #32]
 8001eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00b      	beq.n	8001eda <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d006      	beq.n	8001eda <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2208      	movs	r2, #8
 8001ed2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8f5 	bl	80020c4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001eda:	6a3b      	ldr	r3, [r7, #32]
 8001edc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d07b      	beq.n	8001fdc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d072      	beq.n	8001fd4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d008      	beq.n	8001f0a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f0a:	6a3b      	ldr	r3, [r7, #32]
 8001f0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d008      	beq.n	8001f26 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f42:	6a3b      	ldr	r3, [r7, #32]
 8001f44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d043      	beq.n	8001fd4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d03e      	beq.n	8001fd4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f5c:	2b60      	cmp	r3, #96	; 0x60
 8001f5e:	d02b      	beq.n	8001fb8 <HAL_CAN_IRQHandler+0x32a>
 8001f60:	2b60      	cmp	r3, #96	; 0x60
 8001f62:	d82e      	bhi.n	8001fc2 <HAL_CAN_IRQHandler+0x334>
 8001f64:	2b50      	cmp	r3, #80	; 0x50
 8001f66:	d022      	beq.n	8001fae <HAL_CAN_IRQHandler+0x320>
 8001f68:	2b50      	cmp	r3, #80	; 0x50
 8001f6a:	d82a      	bhi.n	8001fc2 <HAL_CAN_IRQHandler+0x334>
 8001f6c:	2b40      	cmp	r3, #64	; 0x40
 8001f6e:	d019      	beq.n	8001fa4 <HAL_CAN_IRQHandler+0x316>
 8001f70:	2b40      	cmp	r3, #64	; 0x40
 8001f72:	d826      	bhi.n	8001fc2 <HAL_CAN_IRQHandler+0x334>
 8001f74:	2b30      	cmp	r3, #48	; 0x30
 8001f76:	d010      	beq.n	8001f9a <HAL_CAN_IRQHandler+0x30c>
 8001f78:	2b30      	cmp	r3, #48	; 0x30
 8001f7a:	d822      	bhi.n	8001fc2 <HAL_CAN_IRQHandler+0x334>
 8001f7c:	2b10      	cmp	r3, #16
 8001f7e:	d002      	beq.n	8001f86 <HAL_CAN_IRQHandler+0x2f8>
 8001f80:	2b20      	cmp	r3, #32
 8001f82:	d005      	beq.n	8001f90 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001f84:	e01d      	b.n	8001fc2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f88:	f043 0308 	orr.w	r3, r3, #8
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f8e:	e019      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	f043 0310 	orr.w	r3, r3, #16
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f98:	e014      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	f043 0320 	orr.w	r3, r3, #32
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fa2:	e00f      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fac:	e00a      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fb6:	e005      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001fc0:	e000      	b.n	8001fc4 <HAL_CAN_IRQHandler+0x336>
            break;
 8001fc2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699a      	ldr	r2, [r3, #24]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001fd2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2204      	movs	r2, #4
 8001fda:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d008      	beq.n	8001ff4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f872 	bl	80020d8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	3728      	adds	r7, #40	; 0x28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020fc:	4b0c      	ldr	r3, [pc, #48]	; (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002108:	4013      	ands	r3, r2
 800210a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800211c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800211e:	4a04      	ldr	r2, [pc, #16]	; (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	60d3      	str	r3, [r2, #12]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <__NVIC_GetPriorityGrouping+0x18>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	0a1b      	lsrs	r3, r3, #8
 800213e:	f003 0307 	and.w	r3, r3, #7
}
 8002142:	4618      	mov	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	2b00      	cmp	r3, #0
 8002160:	db0b      	blt.n	800217a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	4907      	ldr	r1, [pc, #28]	; (8002188 <__NVIC_EnableIRQ+0x38>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	095b      	lsrs	r3, r3, #5
 8002170:	2001      	movs	r0, #1
 8002172:	fa00 f202 	lsl.w	r2, r0, r2
 8002176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	e000e100 	.word	0xe000e100

0800218c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219c:	2b00      	cmp	r3, #0
 800219e:	db0a      	blt.n	80021b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	490c      	ldr	r1, [pc, #48]	; (80021d8 <__NVIC_SetPriority+0x4c>)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	0112      	lsls	r2, r2, #4
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	440b      	add	r3, r1
 80021b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b4:	e00a      	b.n	80021cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	4908      	ldr	r1, [pc, #32]	; (80021dc <__NVIC_SetPriority+0x50>)
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	3b04      	subs	r3, #4
 80021c4:	0112      	lsls	r2, r2, #4
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	440b      	add	r3, r1
 80021ca:	761a      	strb	r2, [r3, #24]
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	e000e100 	.word	0xe000e100
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b089      	sub	sp, #36	; 0x24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f1c3 0307 	rsb	r3, r3, #7
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	bf28      	it	cs
 80021fe:	2304      	movcs	r3, #4
 8002200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3304      	adds	r3, #4
 8002206:	2b06      	cmp	r3, #6
 8002208:	d902      	bls.n	8002210 <NVIC_EncodePriority+0x30>
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3b03      	subs	r3, #3
 800220e:	e000      	b.n	8002212 <NVIC_EncodePriority+0x32>
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002214:	f04f 32ff 	mov.w	r2, #4294967295
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43da      	mvns	r2, r3
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	401a      	ands	r2, r3
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002228:	f04f 31ff 	mov.w	r1, #4294967295
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	fa01 f303 	lsl.w	r3, r1, r3
 8002232:	43d9      	mvns	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002238:	4313      	orrs	r3, r2
         );
}
 800223a:	4618      	mov	r0, r3
 800223c:	3724      	adds	r7, #36	; 0x24
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff ff4c 	bl	80020ec <__NVIC_SetPriorityGrouping>
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
 8002268:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800226e:	f7ff ff61 	bl	8002134 <__NVIC_GetPriorityGrouping>
 8002272:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	6978      	ldr	r0, [r7, #20]
 800227a:	f7ff ffb1 	bl	80021e0 <NVIC_EncodePriority>
 800227e:	4602      	mov	r2, r0
 8002280:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002284:	4611      	mov	r1, r2
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff80 	bl	800218c <__NVIC_SetPriority>
}
 800228c:	bf00      	nop
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff ff54 	bl	8002150 <__NVIC_EnableIRQ>
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d008      	beq.n	80022da <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2204      	movs	r2, #4
 80022cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e022      	b.n	8002320 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 020e 	bic.w	r2, r2, #14
 80022e8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0201 	bic.w	r2, r2, #1
 80022f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	f003 021c 	and.w	r2, r3, #28
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	2101      	movs	r1, #1
 8002308:	fa01 f202 	lsl.w	r2, r1, r2
 800230c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800231e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002334:	2300      	movs	r3, #0
 8002336:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d005      	beq.n	8002350 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2204      	movs	r2, #4
 8002348:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	73fb      	strb	r3, [r7, #15]
 800234e:	e029      	b.n	80023a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 020e 	bic.w	r2, r2, #14
 800235e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 0201 	bic.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002374:	f003 021c 	and.w	r2, r3, #28
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237c:	2101      	movs	r1, #1
 800237e:	fa01 f202 	lsl.w	r2, r1, r2
 8002382:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
    }
  }
  return status;
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023be:	e17f      	b.n	80026c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	2101      	movs	r1, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	4013      	ands	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8171 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d005      	beq.n	80023f0 <HAL_GPIO_Init+0x40>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d130      	bne.n	8002452 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	2203      	movs	r2, #3
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	68da      	ldr	r2, [r3, #12]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002426:	2201      	movs	r2, #1
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4013      	ands	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	f003 0201 	and.w	r2, r3, #1
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4313      	orrs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b03      	cmp	r3, #3
 800245c:	d118      	bne.n	8002490 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002462:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002464:	2201      	movs	r2, #1
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	08db      	lsrs	r3, r3, #3
 800247a:	f003 0201 	and.w	r2, r3, #1
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4313      	orrs	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b03      	cmp	r3, #3
 800249a:	d017      	beq.n	80024cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d123      	bne.n	8002520 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	08da      	lsrs	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3208      	adds	r2, #8
 800251a:	6939      	ldr	r1, [r7, #16]
 800251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80ac 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	4b5f      	ldr	r3, [pc, #380]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002566:	4a5e      	ldr	r2, [pc, #376]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6613      	str	r3, [r2, #96]	; 0x60
 800256e:	4b5c      	ldr	r3, [pc, #368]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800257a:	4a5a      	ldr	r2, [pc, #360]	; (80026e4 <HAL_GPIO_Init+0x334>)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	3302      	adds	r3, #2
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	220f      	movs	r2, #15
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4013      	ands	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025a4:	d025      	beq.n	80025f2 <HAL_GPIO_Init+0x242>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a4f      	ldr	r2, [pc, #316]	; (80026e8 <HAL_GPIO_Init+0x338>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01f      	beq.n	80025ee <HAL_GPIO_Init+0x23e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4e      	ldr	r2, [pc, #312]	; (80026ec <HAL_GPIO_Init+0x33c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d019      	beq.n	80025ea <HAL_GPIO_Init+0x23a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4d      	ldr	r2, [pc, #308]	; (80026f0 <HAL_GPIO_Init+0x340>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <HAL_GPIO_Init+0x236>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4c      	ldr	r2, [pc, #304]	; (80026f4 <HAL_GPIO_Init+0x344>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <HAL_GPIO_Init+0x232>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4b      	ldr	r2, [pc, #300]	; (80026f8 <HAL_GPIO_Init+0x348>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <HAL_GPIO_Init+0x22e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4a      	ldr	r2, [pc, #296]	; (80026fc <HAL_GPIO_Init+0x34c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_GPIO_Init+0x22a>
 80025d6:	2306      	movs	r3, #6
 80025d8:	e00c      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025da:	2307      	movs	r3, #7
 80025dc:	e00a      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025de:	2305      	movs	r3, #5
 80025e0:	e008      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e2:	2304      	movs	r3, #4
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e6:	2303      	movs	r3, #3
 80025e8:	e004      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e002      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025f2:	2300      	movs	r3, #0
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	f002 0203 	and.w	r2, r2, #3
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	4093      	lsls	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_GPIO_Init+0x334>)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002612:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	43db      	mvns	r3, r3
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002636:	4a32      	ldr	r2, [pc, #200]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_GPIO_Init+0x350>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	43db      	mvns	r3, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002660:	4a27      	ldr	r2, [pc, #156]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	43db      	mvns	r3, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4013      	ands	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800268a:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <HAL_GPIO_Init+0x350>)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026b4:	4a12      	ldr	r2, [pc, #72]	; (8002700 <HAL_GPIO_Init+0x350>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f47f ae78 	bne.w	80023c0 <HAL_GPIO_Init+0x10>
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40010000 	.word	0x40010000
 80026e8:	48000400 	.word	0x48000400
 80026ec:	48000800 	.word	0x48000800
 80026f0:	48000c00 	.word	0x48000c00
 80026f4:	48001000 	.word	0x48001000
 80026f8:	48001400 	.word	0x48001400
 80026fc:	48001800 	.word	0x48001800
 8002700:	40010400 	.word	0x40010400

08002704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	460b      	mov	r3, r1
 800270e:	807b      	strh	r3, [r7, #2]
 8002710:	4613      	mov	r3, r2
 8002712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002714:	787b      	ldrb	r3, [r7, #1]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d003      	beq.n	8002722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800271a:	887a      	ldrh	r2, [r7, #2]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002720:	e002      	b.n	8002728 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002722:	887a      	ldrh	r2, [r7, #2]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002738:	4b04      	ldr	r3, [pc, #16]	; (800274c <HAL_PWREx_GetVoltageRange+0x18>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40007000 	.word	0x40007000

08002750 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800275e:	d130      	bne.n	80027c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002760:	4b23      	ldr	r3, [pc, #140]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800276c:	d038      	beq.n	80027e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800276e:	4b20      	ldr	r3, [pc, #128]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002776:	4a1e      	ldr	r2, [pc, #120]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002778:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800277c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800277e:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2232      	movs	r2, #50	; 0x32
 8002784:	fb02 f303 	mul.w	r3, r2, r3
 8002788:	4a1b      	ldr	r2, [pc, #108]	; (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	0c9b      	lsrs	r3, r3, #18
 8002790:	3301      	adds	r3, #1
 8002792:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002794:	e002      	b.n	800279c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	3b01      	subs	r3, #1
 800279a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800279c:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027a8:	d102      	bne.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f2      	bne.n	8002796 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027b0:	4b0f      	ldr	r3, [pc, #60]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027bc:	d110      	bne.n	80027e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e00f      	b.n	80027e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027c2:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ce:	d007      	beq.n	80027e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027d0:	4b07      	ldr	r3, [pc, #28]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027d8:	4a05      	ldr	r2, [pc, #20]	; (80027f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40007000 	.word	0x40007000
 80027f4:	20000000 	.word	0x20000000
 80027f8:	431bde83 	.word	0x431bde83

080027fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e3d4      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280e:	4ba1      	ldr	r3, [pc, #644]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 030c 	and.w	r3, r3, #12
 8002816:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002818:	4b9e      	ldr	r3, [pc, #632]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f003 0303 	and.w	r3, r3, #3
 8002820:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 80e4 	beq.w	80029f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d007      	beq.n	8002846 <HAL_RCC_OscConfig+0x4a>
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	2b0c      	cmp	r3, #12
 800283a:	f040 808b 	bne.w	8002954 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2b01      	cmp	r3, #1
 8002842:	f040 8087 	bne.w	8002954 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002846:	4b93      	ldr	r3, [pc, #588]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d005      	beq.n	800285e <HAL_RCC_OscConfig+0x62>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e3ac      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1a      	ldr	r2, [r3, #32]
 8002862:	4b8c      	ldr	r3, [pc, #560]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d004      	beq.n	8002878 <HAL_RCC_OscConfig+0x7c>
 800286e:	4b89      	ldr	r3, [pc, #548]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002876:	e005      	b.n	8002884 <HAL_RCC_OscConfig+0x88>
 8002878:	4b86      	ldr	r3, [pc, #536]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 800287a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800287e:	091b      	lsrs	r3, r3, #4
 8002880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002884:	4293      	cmp	r3, r2
 8002886:	d223      	bcs.n	80028d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	4618      	mov	r0, r3
 800288e:	f000 fd73 	bl	8003378 <RCC_SetFlashLatencyFromMSIRange>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e38d      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800289c:	4b7d      	ldr	r3, [pc, #500]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a7c      	ldr	r2, [pc, #496]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028a2:	f043 0308 	orr.w	r3, r3, #8
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	4b7a      	ldr	r3, [pc, #488]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4977      	ldr	r1, [pc, #476]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ba:	4b76      	ldr	r3, [pc, #472]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	4972      	ldr	r1, [pc, #456]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	604b      	str	r3, [r1, #4]
 80028ce:	e025      	b.n	800291c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028d0:	4b70      	ldr	r3, [pc, #448]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a6f      	ldr	r2, [pc, #444]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028d6:	f043 0308 	orr.w	r3, r3, #8
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b6d      	ldr	r3, [pc, #436]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	496a      	ldr	r1, [pc, #424]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ee:	4b69      	ldr	r3, [pc, #420]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	021b      	lsls	r3, r3, #8
 80028fc:	4965      	ldr	r1, [pc, #404]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d109      	bne.n	800291c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	4618      	mov	r0, r3
 800290e:	f000 fd33 	bl	8003378 <RCC_SetFlashLatencyFromMSIRange>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e34d      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800291c:	f000 fc36 	bl	800318c <HAL_RCC_GetSysClockFreq>
 8002920:	4602      	mov	r2, r0
 8002922:	4b5c      	ldr	r3, [pc, #368]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	091b      	lsrs	r3, r3, #4
 8002928:	f003 030f 	and.w	r3, r3, #15
 800292c:	495a      	ldr	r1, [pc, #360]	; (8002a98 <HAL_RCC_OscConfig+0x29c>)
 800292e:	5ccb      	ldrb	r3, [r1, r3]
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	fa22 f303 	lsr.w	r3, r2, r3
 8002938:	4a58      	ldr	r2, [pc, #352]	; (8002a9c <HAL_RCC_OscConfig+0x2a0>)
 800293a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800293c:	4b58      	ldr	r3, [pc, #352]	; (8002aa0 <HAL_RCC_OscConfig+0x2a4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f7fe f83d 	bl	80009c0 <HAL_InitTick>
 8002946:	4603      	mov	r3, r0
 8002948:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d052      	beq.n	80029f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	e331      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d032      	beq.n	80029c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800295c:	4b4d      	ldr	r3, [pc, #308]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a4c      	ldr	r2, [pc, #304]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002968:	f7fe fe44 	bl	80015f4 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002970:	f7fe fe40 	bl	80015f4 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e31a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002982:	4b44      	ldr	r3, [pc, #272]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f0      	beq.n	8002970 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a40      	ldr	r2, [pc, #256]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002994:	f043 0308 	orr.w	r3, r3, #8
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	4b3e      	ldr	r3, [pc, #248]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	493b      	ldr	r1, [pc, #236]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029ac:	4b39      	ldr	r3, [pc, #228]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	4936      	ldr	r1, [pc, #216]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	604b      	str	r3, [r1, #4]
 80029c0:	e01a      	b.n	80029f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029c2:	4b34      	ldr	r3, [pc, #208]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a33      	ldr	r2, [pc, #204]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ce:	f7fe fe11 	bl	80015f4 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029d6:	f7fe fe0d 	bl	80015f4 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e2e7      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029e8:	4b2a      	ldr	r3, [pc, #168]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1f0      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1da>
 80029f4:	e000      	b.n	80029f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0301 	and.w	r3, r3, #1
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d074      	beq.n	8002aee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d005      	beq.n	8002a16 <HAL_RCC_OscConfig+0x21a>
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	2b0c      	cmp	r3, #12
 8002a0e:	d10e      	bne.n	8002a2e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d10b      	bne.n	8002a2e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a16:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d064      	beq.n	8002aec <HAL_RCC_OscConfig+0x2f0>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d160      	bne.n	8002aec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e2c4      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a36:	d106      	bne.n	8002a46 <HAL_RCC_OscConfig+0x24a>
 8002a38:	4b16      	ldr	r3, [pc, #88]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a15      	ldr	r2, [pc, #84]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	e01d      	b.n	8002a82 <HAL_RCC_OscConfig+0x286>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a4e:	d10c      	bne.n	8002a6a <HAL_RCC_OscConfig+0x26e>
 8002a50:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0f      	ldr	r2, [pc, #60]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	e00b      	b.n	8002a82 <HAL_RCC_OscConfig+0x286>
 8002a6a:	4b0a      	ldr	r3, [pc, #40]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a09      	ldr	r2, [pc, #36]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	4b07      	ldr	r3, [pc, #28]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a06      	ldr	r2, [pc, #24]	; (8002a94 <HAL_RCC_OscConfig+0x298>)
 8002a7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a80:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d01c      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a8a:	f7fe fdb3 	bl	80015f4 <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a90:	e011      	b.n	8002ab6 <HAL_RCC_OscConfig+0x2ba>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	080099bc 	.word	0x080099bc
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7fe fda6 	bl	80015f4 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	; 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e280      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ab6:	4baf      	ldr	r3, [pc, #700]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x2a8>
 8002ac2:	e014      	b.n	8002aee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7fe fd96 	bl	80015f4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7fe fd92 	bl	80015f4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	; 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e26c      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ade:	4ba5      	ldr	r3, [pc, #660]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x2d0>
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d060      	beq.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b04      	cmp	r3, #4
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_OscConfig+0x310>
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b0c      	cmp	r3, #12
 8002b04:	d119      	bne.n	8002b3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d116      	bne.n	8002b3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b0c:	4b99      	ldr	r3, [pc, #612]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_OscConfig+0x328>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e249      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b24:	4b93      	ldr	r3, [pc, #588]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	061b      	lsls	r3, r3, #24
 8002b32:	4990      	ldr	r1, [pc, #576]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b38:	e040      	b.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d023      	beq.n	8002b8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b42:	4b8c      	ldr	r3, [pc, #560]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a8b      	ldr	r2, [pc, #556]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fd51 	bl	80015f4 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b56:	f7fe fd4d 	bl	80015f4 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e227      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b68:	4b82      	ldr	r3, [pc, #520]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b74:	4b7f      	ldr	r3, [pc, #508]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	061b      	lsls	r3, r3, #24
 8002b82:	497c      	ldr	r1, [pc, #496]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]
 8002b88:	e018      	b.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b8a:	4b7a      	ldr	r3, [pc, #488]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a79      	ldr	r2, [pc, #484]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002b90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b96:	f7fe fd2d 	bl	80015f4 <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b9e:	f7fe fd29 	bl	80015f4 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e203      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bb0:	4b70      	ldr	r3, [pc, #448]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f0      	bne.n	8002b9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d03c      	beq.n	8002c42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d01c      	beq.n	8002c0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd0:	4b68      	ldr	r3, [pc, #416]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd6:	4a67      	ldr	r2, [pc, #412]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be0:	f7fe fd08 	bl	80015f4 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be8:	f7fe fd04 	bl	80015f4 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e1de      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bfa:	4b5e      	ldr	r3, [pc, #376]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0ef      	beq.n	8002be8 <HAL_RCC_OscConfig+0x3ec>
 8002c08:	e01b      	b.n	8002c42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c0a:	4b5a      	ldr	r3, [pc, #360]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c10:	4a58      	ldr	r2, [pc, #352]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c12:	f023 0301 	bic.w	r3, r3, #1
 8002c16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1a:	f7fe fceb 	bl	80015f4 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c22:	f7fe fce7 	bl	80015f4 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e1c1      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c34:	4b4f      	ldr	r3, [pc, #316]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1ef      	bne.n	8002c22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f000 80a6 	beq.w	8002d9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c50:	2300      	movs	r3, #0
 8002c52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c54:	4b47      	ldr	r3, [pc, #284]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d10d      	bne.n	8002c7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c60:	4b44      	ldr	r3, [pc, #272]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c64:	4a43      	ldr	r2, [pc, #268]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c6c:	4b41      	ldr	r3, [pc, #260]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c74:	60bb      	str	r3, [r7, #8]
 8002c76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c7c:	4b3e      	ldr	r3, [pc, #248]	; (8002d78 <HAL_RCC_OscConfig+0x57c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d118      	bne.n	8002cba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c88:	4b3b      	ldr	r3, [pc, #236]	; (8002d78 <HAL_RCC_OscConfig+0x57c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a3a      	ldr	r2, [pc, #232]	; (8002d78 <HAL_RCC_OscConfig+0x57c>)
 8002c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c94:	f7fe fcae 	bl	80015f4 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c9c:	f7fe fcaa 	bl	80015f4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e184      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cae:	4b32      	ldr	r3, [pc, #200]	; (8002d78 <HAL_RCC_OscConfig+0x57c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d108      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x4d8>
 8002cc2:	4b2c      	ldr	r3, [pc, #176]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc8:	4a2a      	ldr	r2, [pc, #168]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cd2:	e024      	b.n	8002d1e <HAL_RCC_OscConfig+0x522>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b05      	cmp	r3, #5
 8002cda:	d110      	bne.n	8002cfe <HAL_RCC_OscConfig+0x502>
 8002cdc:	4b25      	ldr	r3, [pc, #148]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	4a24      	ldr	r2, [pc, #144]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002ce4:	f043 0304 	orr.w	r3, r3, #4
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cec:	4b21      	ldr	r3, [pc, #132]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf2:	4a20      	ldr	r2, [pc, #128]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cfc:	e00f      	b.n	8002d1e <HAL_RCC_OscConfig+0x522>
 8002cfe:	4b1d      	ldr	r3, [pc, #116]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d04:	4a1b      	ldr	r2, [pc, #108]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d0e:	4b19      	ldr	r3, [pc, #100]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d14:	4a17      	ldr	r2, [pc, #92]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002d16:	f023 0304 	bic.w	r3, r3, #4
 8002d1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d016      	beq.n	8002d54 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d26:	f7fe fc65 	bl	80015f4 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2e:	f7fe fc61 	bl	80015f4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e139      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_RCC_OscConfig+0x578>)
 8002d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0ed      	beq.n	8002d2e <HAL_RCC_OscConfig+0x532>
 8002d52:	e01a      	b.n	8002d8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d54:	f7fe fc4e 	bl	80015f4 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d5a:	e00f      	b.n	8002d7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d5c:	f7fe fc4a 	bl	80015f4 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d906      	bls.n	8002d7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e122      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d7c:	4b90      	ldr	r3, [pc, #576]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1e8      	bne.n	8002d5c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d8a:	7ffb      	ldrb	r3, [r7, #31]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d105      	bne.n	8002d9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d90:	4b8b      	ldr	r3, [pc, #556]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d94:	4a8a      	ldr	r2, [pc, #552]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002d96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d9a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 8108 	beq.w	8002fb6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	f040 80d0 	bne.w	8002f50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002db0:	4b83      	ldr	r3, [pc, #524]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f003 0203 	and.w	r2, r3, #3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d130      	bne.n	8002e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d127      	bne.n	8002e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d11f      	bne.n	8002e26 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002df0:	2a07      	cmp	r2, #7
 8002df2:	bf14      	ite	ne
 8002df4:	2201      	movne	r2, #1
 8002df6:	2200      	moveq	r2, #0
 8002df8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d113      	bne.n	8002e26 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e08:	085b      	lsrs	r3, r3, #1
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d109      	bne.n	8002e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	085b      	lsrs	r3, r3, #1
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d06e      	beq.n	8002f04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	2b0c      	cmp	r3, #12
 8002e2a:	d069      	beq.n	8002f00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e2c:	4b64      	ldr	r3, [pc, #400]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d105      	bne.n	8002e44 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e38:	4b61      	ldr	r3, [pc, #388]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e0b7      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e48:	4b5d      	ldr	r3, [pc, #372]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a5c      	ldr	r2, [pc, #368]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e52:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e54:	f7fe fbce 	bl	80015f4 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe fbca 	bl	80015f4 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e0a4      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e6e:	4b54      	ldr	r3, [pc, #336]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e7a:	4b51      	ldr	r3, [pc, #324]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002e7c:	68da      	ldr	r2, [r3, #12]
 8002e7e:	4b51      	ldr	r3, [pc, #324]	; (8002fc4 <HAL_RCC_OscConfig+0x7c8>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e8a:	3a01      	subs	r2, #1
 8002e8c:	0112      	lsls	r2, r2, #4
 8002e8e:	4311      	orrs	r1, r2
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e94:	0212      	lsls	r2, r2, #8
 8002e96:	4311      	orrs	r1, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e9c:	0852      	lsrs	r2, r2, #1
 8002e9e:	3a01      	subs	r2, #1
 8002ea0:	0552      	lsls	r2, r2, #21
 8002ea2:	4311      	orrs	r1, r2
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ea8:	0852      	lsrs	r2, r2, #1
 8002eaa:	3a01      	subs	r2, #1
 8002eac:	0652      	lsls	r2, r2, #25
 8002eae:	4311      	orrs	r1, r2
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002eb4:	0912      	lsrs	r2, r2, #4
 8002eb6:	0452      	lsls	r2, r2, #17
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	4941      	ldr	r1, [pc, #260]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ec0:	4b3f      	ldr	r3, [pc, #252]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a3e      	ldr	r2, [pc, #248]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ecc:	4b3c      	ldr	r3, [pc, #240]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	4a3b      	ldr	r2, [pc, #236]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ed2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ed6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ed8:	f7fe fb8c 	bl	80015f4 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee0:	f7fe fb88 	bl	80015f4 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e062      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef2:	4b33      	ldr	r3, [pc, #204]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002efe:	e05a      	b.n	8002fb6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e059      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f04:	4b2e      	ldr	r3, [pc, #184]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d152      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f10:	4b2b      	ldr	r3, [pc, #172]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a2a      	ldr	r2, [pc, #168]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f1c:	4b28      	ldr	r3, [pc, #160]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	4a27      	ldr	r2, [pc, #156]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f28:	f7fe fb64 	bl	80015f4 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fe fb60 	bl	80015f4 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e03a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f42:	4b1f      	ldr	r3, [pc, #124]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x734>
 8002f4e:	e032      	b.n	8002fb6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d02d      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f56:	4b1a      	ldr	r3, [pc, #104]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a19      	ldr	r2, [pc, #100]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f60:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002f62:	4b17      	ldr	r3, [pc, #92]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d105      	bne.n	8002f7a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f6e:	4b14      	ldr	r3, [pc, #80]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	4a13      	ldr	r2, [pc, #76]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f74:	f023 0303 	bic.w	r3, r3, #3
 8002f78:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f7a:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	4a10      	ldr	r2, [pc, #64]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002f80:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f88:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7fe fb33 	bl	80015f4 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f92:	f7fe fb2f 	bl	80015f4 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e009      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa4:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <HAL_RCC_OscConfig+0x7c4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1f0      	bne.n	8002f92 <HAL_RCC_OscConfig+0x796>
 8002fb0:	e001      	b.n	8002fb6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3720      	adds	r7, #32
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	f99d808c 	.word	0xf99d808c

08002fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0c8      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fdc:	4b66      	ldr	r3, [pc, #408]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d910      	bls.n	800300c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fea:	4b63      	ldr	r3, [pc, #396]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f023 0207 	bic.w	r2, r3, #7
 8002ff2:	4961      	ldr	r1, [pc, #388]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffa:	4b5f      	ldr	r3, [pc, #380]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0b0      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b00      	cmp	r3, #0
 8003016:	d04c      	beq.n	80030b2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b03      	cmp	r3, #3
 800301e:	d107      	bne.n	8003030 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003020:	4b56      	ldr	r3, [pc, #344]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d121      	bne.n	8003070 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e09e      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b02      	cmp	r3, #2
 8003036:	d107      	bne.n	8003048 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003038:	4b50      	ldr	r3, [pc, #320]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d115      	bne.n	8003070 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e092      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003050:	4b4a      	ldr	r3, [pc, #296]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d109      	bne.n	8003070 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e086      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003060:	4b46      	ldr	r3, [pc, #280]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e07e      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003070:	4b42      	ldr	r3, [pc, #264]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f023 0203 	bic.w	r2, r3, #3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	493f      	ldr	r1, [pc, #252]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003082:	f7fe fab7 	bl	80015f4 <HAL_GetTick>
 8003086:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003088:	e00a      	b.n	80030a0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308a:	f7fe fab3 	bl	80015f4 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f241 3288 	movw	r2, #5000	; 0x1388
 8003098:	4293      	cmp	r3, r2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e066      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a0:	4b36      	ldr	r3, [pc, #216]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 020c 	and.w	r2, r3, #12
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d1eb      	bne.n	800308a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d008      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030be:	4b2f      	ldr	r3, [pc, #188]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	492c      	ldr	r1, [pc, #176]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030d0:	4b29      	ldr	r3, [pc, #164]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d210      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030de:	4b26      	ldr	r3, [pc, #152]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f023 0207 	bic.w	r2, r3, #7
 80030e6:	4924      	ldr	r1, [pc, #144]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ee:	4b22      	ldr	r3, [pc, #136]	; (8003178 <HAL_RCC_ClockConfig+0x1b0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e036      	b.n	800316e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d008      	beq.n	800311e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800310c:	4b1b      	ldr	r3, [pc, #108]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4918      	ldr	r1, [pc, #96]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	2b00      	cmp	r3, #0
 8003128:	d009      	beq.n	800313e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800312a:	4b14      	ldr	r3, [pc, #80]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4910      	ldr	r1, [pc, #64]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800313e:	f000 f825 	bl	800318c <HAL_RCC_GetSysClockFreq>
 8003142:	4602      	mov	r2, r0
 8003144:	4b0d      	ldr	r3, [pc, #52]	; (800317c <HAL_RCC_ClockConfig+0x1b4>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	091b      	lsrs	r3, r3, #4
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	490c      	ldr	r1, [pc, #48]	; (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8003150:	5ccb      	ldrb	r3, [r1, r3]
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	fa22 f303 	lsr.w	r3, r2, r3
 800315a:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800315c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <HAL_RCC_ClockConfig+0x1c0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd fc2c 	bl	80009c0 <HAL_InitTick>
 8003168:	4603      	mov	r3, r0
 800316a:	72fb      	strb	r3, [r7, #11]

  return status;
 800316c:	7afb      	ldrb	r3, [r7, #11]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40022000 	.word	0x40022000
 800317c:	40021000 	.word	0x40021000
 8003180:	080099bc 	.word	0x080099bc
 8003184:	20000000 	.word	0x20000000
 8003188:	20000004 	.word	0x20000004

0800318c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800318c:	b480      	push	{r7}
 800318e:	b089      	sub	sp, #36	; 0x24
 8003190:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800319a:	4b3e      	ldr	r3, [pc, #248]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031a4:	4b3b      	ldr	r3, [pc, #236]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f003 0303 	and.w	r3, r3, #3
 80031ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_GetSysClockFreq+0x34>
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d121      	bne.n	80031fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d11e      	bne.n	80031fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80031c0:	4b34      	ldr	r3, [pc, #208]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0308 	and.w	r3, r3, #8
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d107      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80031cc:	4b31      	ldr	r3, [pc, #196]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031d2:	0a1b      	lsrs	r3, r3, #8
 80031d4:	f003 030f 	and.w	r3, r3, #15
 80031d8:	61fb      	str	r3, [r7, #28]
 80031da:	e005      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031dc:	4b2d      	ldr	r3, [pc, #180]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031e8:	4a2b      	ldr	r2, [pc, #172]	; (8003298 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10d      	bne.n	8003214 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031fc:	e00a      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d102      	bne.n	800320a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003204:	4b25      	ldr	r3, [pc, #148]	; (800329c <HAL_RCC_GetSysClockFreq+0x110>)
 8003206:	61bb      	str	r3, [r7, #24]
 8003208:	e004      	b.n	8003214 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	2b08      	cmp	r3, #8
 800320e:	d101      	bne.n	8003214 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003210:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003212:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2b0c      	cmp	r3, #12
 8003218:	d134      	bne.n	8003284 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800321a:	4b1e      	ldr	r3, [pc, #120]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d003      	beq.n	8003232 <HAL_RCC_GetSysClockFreq+0xa6>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b03      	cmp	r3, #3
 800322e:	d003      	beq.n	8003238 <HAL_RCC_GetSysClockFreq+0xac>
 8003230:	e005      	b.n	800323e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003232:	4b1a      	ldr	r3, [pc, #104]	; (800329c <HAL_RCC_GetSysClockFreq+0x110>)
 8003234:	617b      	str	r3, [r7, #20]
      break;
 8003236:	e005      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003238:	4b19      	ldr	r3, [pc, #100]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800323a:	617b      	str	r3, [r7, #20]
      break;
 800323c:	e002      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	617b      	str	r3, [r7, #20]
      break;
 8003242:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003244:	4b13      	ldr	r3, [pc, #76]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	091b      	lsrs	r3, r3, #4
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	3301      	adds	r3, #1
 8003250:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003252:	4b10      	ldr	r3, [pc, #64]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	fb02 f203 	mul.w	r2, r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	fbb2 f3f3 	udiv	r3, r2, r3
 8003268:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800326a:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <HAL_RCC_GetSysClockFreq+0x108>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	0e5b      	lsrs	r3, r3, #25
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	3301      	adds	r3, #1
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003282:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003284:	69bb      	ldr	r3, [r7, #24]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3724      	adds	r7, #36	; 0x24
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	40021000 	.word	0x40021000
 8003298:	080099d4 	.word	0x080099d4
 800329c:	00f42400 	.word	0x00f42400
 80032a0:	007a1200 	.word	0x007a1200

080032a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80032aa:	681b      	ldr	r3, [r3, #0]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000000 	.word	0x20000000

080032bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032c0:	f7ff fff0 	bl	80032a4 <HAL_RCC_GetHCLKFreq>
 80032c4:	4602      	mov	r2, r0
 80032c6:	4b06      	ldr	r3, [pc, #24]	; (80032e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	0a1b      	lsrs	r3, r3, #8
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	4904      	ldr	r1, [pc, #16]	; (80032e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032d2:	5ccb      	ldrb	r3, [r1, r3]
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032dc:	4618      	mov	r0, r3
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40021000 	.word	0x40021000
 80032e4:	080099cc 	.word	0x080099cc

080032e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032ec:	f7ff ffda 	bl	80032a4 <HAL_RCC_GetHCLKFreq>
 80032f0:	4602      	mov	r2, r0
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_RCC_GetPCLK2Freq+0x24>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	0adb      	lsrs	r3, r3, #11
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	4904      	ldr	r1, [pc, #16]	; (8003310 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032fe:	5ccb      	ldrb	r3, [r1, r3]
 8003300:	f003 031f 	and.w	r3, r3, #31
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40021000 	.word	0x40021000
 8003310:	080099cc 	.word	0x080099cc

08003314 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	220f      	movs	r2, #15
 8003322:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <HAL_RCC_GetClockConfig+0x5c>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0203 	and.w	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003330:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <HAL_RCC_GetClockConfig+0x5c>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <HAL_RCC_GetClockConfig+0x5c>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003348:	4b09      	ldr	r3, [pc, #36]	; (8003370 <HAL_RCC_GetClockConfig+0x5c>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	08db      	lsrs	r3, r3, #3
 800334e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003356:	4b07      	ldr	r3, [pc, #28]	; (8003374 <HAL_RCC_GetClockConfig+0x60>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0207 	and.w	r2, r3, #7
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	601a      	str	r2, [r3, #0]
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40021000 	.word	0x40021000
 8003374:	40022000 	.word	0x40022000

08003378 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003380:	2300      	movs	r3, #0
 8003382:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003384:	4b2a      	ldr	r3, [pc, #168]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003390:	f7ff f9d0 	bl	8002734 <HAL_PWREx_GetVoltageRange>
 8003394:	6178      	str	r0, [r7, #20]
 8003396:	e014      	b.n	80033c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003398:	4b25      	ldr	r3, [pc, #148]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800339a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339c:	4a24      	ldr	r2, [pc, #144]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800339e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033a2:	6593      	str	r3, [r2, #88]	; 0x58
 80033a4:	4b22      	ldr	r3, [pc, #136]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033b0:	f7ff f9c0 	bl	8002734 <HAL_PWREx_GetVoltageRange>
 80033b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033b6:	4b1e      	ldr	r3, [pc, #120]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ba:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033c8:	d10b      	bne.n	80033e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b80      	cmp	r3, #128	; 0x80
 80033ce:	d919      	bls.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2ba0      	cmp	r3, #160	; 0xa0
 80033d4:	d902      	bls.n	80033dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033d6:	2302      	movs	r3, #2
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	e013      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033dc:	2301      	movs	r3, #1
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	e010      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b80      	cmp	r3, #128	; 0x80
 80033e6:	d902      	bls.n	80033ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033e8:	2303      	movs	r3, #3
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	e00a      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b80      	cmp	r3, #128	; 0x80
 80033f2:	d102      	bne.n	80033fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033f4:	2302      	movs	r3, #2
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	e004      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b70      	cmp	r3, #112	; 0x70
 80033fe:	d101      	bne.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003400:	2301      	movs	r3, #1
 8003402:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f023 0207 	bic.w	r2, r3, #7
 800340c:	4909      	ldr	r1, [pc, #36]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003414:	4b07      	ldr	r3, [pc, #28]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	429a      	cmp	r2, r3
 8003420:	d001      	beq.n	8003426 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	40022000 	.word	0x40022000

08003438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003440:	2300      	movs	r3, #0
 8003442:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003444:	2300      	movs	r3, #0
 8003446:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003450:	2b00      	cmp	r3, #0
 8003452:	d041      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003458:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800345c:	d02a      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800345e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003462:	d824      	bhi.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003464:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003468:	d008      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800346a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800346e:	d81e      	bhi.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003478:	d010      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800347a:	e018      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800347c:	4b86      	ldr	r3, [pc, #536]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a85      	ldr	r2, [pc, #532]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003486:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003488:	e015      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3304      	adds	r3, #4
 800348e:	2100      	movs	r1, #0
 8003490:	4618      	mov	r0, r3
 8003492:	f000 fabb 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 8003496:	4603      	mov	r3, r0
 8003498:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800349a:	e00c      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3320      	adds	r3, #32
 80034a0:	2100      	movs	r1, #0
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 fba6 	bl	8003bf4 <RCCEx_PLLSAI2_Config>
 80034a8:	4603      	mov	r3, r0
 80034aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034ac:	e003      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	74fb      	strb	r3, [r7, #19]
      break;
 80034b2:	e000      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80034b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10b      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034bc:	4b76      	ldr	r3, [pc, #472]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ca:	4973      	ldr	r1, [pc, #460]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034d2:	e001      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d4:	7cfb      	ldrb	r3, [r7, #19]
 80034d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d041      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80034ec:	d02a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80034ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80034f2:	d824      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80034f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034f8:	d008      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80034fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034fe:	d81e      	bhi.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00a      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003504:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003508:	d010      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800350a:	e018      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800350c:	4b62      	ldr	r3, [pc, #392]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	4a61      	ldr	r2, [pc, #388]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003516:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003518:	e015      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3304      	adds	r3, #4
 800351e:	2100      	movs	r1, #0
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fa73 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800352a:	e00c      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3320      	adds	r3, #32
 8003530:	2100      	movs	r1, #0
 8003532:	4618      	mov	r0, r3
 8003534:	f000 fb5e 	bl	8003bf4 <RCCEx_PLLSAI2_Config>
 8003538:	4603      	mov	r3, r0
 800353a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800353c:	e003      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	74fb      	strb	r3, [r7, #19]
      break;
 8003542:	e000      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003544:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003546:	7cfb      	ldrb	r3, [r7, #19]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800354c:	4b52      	ldr	r3, [pc, #328]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800355a:	494f      	ldr	r1, [pc, #316]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003562:	e001      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003564:	7cfb      	ldrb	r3, [r7, #19]
 8003566:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 80a0 	beq.w	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003576:	2300      	movs	r3, #0
 8003578:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800357a:	4b47      	ldr	r3, [pc, #284]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800358a:	2300      	movs	r3, #0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00d      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003590:	4b41      	ldr	r3, [pc, #260]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003594:	4a40      	ldr	r2, [pc, #256]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800359a:	6593      	str	r3, [r2, #88]	; 0x58
 800359c:	4b3e      	ldr	r3, [pc, #248]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035a8:	2301      	movs	r3, #1
 80035aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035ac:	4b3b      	ldr	r3, [pc, #236]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a3a      	ldr	r2, [pc, #232]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035b8:	f7fe f81c 	bl	80015f4 <HAL_GetTick>
 80035bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035be:	e009      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035c0:	f7fe f818 	bl	80015f4 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d902      	bls.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	74fb      	strb	r3, [r7, #19]
        break;
 80035d2:	e005      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035d4:	4b31      	ldr	r3, [pc, #196]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0ef      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80035e0:	7cfb      	ldrb	r3, [r7, #19]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d15c      	bne.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035e6:	4b2c      	ldr	r3, [pc, #176]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d01f      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	429a      	cmp	r2, r3
 8003602:	d019      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003604:	4b24      	ldr	r3, [pc, #144]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800360e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003610:	4b21      	ldr	r3, [pc, #132]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003616:	4a20      	ldr	r2, [pc, #128]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800361c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003620:	4b1d      	ldr	r3, [pc, #116]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003626:	4a1c      	ldr	r2, [pc, #112]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800362c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003630:	4a19      	ldr	r2, [pc, #100]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d016      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003642:	f7fd ffd7 	bl	80015f4 <HAL_GetTick>
 8003646:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003648:	e00b      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800364a:	f7fd ffd3 	bl	80015f4 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	f241 3288 	movw	r2, #5000	; 0x1388
 8003658:	4293      	cmp	r3, r2
 800365a:	d902      	bls.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	74fb      	strb	r3, [r7, #19]
            break;
 8003660:	e006      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003662:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0ec      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003670:	7cfb      	ldrb	r3, [r7, #19]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10c      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003686:	4904      	ldr	r1, [pc, #16]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800368e:	e009      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003690:	7cfb      	ldrb	r3, [r7, #19]
 8003692:	74bb      	strb	r3, [r7, #18]
 8003694:	e006      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003696:	bf00      	nop
 8003698:	40021000 	.word	0x40021000
 800369c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a0:	7cfb      	ldrb	r3, [r7, #19]
 80036a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036a4:	7c7b      	ldrb	r3, [r7, #17]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d105      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036aa:	4b9e      	ldr	r3, [pc, #632]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ae:	4a9d      	ldr	r2, [pc, #628]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036c2:	4b98      	ldr	r3, [pc, #608]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c8:	f023 0203 	bic.w	r2, r3, #3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d0:	4994      	ldr	r1, [pc, #592]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036e4:	4b8f      	ldr	r3, [pc, #572]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ea:	f023 020c 	bic.w	r2, r3, #12
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f2:	498c      	ldr	r1, [pc, #560]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0304 	and.w	r3, r3, #4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003706:	4b87      	ldr	r3, [pc, #540]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003714:	4983      	ldr	r1, [pc, #524]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003728:	4b7e      	ldr	r3, [pc, #504]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	497b      	ldr	r1, [pc, #492]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800374a:	4b76      	ldr	r3, [pc, #472]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003750:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003758:	4972      	ldr	r1, [pc, #456]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0320 	and.w	r3, r3, #32
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800376c:	4b6d      	ldr	r3, [pc, #436]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377a:	496a      	ldr	r1, [pc, #424]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800378e:	4b65      	ldr	r3, [pc, #404]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003794:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379c:	4961      	ldr	r1, [pc, #388]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037b0:	4b5c      	ldr	r3, [pc, #368]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037be:	4959      	ldr	r1, [pc, #356]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037d2:	4b54      	ldr	r3, [pc, #336]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e0:	4950      	ldr	r1, [pc, #320]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037f4:	4b4b      	ldr	r3, [pc, #300]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003802:	4948      	ldr	r1, [pc, #288]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003816:	4b43      	ldr	r3, [pc, #268]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003824:	493f      	ldr	r1, [pc, #252]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d028      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003838:	4b3a      	ldr	r3, [pc, #232]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003846:	4937      	ldr	r1, [pc, #220]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003852:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003856:	d106      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003858:	4b32      	ldr	r3, [pc, #200]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a31      	ldr	r2, [pc, #196]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003862:	60d3      	str	r3, [r2, #12]
 8003864:	e011      	b.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800386a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800386e:	d10c      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	2101      	movs	r1, #1
 8003876:	4618      	mov	r0, r3
 8003878:	f000 f8c8 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 800387c:	4603      	mov	r3, r0
 800387e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003886:	7cfb      	ldrb	r3, [r7, #19]
 8003888:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d028      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003896:	4b23      	ldr	r3, [pc, #140]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a4:	491f      	ldr	r1, [pc, #124]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038b4:	d106      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038b6:	4b1b      	ldr	r3, [pc, #108]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	4a1a      	ldr	r2, [pc, #104]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038c0:	60d3      	str	r3, [r2, #12]
 80038c2:	e011      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3304      	adds	r3, #4
 80038d2:	2101      	movs	r1, #1
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f899 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 80038da:	4603      	mov	r3, r0
 80038dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038de:	7cfb      	ldrb	r3, [r7, #19]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d02b      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038f4:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003902:	4908      	ldr	r1, [pc, #32]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800390e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003912:	d109      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003914:	4b03      	ldr	r3, [pc, #12]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	4a02      	ldr	r2, [pc, #8]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800391e:	60d3      	str	r3, [r2, #12]
 8003920:	e014      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800392c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003930:	d10c      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	3304      	adds	r3, #4
 8003936:	2101      	movs	r1, #1
 8003938:	4618      	mov	r0, r3
 800393a:	f000 f867 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 800393e:	4603      	mov	r3, r0
 8003940:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003942:	7cfb      	ldrb	r3, [r7, #19]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d02f      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003958:	4b2b      	ldr	r3, [pc, #172]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800395a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003966:	4928      	ldr	r1, [pc, #160]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003968:	4313      	orrs	r3, r2
 800396a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003976:	d10d      	bne.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	3304      	adds	r3, #4
 800397c:	2102      	movs	r1, #2
 800397e:	4618      	mov	r0, r3
 8003980:	f000 f844 	bl	8003a0c <RCCEx_PLLSAI1_Config>
 8003984:	4603      	mov	r3, r0
 8003986:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003988:	7cfb      	ldrb	r3, [r7, #19]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d014      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800398e:	7cfb      	ldrb	r3, [r7, #19]
 8003990:	74bb      	strb	r3, [r7, #18]
 8003992:	e011      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800399c:	d10c      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3320      	adds	r3, #32
 80039a2:	2102      	movs	r1, #2
 80039a4:	4618      	mov	r0, r3
 80039a6:	f000 f925 	bl	8003bf4 <RCCEx_PLLSAI2_Config>
 80039aa:	4603      	mov	r3, r0
 80039ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039ae:	7cfb      	ldrb	r3, [r7, #19]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039b4:	7cfb      	ldrb	r3, [r7, #19]
 80039b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00a      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039c4:	4b10      	ldr	r3, [pc, #64]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039d2:	490d      	ldr	r1, [pc, #52]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039e6:	4b08      	ldr	r3, [pc, #32]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039f6:	4904      	ldr	r1, [pc, #16]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80039fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40021000 	.word	0x40021000

08003a0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a1a:	4b75      	ldr	r3, [pc, #468]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d018      	beq.n	8003a58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a26:	4b72      	ldr	r3, [pc, #456]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f003 0203 	and.w	r2, r3, #3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d10d      	bne.n	8003a52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
       ||
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a3e:	4b6c      	ldr	r3, [pc, #432]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	091b      	lsrs	r3, r3, #4
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
       ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d047      	beq.n	8003ae2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	73fb      	strb	r3, [r7, #15]
 8003a56:	e044      	b.n	8003ae2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d018      	beq.n	8003a92 <RCCEx_PLLSAI1_Config+0x86>
 8003a60:	2b03      	cmp	r3, #3
 8003a62:	d825      	bhi.n	8003ab0 <RCCEx_PLLSAI1_Config+0xa4>
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d002      	beq.n	8003a6e <RCCEx_PLLSAI1_Config+0x62>
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d009      	beq.n	8003a80 <RCCEx_PLLSAI1_Config+0x74>
 8003a6c:	e020      	b.n	8003ab0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a6e:	4b60      	ldr	r3, [pc, #384]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d11d      	bne.n	8003ab6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a7e:	e01a      	b.n	8003ab6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a80:	4b5b      	ldr	r3, [pc, #364]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d116      	bne.n	8003aba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a90:	e013      	b.n	8003aba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a92:	4b57      	ldr	r3, [pc, #348]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10f      	bne.n	8003abe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a9e:	4b54      	ldr	r3, [pc, #336]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aae:	e006      	b.n	8003abe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab4:	e004      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ab6:	bf00      	nop
 8003ab8:	e002      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003aba:	bf00      	nop
 8003abc:	e000      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003abe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10d      	bne.n	8003ae2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ac6:	4b4a      	ldr	r3, [pc, #296]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6819      	ldr	r1, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	430b      	orrs	r3, r1
 8003adc:	4944      	ldr	r1, [pc, #272]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d17d      	bne.n	8003be4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ae8:	4b41      	ldr	r3, [pc, #260]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a40      	ldr	r2, [pc, #256]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003af2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af4:	f7fd fd7e 	bl	80015f4 <HAL_GetTick>
 8003af8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003afa:	e009      	b.n	8003b10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003afc:	f7fd fd7a 	bl	80015f4 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d902      	bls.n	8003b10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	73fb      	strb	r3, [r7, #15]
        break;
 8003b0e:	e005      	b.n	8003b1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b10:	4b37      	ldr	r3, [pc, #220]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1ef      	bne.n	8003afc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d160      	bne.n	8003be4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d111      	bne.n	8003b4c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b28:	4b31      	ldr	r3, [pc, #196]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	6892      	ldr	r2, [r2, #8]
 8003b38:	0211      	lsls	r1, r2, #8
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68d2      	ldr	r2, [r2, #12]
 8003b3e:	0912      	lsrs	r2, r2, #4
 8003b40:	0452      	lsls	r2, r2, #17
 8003b42:	430a      	orrs	r2, r1
 8003b44:	492a      	ldr	r1, [pc, #168]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	610b      	str	r3, [r1, #16]
 8003b4a:	e027      	b.n	8003b9c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d112      	bne.n	8003b78 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b52:	4b27      	ldr	r3, [pc, #156]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	6892      	ldr	r2, [r2, #8]
 8003b62:	0211      	lsls	r1, r2, #8
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	6912      	ldr	r2, [r2, #16]
 8003b68:	0852      	lsrs	r2, r2, #1
 8003b6a:	3a01      	subs	r2, #1
 8003b6c:	0552      	lsls	r2, r2, #21
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	491f      	ldr	r1, [pc, #124]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	610b      	str	r3, [r1, #16]
 8003b76:	e011      	b.n	8003b9c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b78:	4b1d      	ldr	r3, [pc, #116]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6892      	ldr	r2, [r2, #8]
 8003b88:	0211      	lsls	r1, r2, #8
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6952      	ldr	r2, [r2, #20]
 8003b8e:	0852      	lsrs	r2, r2, #1
 8003b90:	3a01      	subs	r2, #1
 8003b92:	0652      	lsls	r2, r2, #25
 8003b94:	430a      	orrs	r2, r1
 8003b96:	4916      	ldr	r1, [pc, #88]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b9c:	4b14      	ldr	r3, [pc, #80]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a13      	ldr	r2, [pc, #76]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ba6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fd fd24 	bl	80015f4 <HAL_GetTick>
 8003bac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bae:	e009      	b.n	8003bc4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bb0:	f7fd fd20 	bl	80015f4 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d902      	bls.n	8003bc4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	73fb      	strb	r3, [r7, #15]
          break;
 8003bc2:	e005      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ef      	beq.n	8003bb0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003bd6:	4b06      	ldr	r3, [pc, #24]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd8:	691a      	ldr	r2, [r3, #16]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	4904      	ldr	r1, [pc, #16]	; (8003bf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40021000 	.word	0x40021000

08003bf4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c02:	4b6a      	ldr	r3, [pc, #424]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d018      	beq.n	8003c40 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c0e:	4b67      	ldr	r3, [pc, #412]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	f003 0203 	and.w	r2, r3, #3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d10d      	bne.n	8003c3a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
       ||
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c26:	4b61      	ldr	r3, [pc, #388]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	091b      	lsrs	r3, r3, #4
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
       ||
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d047      	beq.n	8003cca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	73fb      	strb	r3, [r7, #15]
 8003c3e:	e044      	b.n	8003cca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d018      	beq.n	8003c7a <RCCEx_PLLSAI2_Config+0x86>
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d825      	bhi.n	8003c98 <RCCEx_PLLSAI2_Config+0xa4>
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d002      	beq.n	8003c56 <RCCEx_PLLSAI2_Config+0x62>
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d009      	beq.n	8003c68 <RCCEx_PLLSAI2_Config+0x74>
 8003c54:	e020      	b.n	8003c98 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c56:	4b55      	ldr	r3, [pc, #340]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d11d      	bne.n	8003c9e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c66:	e01a      	b.n	8003c9e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c68:	4b50      	ldr	r3, [pc, #320]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d116      	bne.n	8003ca2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c78:	e013      	b.n	8003ca2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c7a:	4b4c      	ldr	r3, [pc, #304]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10f      	bne.n	8003ca6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c86:	4b49      	ldr	r3, [pc, #292]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c96:	e006      	b.n	8003ca6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c9c:	e004      	b.n	8003ca8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c9e:	bf00      	nop
 8003ca0:	e002      	b.n	8003ca8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ca2:	bf00      	nop
 8003ca4:	e000      	b.n	8003ca8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ca6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10d      	bne.n	8003cca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cae:	4b3f      	ldr	r3, [pc, #252]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6819      	ldr	r1, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	4939      	ldr	r1, [pc, #228]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d167      	bne.n	8003da0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003cd0:	4b36      	ldr	r3, [pc, #216]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a35      	ldr	r2, [pc, #212]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cdc:	f7fd fc8a 	bl	80015f4 <HAL_GetTick>
 8003ce0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ce2:	e009      	b.n	8003cf8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ce4:	f7fd fc86 	bl	80015f4 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d902      	bls.n	8003cf8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	73fb      	strb	r3, [r7, #15]
        break;
 8003cf6:	e005      	b.n	8003d04 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cf8:	4b2c      	ldr	r3, [pc, #176]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1ef      	bne.n	8003ce4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d14a      	bne.n	8003da0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d111      	bne.n	8003d34 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d10:	4b26      	ldr	r3, [pc, #152]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6892      	ldr	r2, [r2, #8]
 8003d20:	0211      	lsls	r1, r2, #8
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68d2      	ldr	r2, [r2, #12]
 8003d26:	0912      	lsrs	r2, r2, #4
 8003d28:	0452      	lsls	r2, r2, #17
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	491f      	ldr	r1, [pc, #124]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	614b      	str	r3, [r1, #20]
 8003d32:	e011      	b.n	8003d58 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d34:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6892      	ldr	r2, [r2, #8]
 8003d44:	0211      	lsls	r1, r2, #8
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6912      	ldr	r2, [r2, #16]
 8003d4a:	0852      	lsrs	r2, r2, #1
 8003d4c:	3a01      	subs	r2, #1
 8003d4e:	0652      	lsls	r2, r2, #25
 8003d50:	430a      	orrs	r2, r1
 8003d52:	4916      	ldr	r1, [pc, #88]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d58:	4b14      	ldr	r3, [pc, #80]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a13      	ldr	r2, [pc, #76]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d64:	f7fd fc46 	bl	80015f4 <HAL_GetTick>
 8003d68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d6a:	e009      	b.n	8003d80 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d6c:	f7fd fc42 	bl	80015f4 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d902      	bls.n	8003d80 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	73fb      	strb	r3, [r7, #15]
          break;
 8003d7e:	e005      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d80:	4b0a      	ldr	r3, [pc, #40]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ef      	beq.n	8003d6c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d106      	bne.n	8003da0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d92:	4b06      	ldr	r3, [pc, #24]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	4904      	ldr	r1, [pc, #16]	; (8003dac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000

08003db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e049      	b.n	8003e56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d106      	bne.n	8003ddc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7fc ffce 	bl	8000d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	3304      	adds	r3, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	4610      	mov	r0, r2
 8003df0:	f000 fc80 	bl	80046f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d001      	beq.n	8003e78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e04f      	b.n	8003f18 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a23      	ldr	r2, [pc, #140]	; (8003f24 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d01d      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea2:	d018      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a1f      	ldr	r2, [pc, #124]	; (8003f28 <HAL_TIM_Base_Start_IT+0xc8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d013      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a1e      	ldr	r2, [pc, #120]	; (8003f2c <HAL_TIM_Base_Start_IT+0xcc>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00e      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1c      	ldr	r2, [pc, #112]	; (8003f30 <HAL_TIM_Base_Start_IT+0xd0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d009      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a1b      	ldr	r2, [pc, #108]	; (8003f34 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d004      	beq.n	8003ed6 <HAL_TIM_Base_Start_IT+0x76>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a19      	ldr	r2, [pc, #100]	; (8003f38 <HAL_TIM_Base_Start_IT+0xd8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d115      	bne.n	8003f02 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <HAL_TIM_Base_Start_IT+0xdc>)
 8003ede:	4013      	ands	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b06      	cmp	r3, #6
 8003ee6:	d015      	beq.n	8003f14 <HAL_TIM_Base_Start_IT+0xb4>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eee:	d011      	beq.n	8003f14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f00:	e008      	b.n	8003f14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	e000      	b.n	8003f16 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	40012c00 	.word	0x40012c00
 8003f28:	40000400 	.word	0x40000400
 8003f2c:	40000800 	.word	0x40000800
 8003f30:	40000c00 	.word	0x40000c00
 8003f34:	40013400 	.word	0x40013400
 8003f38:	40014000 	.word	0x40014000
 8003f3c:	00010007 	.word	0x00010007

08003f40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e049      	b.n	8003fe6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fc febc 	bl	8000ce4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f000 fbb8 	bl	80046f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
 8003ff6:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e041      	b.n	8004086 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f839 	bl	800408e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3304      	adds	r3, #4
 800402c:	4619      	mov	r1, r3
 800402e:	4610      	mov	r0, r2
 8004030:	f000 fb60 	bl	80046f4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0208 	bic.w	r2, r2, #8
 8004042:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6819      	ldr	r1, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	430a      	orrs	r2, r1
 8004052:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr

080040a2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d122      	bne.n	80040fe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d11b      	bne.n	80040fe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f06f 0202 	mvn.w	r2, #2
 80040ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7fc fa49 	bl	800057c <HAL_TIM_IC_CaptureCallback>
 80040ea:	e005      	b.n	80040f8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fae3 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 faea 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b04      	cmp	r3, #4
 800410a:	d122      	bne.n	8004152 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f003 0304 	and.w	r3, r3, #4
 8004116:	2b04      	cmp	r3, #4
 8004118:	d11b      	bne.n	8004152 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f06f 0204 	mvn.w	r2, #4
 8004122:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f7fc fa1f 	bl	800057c <HAL_TIM_IC_CaptureCallback>
 800413e:	e005      	b.n	800414c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 fab9 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fac0 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	f003 0308 	and.w	r3, r3, #8
 800415c:	2b08      	cmp	r3, #8
 800415e:	d122      	bne.n	80041a6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b08      	cmp	r3, #8
 800416c:	d11b      	bne.n	80041a6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f06f 0208 	mvn.w	r2, #8
 8004176:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2204      	movs	r2, #4
 800417c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7fc f9f5 	bl	800057c <HAL_TIM_IC_CaptureCallback>
 8004192:	e005      	b.n	80041a0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 fa8f 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fa96 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	2b10      	cmp	r3, #16
 80041b2:	d122      	bne.n	80041fa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f003 0310 	and.w	r3, r3, #16
 80041be:	2b10      	cmp	r3, #16
 80041c0:	d11b      	bne.n	80041fa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f06f 0210 	mvn.w	r2, #16
 80041ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2208      	movs	r2, #8
 80041d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7fc f9cb 	bl	800057c <HAL_TIM_IC_CaptureCallback>
 80041e6:	e005      	b.n	80041f4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fa65 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fa6c 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b01      	cmp	r3, #1
 8004206:	d10e      	bne.n	8004226 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b01      	cmp	r3, #1
 8004214:	d107      	bne.n	8004226 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f06f 0201 	mvn.w	r2, #1
 800421e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f7fc fb8d 	bl	8000940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004230:	2b80      	cmp	r3, #128	; 0x80
 8004232:	d10e      	bne.n	8004252 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423e:	2b80      	cmp	r3, #128	; 0x80
 8004240:	d107      	bne.n	8004252 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800424a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 fdcf 	bl	8004df0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004260:	d10e      	bne.n	8004280 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426c:	2b80      	cmp	r3, #128	; 0x80
 800426e:	d107      	bne.n	8004280 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 fdc2 	bl	8004e04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428a:	2b40      	cmp	r3, #64	; 0x40
 800428c:	d10e      	bne.n	80042ac <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004298:	2b40      	cmp	r3, #64	; 0x40
 800429a:	d107      	bne.n	80042ac <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fa1a 	bl	80046e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b20      	cmp	r3, #32
 80042b8:	d10e      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f003 0320 	and.w	r3, r3, #32
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d107      	bne.n	80042d8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0220 	mvn.w	r2, #32
 80042d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fd82 	bl	8004ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d101      	bne.n	80042fe <HAL_TIM_IC_ConfigChannel+0x1e>
 80042fa:	2302      	movs	r3, #2
 80042fc:	e088      	b.n	8004410 <HAL_TIM_IC_ConfigChannel+0x130>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d11b      	bne.n	8004344 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6818      	ldr	r0, [r3, #0]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f000 fb18 	bl	8004950 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 020c 	bic.w	r2, r2, #12
 800432e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6999      	ldr	r1, [r3, #24]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	689a      	ldr	r2, [r3, #8]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	619a      	str	r2, [r3, #24]
 8004342:	e060      	b.n	8004406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b04      	cmp	r3, #4
 8004348:	d11c      	bne.n	8004384 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	6819      	ldr	r1, [r3, #0]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f000 fb96 	bl	8004a8a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	699a      	ldr	r2, [r3, #24]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800436c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6999      	ldr	r1, [r3, #24]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	021a      	lsls	r2, r3, #8
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	619a      	str	r2, [r3, #24]
 8004382:	e040      	b.n	8004406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b08      	cmp	r3, #8
 8004388:	d11b      	bne.n	80043c2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f000 fbe3 	bl	8004b64 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	69da      	ldr	r2, [r3, #28]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 020c 	bic.w	r2, r2, #12
 80043ac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	69d9      	ldr	r1, [r3, #28]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	689a      	ldr	r2, [r3, #8]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	61da      	str	r2, [r3, #28]
 80043c0:	e021      	b.n	8004406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b0c      	cmp	r3, #12
 80043c6:	d11c      	bne.n	8004402 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6818      	ldr	r0, [r3, #0]
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	6819      	ldr	r1, [r3, #0]
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f000 fc00 	bl	8004bdc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69da      	ldr	r2, [r3, #28]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80043ea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	69d9      	ldr	r1, [r3, #28]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	021a      	lsls	r2, r3, #8
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	61da      	str	r2, [r3, #28]
 8004400:	e001      	b.n	8004406 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800440e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3718      	adds	r7, #24
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_TIM_ConfigClockSource+0x1c>
 8004430:	2302      	movs	r3, #2
 8004432:	e0b6      	b.n	80045a2 <HAL_TIM_ConfigClockSource+0x18a>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004452:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800445e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004470:	d03e      	beq.n	80044f0 <HAL_TIM_ConfigClockSource+0xd8>
 8004472:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004476:	f200 8087 	bhi.w	8004588 <HAL_TIM_ConfigClockSource+0x170>
 800447a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800447e:	f000 8086 	beq.w	800458e <HAL_TIM_ConfigClockSource+0x176>
 8004482:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004486:	d87f      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 8004488:	2b70      	cmp	r3, #112	; 0x70
 800448a:	d01a      	beq.n	80044c2 <HAL_TIM_ConfigClockSource+0xaa>
 800448c:	2b70      	cmp	r3, #112	; 0x70
 800448e:	d87b      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 8004490:	2b60      	cmp	r3, #96	; 0x60
 8004492:	d050      	beq.n	8004536 <HAL_TIM_ConfigClockSource+0x11e>
 8004494:	2b60      	cmp	r3, #96	; 0x60
 8004496:	d877      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 8004498:	2b50      	cmp	r3, #80	; 0x50
 800449a:	d03c      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0xfe>
 800449c:	2b50      	cmp	r3, #80	; 0x50
 800449e:	d873      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 80044a0:	2b40      	cmp	r3, #64	; 0x40
 80044a2:	d058      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0x13e>
 80044a4:	2b40      	cmp	r3, #64	; 0x40
 80044a6:	d86f      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 80044a8:	2b30      	cmp	r3, #48	; 0x30
 80044aa:	d064      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0x15e>
 80044ac:	2b30      	cmp	r3, #48	; 0x30
 80044ae:	d86b      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d060      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0x15e>
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d867      	bhi.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d05c      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0x15e>
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d05a      	beq.n	8004576 <HAL_TIM_ConfigClockSource+0x15e>
 80044c0:	e062      	b.n	8004588 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6899      	ldr	r1, [r3, #8]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f000 fbdb 	bl	8004c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	609a      	str	r2, [r3, #8]
      break;
 80044ee:	e04f      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6818      	ldr	r0, [r3, #0]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	6899      	ldr	r1, [r3, #8]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f000 fbc4 	bl	8004c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004512:	609a      	str	r2, [r3, #8]
      break;
 8004514:	e03c      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	6859      	ldr	r1, [r3, #4]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	461a      	mov	r2, r3
 8004524:	f000 fa82 	bl	8004a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2150      	movs	r1, #80	; 0x50
 800452e:	4618      	mov	r0, r3
 8004530:	f000 fb91 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004534:	e02c      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6818      	ldr	r0, [r3, #0]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	6859      	ldr	r1, [r3, #4]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	461a      	mov	r2, r3
 8004544:	f000 fade 	bl	8004b04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2160      	movs	r1, #96	; 0x60
 800454e:	4618      	mov	r0, r3
 8004550:	f000 fb81 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004554:	e01c      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6859      	ldr	r1, [r3, #4]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	461a      	mov	r2, r3
 8004564:	f000 fa62 	bl	8004a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2140      	movs	r1, #64	; 0x40
 800456e:	4618      	mov	r0, r3
 8004570:	f000 fb71 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004574:	e00c      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4619      	mov	r1, r3
 8004580:	4610      	mov	r0, r2
 8004582:	f000 fb68 	bl	8004c56 <TIM_ITRx_SetConfig>
      break;
 8004586:	e003      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	73fb      	strb	r3, [r7, #15]
      break;
 800458c:	e000      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800458e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b082      	sub	sp, #8
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80045be:	2302      	movs	r3, #2
 80045c0:	e031      	b.n	8004626 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80045d2:	6839      	ldr	r1, [r7, #0]
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f927 	bl	8004828 <TIM_SlaveTimer_SetConfig>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d009      	beq.n	80045f4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e018      	b.n	8004626 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004602:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004612:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800463a:	2300      	movs	r3, #0
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2b0c      	cmp	r3, #12
 8004642:	d831      	bhi.n	80046a8 <HAL_TIM_ReadCapturedValue+0x78>
 8004644:	a201      	add	r2, pc, #4	; (adr r2, 800464c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464a:	bf00      	nop
 800464c:	08004681 	.word	0x08004681
 8004650:	080046a9 	.word	0x080046a9
 8004654:	080046a9 	.word	0x080046a9
 8004658:	080046a9 	.word	0x080046a9
 800465c:	0800468b 	.word	0x0800468b
 8004660:	080046a9 	.word	0x080046a9
 8004664:	080046a9 	.word	0x080046a9
 8004668:	080046a9 	.word	0x080046a9
 800466c:	08004695 	.word	0x08004695
 8004670:	080046a9 	.word	0x080046a9
 8004674:	080046a9 	.word	0x080046a9
 8004678:	080046a9 	.word	0x080046a9
 800467c:	0800469f 	.word	0x0800469f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004686:	60fb      	str	r3, [r7, #12]

      break;
 8004688:	e00f      	b.n	80046aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004690:	60fb      	str	r3, [r7, #12]

      break;
 8004692:	e00a      	b.n	80046aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800469a:	60fb      	str	r3, [r7, #12]

      break;
 800469c:	e005      	b.n	80046aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a4:	60fb      	str	r3, [r7, #12]

      break;
 80046a6:	e000      	b.n	80046aa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80046a8:	bf00      	nop
  }

  return tmpreg;
 80046aa:	68fb      	ldr	r3, [r7, #12]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3714      	adds	r7, #20
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a40      	ldr	r2, [pc, #256]	; (8004808 <TIM_Base_SetConfig+0x114>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <TIM_Base_SetConfig+0x40>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004712:	d00f      	beq.n	8004734 <TIM_Base_SetConfig+0x40>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a3d      	ldr	r2, [pc, #244]	; (800480c <TIM_Base_SetConfig+0x118>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d00b      	beq.n	8004734 <TIM_Base_SetConfig+0x40>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a3c      	ldr	r2, [pc, #240]	; (8004810 <TIM_Base_SetConfig+0x11c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d007      	beq.n	8004734 <TIM_Base_SetConfig+0x40>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a3b      	ldr	r2, [pc, #236]	; (8004814 <TIM_Base_SetConfig+0x120>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d003      	beq.n	8004734 <TIM_Base_SetConfig+0x40>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a3a      	ldr	r2, [pc, #232]	; (8004818 <TIM_Base_SetConfig+0x124>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d108      	bne.n	8004746 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800473a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a2f      	ldr	r2, [pc, #188]	; (8004808 <TIM_Base_SetConfig+0x114>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d01f      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004754:	d01b      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a2c      	ldr	r2, [pc, #176]	; (800480c <TIM_Base_SetConfig+0x118>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d017      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a2b      	ldr	r2, [pc, #172]	; (8004810 <TIM_Base_SetConfig+0x11c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d013      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2a      	ldr	r2, [pc, #168]	; (8004814 <TIM_Base_SetConfig+0x120>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d00f      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a29      	ldr	r2, [pc, #164]	; (8004818 <TIM_Base_SetConfig+0x124>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d00b      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a28      	ldr	r2, [pc, #160]	; (800481c <TIM_Base_SetConfig+0x128>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d007      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a27      	ldr	r2, [pc, #156]	; (8004820 <TIM_Base_SetConfig+0x12c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d003      	beq.n	800478e <TIM_Base_SetConfig+0x9a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a26      	ldr	r2, [pc, #152]	; (8004824 <TIM_Base_SetConfig+0x130>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d108      	bne.n	80047a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	4313      	orrs	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a10      	ldr	r2, [pc, #64]	; (8004808 <TIM_Base_SetConfig+0x114>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d00f      	beq.n	80047ec <TIM_Base_SetConfig+0xf8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a12      	ldr	r2, [pc, #72]	; (8004818 <TIM_Base_SetConfig+0x124>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d00b      	beq.n	80047ec <TIM_Base_SetConfig+0xf8>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a11      	ldr	r2, [pc, #68]	; (800481c <TIM_Base_SetConfig+0x128>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d007      	beq.n	80047ec <TIM_Base_SetConfig+0xf8>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a10      	ldr	r2, [pc, #64]	; (8004820 <TIM_Base_SetConfig+0x12c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d003      	beq.n	80047ec <TIM_Base_SetConfig+0xf8>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a0f      	ldr	r2, [pc, #60]	; (8004824 <TIM_Base_SetConfig+0x130>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d103      	bne.n	80047f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	691a      	ldr	r2, [r3, #16]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	615a      	str	r2, [r3, #20]
}
 80047fa:	bf00      	nop
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40000400 	.word	0x40000400
 8004810:	40000800 	.word	0x40000800
 8004814:	40000c00 	.word	0x40000c00
 8004818:	40013400 	.word	0x40013400
 800481c:	40014000 	.word	0x40014000
 8004820:	40014400 	.word	0x40014400
 8004824:	40014800 	.word	0x40014800

08004828 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004844:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004856:	f023 0307 	bic.w	r3, r3, #7
 800485a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b70      	cmp	r3, #112	; 0x70
 8004874:	d01a      	beq.n	80048ac <TIM_SlaveTimer_SetConfig+0x84>
 8004876:	2b70      	cmp	r3, #112	; 0x70
 8004878:	d860      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800487a:	2b60      	cmp	r3, #96	; 0x60
 800487c:	d054      	beq.n	8004928 <TIM_SlaveTimer_SetConfig+0x100>
 800487e:	2b60      	cmp	r3, #96	; 0x60
 8004880:	d85c      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 8004882:	2b50      	cmp	r3, #80	; 0x50
 8004884:	d046      	beq.n	8004914 <TIM_SlaveTimer_SetConfig+0xec>
 8004886:	2b50      	cmp	r3, #80	; 0x50
 8004888:	d858      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800488a:	2b40      	cmp	r3, #64	; 0x40
 800488c:	d019      	beq.n	80048c2 <TIM_SlaveTimer_SetConfig+0x9a>
 800488e:	2b40      	cmp	r3, #64	; 0x40
 8004890:	d854      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 8004892:	2b30      	cmp	r3, #48	; 0x30
 8004894:	d055      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 8004896:	2b30      	cmp	r3, #48	; 0x30
 8004898:	d850      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 800489a:	2b20      	cmp	r3, #32
 800489c:	d051      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 800489e:	2b20      	cmp	r3, #32
 80048a0:	d84c      	bhi.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d04d      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 80048a6:	2b10      	cmp	r3, #16
 80048a8:	d04b      	beq.n	8004942 <TIM_SlaveTimer_SetConfig+0x11a>
 80048aa:	e047      	b.n	800493c <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6818      	ldr	r0, [r3, #0]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68d9      	ldr	r1, [r3, #12]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	f000 f9e6 	bl	8004c8c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80048c0:	e040      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2b05      	cmp	r3, #5
 80048c8:	d101      	bne.n	80048ce <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e03b      	b.n	8004946 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6a1a      	ldr	r2, [r3, #32]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0201 	bic.w	r2, r2, #1
 80048e4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048f4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	621a      	str	r2, [r3, #32]
      break;
 8004912:	e017      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	6899      	ldr	r1, [r3, #8]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	461a      	mov	r2, r3
 8004922:	f000 f883 	bl	8004a2c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004926:	e00d      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6818      	ldr	r0, [r3, #0]
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6899      	ldr	r1, [r3, #8]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	461a      	mov	r2, r3
 8004936:	f000 f8e5 	bl	8004b04 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800493a:	e003      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	75fb      	strb	r3, [r7, #23]
      break;
 8004940:	e000      	b.n	8004944 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8004942:	bf00      	nop
  }

  return status;
 8004944:	7dfb      	ldrb	r3, [r7, #23]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f023 0201 	bic.w	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	4a26      	ldr	r2, [pc, #152]	; (8004a14 <TIM_TI1_SetConfig+0xc4>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d017      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004984:	d013      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4a23      	ldr	r2, [pc, #140]	; (8004a18 <TIM_TI1_SetConfig+0xc8>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00f      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4a22      	ldr	r2, [pc, #136]	; (8004a1c <TIM_TI1_SetConfig+0xcc>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00b      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4a21      	ldr	r2, [pc, #132]	; (8004a20 <TIM_TI1_SetConfig+0xd0>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d007      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a20      	ldr	r2, [pc, #128]	; (8004a24 <TIM_TI1_SetConfig+0xd4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d003      	beq.n	80049ae <TIM_TI1_SetConfig+0x5e>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4a1f      	ldr	r2, [pc, #124]	; (8004a28 <TIM_TI1_SetConfig+0xd8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d101      	bne.n	80049b2 <TIM_TI1_SetConfig+0x62>
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <TIM_TI1_SetConfig+0x64>
 80049b2:	2300      	movs	r3, #0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0303 	bic.w	r3, r3, #3
 80049be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	617b      	str	r3, [r7, #20]
 80049c8:	e003      	b.n	80049d2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f023 030a 	bic.w	r3, r3, #10
 80049ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f003 030a 	and.w	r3, r3, #10
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	621a      	str	r2, [r3, #32]
}
 8004a06:	bf00      	nop
 8004a08:	371c      	adds	r7, #28
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40012c00 	.word	0x40012c00
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40000800 	.word	0x40000800
 8004a20:	40000c00 	.word	0x40000c00
 8004a24:	40013400 	.word	0x40013400
 8004a28:	40014000 	.word	0x40014000

08004a2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0201 	bic.w	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	f023 030a 	bic.w	r3, r3, #10
 8004a68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	621a      	str	r2, [r3, #32]
}
 8004a7e:	bf00      	nop
 8004a80:	371c      	adds	r7, #28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b087      	sub	sp, #28
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	f023 0210 	bic.w	r2, r3, #16
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	031b      	lsls	r3, r3, #12
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004adc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	621a      	str	r2, [r3, #32]
}
 8004af8:	bf00      	nop
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	f023 0210 	bic.w	r2, r3, #16
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	031b      	lsls	r3, r3, #12
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	621a      	str	r2, [r3, #32]
}
 8004b58:	bf00      	nop
 8004b5a:	371c      	adds	r7, #28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b087      	sub	sp, #28
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f023 0303 	bic.w	r3, r3, #3
 8004b90:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ba0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004bb4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	621a      	str	r2, [r3, #32]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c08:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c1a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	031b      	lsls	r3, r3, #12
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004c2e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	031b      	lsls	r3, r3, #12
 8004c34:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	621a      	str	r2, [r3, #32]
}
 8004c4a:	bf00      	nop
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b085      	sub	sp, #20
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f043 0307 	orr.w	r3, r3, #7
 8004c78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
 8004c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	609a      	str	r2, [r3, #8]
}
 8004cc0:	bf00      	nop
 8004cc2:	371c      	adds	r7, #28
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e068      	b.n	8004db6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a2e      	ldr	r2, [pc, #184]	; (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d004      	beq.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a2d      	ldr	r2, [pc, #180]	; (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d108      	bne.n	8004d2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004d1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1e      	ldr	r2, [pc, #120]	; (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d01d      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d56:	d018      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1b      	ldr	r2, [pc, #108]	; (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d013      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1a      	ldr	r2, [pc, #104]	; (8004dd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d00e      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a18      	ldr	r2, [pc, #96]	; (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d009      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a13      	ldr	r2, [pc, #76]	; (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d004      	beq.n	8004d8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a14      	ldr	r2, [pc, #80]	; (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d10c      	bne.n	8004da4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40013400 	.word	0x40013400
 8004dcc:	40000400 	.word	0x40000400
 8004dd0:	40000800 	.word	0x40000800
 8004dd4:	40000c00 	.word	0x40000c00
 8004dd8:	40014000 	.word	0x40014000

08004ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e040      	b.n	8004eac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d106      	bne.n	8004e40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7fc fa6c 	bl	8001318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2224      	movs	r2, #36	; 0x24
 8004e44:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0201 	bic.w	r2, r2, #1
 8004e54:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fbe8 	bl	800562c <UART_SetConfig>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d101      	bne.n	8004e66 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e022      	b.n	8004eac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fe66 	bl	8005b40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 feed 	bl	8005c84 <UART_CheckIdleState>
 8004eaa:	4603      	mov	r3, r0
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b08b      	sub	sp, #44	; 0x2c
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ec6:	2b20      	cmp	r3, #32
 8004ec8:	d156      	bne.n	8004f78 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_UART_Transmit_IT+0x22>
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e04f      	b.n	8004f7a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_UART_Transmit_IT+0x34>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e048      	b.n	8004f7a <HAL_UART_Transmit_IT+0xc6>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	88fa      	ldrh	r2, [r7, #6]
 8004efa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	88fa      	ldrh	r2, [r7, #6]
 8004f02:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2221      	movs	r2, #33	; 0x21
 8004f18:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f22:	d107      	bne.n	8004f34 <HAL_UART_Transmit_IT+0x80>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d103      	bne.n	8004f34 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4a16      	ldr	r2, [pc, #88]	; (8004f88 <HAL_UART_Transmit_IT+0xd4>)
 8004f30:	669a      	str	r2, [r3, #104]	; 0x68
 8004f32:	e002      	b.n	8004f3a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	4a15      	ldr	r2, [pc, #84]	; (8004f8c <HAL_UART_Transmit_IT+0xd8>)
 8004f38:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	e853 3f00 	ldrex	r3, [r3]
 8004f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f56:	627b      	str	r3, [r7, #36]	; 0x24
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	623b      	str	r3, [r7, #32]
 8004f62:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f64:	69f9      	ldr	r1, [r7, #28]
 8004f66:	6a3a      	ldr	r2, [r7, #32]
 8004f68:	e841 2300 	strex	r3, r2, [r1]
 8004f6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1e6      	bne.n	8004f42 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	e000      	b.n	8004f7a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
  }
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	372c      	adds	r7, #44	; 0x2c
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	080061df 	.word	0x080061df
 8004f8c:	08006127 	.word	0x08006127

08004f90 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08a      	sub	sp, #40	; 0x28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fa2:	2b20      	cmp	r3, #32
 8004fa4:	d142      	bne.n	800502c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d002      	beq.n	8004fb2 <HAL_UART_Receive_IT+0x22>
 8004fac:	88fb      	ldrh	r3, [r7, #6]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e03b      	b.n	800502e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d101      	bne.n	8004fc4 <HAL_UART_Receive_IT+0x34>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	e034      	b.n	800502e <HAL_UART_Receive_IT+0x9e>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a18      	ldr	r2, [pc, #96]	; (8005038 <HAL_UART_Receive_IT+0xa8>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01f      	beq.n	800501c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d018      	beq.n	800501c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	e853 3f00 	ldrex	r3, [r3]
 8004ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005008:	623b      	str	r3, [r7, #32]
 800500a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500c:	69f9      	ldr	r1, [r7, #28]
 800500e:	6a3a      	ldr	r2, [r7, #32]
 8005010:	e841 2300 	strex	r3, r2, [r1]
 8005014:	61bb      	str	r3, [r7, #24]
   return(result);
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e6      	bne.n	8004fea <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	461a      	mov	r2, r3
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 ff3c 	bl	8005ea0 <UART_Start_Receive_IT>
 8005028:	4603      	mov	r3, r0
 800502a:	e000      	b.n	800502e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3728      	adds	r7, #40	; 0x28
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	40008000 	.word	0x40008000

0800503c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b0ba      	sub	sp, #232	; 0xe8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005062:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005066:	f640 030f 	movw	r3, #2063	; 0x80f
 800506a:	4013      	ands	r3, r2
 800506c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005070:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d115      	bne.n	80050a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800507c:	f003 0320 	and.w	r3, r3, #32
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00f      	beq.n	80050a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005088:	f003 0320 	and.w	r3, r3, #32
 800508c:	2b00      	cmp	r3, #0
 800508e:	d009      	beq.n	80050a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 82a6 	beq.w	80055e6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	4798      	blx	r3
      }
      return;
 80050a2:	e2a0      	b.n	80055e6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80050a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8117 	beq.w	80052dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80050be:	4b85      	ldr	r3, [pc, #532]	; (80052d4 <HAL_UART_IRQHandler+0x298>)
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 810a 	beq.w	80052dc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d011      	beq.n	80050f8 <HAL_UART_IRQHandler+0xbc>
 80050d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00b      	beq.n	80050f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2201      	movs	r2, #1
 80050e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d011      	beq.n	8005128 <HAL_UART_IRQHandler+0xec>
 8005104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00b      	beq.n	8005128 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2202      	movs	r2, #2
 8005116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800511e:	f043 0204 	orr.w	r2, r3, #4
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b00      	cmp	r3, #0
 8005132:	d011      	beq.n	8005158 <HAL_UART_IRQHandler+0x11c>
 8005134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00b      	beq.n	8005158 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2204      	movs	r2, #4
 8005146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800514e:	f043 0202 	orr.w	r2, r3, #2
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d017      	beq.n	8005194 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d105      	bne.n	800517c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005174:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00b      	beq.n	8005194 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2208      	movs	r2, #8
 8005182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800518a:	f043 0208 	orr.w	r2, r3, #8
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005198:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800519c:	2b00      	cmp	r3, #0
 800519e:	d012      	beq.n	80051c6 <HAL_UART_IRQHandler+0x18a>
 80051a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00c      	beq.n	80051c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051bc:	f043 0220 	orr.w	r2, r3, #32
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 820c 	beq.w	80055ea <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80051d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051d6:	f003 0320 	and.w	r3, r3, #32
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00d      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80051de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051e2:	f003 0320 	and.w	r3, r3, #32
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005200:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520e:	2b40      	cmp	r3, #64	; 0x40
 8005210:	d005      	beq.n	800521e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005216:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800521a:	2b00      	cmp	r3, #0
 800521c:	d04f      	beq.n	80052be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 ff08 	bl	8006034 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800522e:	2b40      	cmp	r3, #64	; 0x40
 8005230:	d141      	bne.n	80052b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3308      	adds	r3, #8
 8005238:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005248:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800524c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3308      	adds	r3, #8
 800525a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800525e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005262:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005266:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800526a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1d9      	bne.n	8005232 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005282:	2b00      	cmp	r3, #0
 8005284:	d013      	beq.n	80052ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528a:	4a13      	ldr	r2, [pc, #76]	; (80052d8 <HAL_UART_IRQHandler+0x29c>)
 800528c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005292:	4618      	mov	r0, r3
 8005294:	f7fd f84a 	bl	800232c <HAL_DMA_Abort_IT>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d017      	beq.n	80052ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80052a8:	4610      	mov	r0, r2
 80052aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	e00f      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f9a6 	bl	8005600 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	e00b      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f9a2 	bl	8005600 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052bc:	e007      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f99e 	bl	8005600 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80052cc:	e18d      	b.n	80055ea <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ce:	bf00      	nop
    return;
 80052d0:	e18b      	b.n	80055ea <HAL_UART_IRQHandler+0x5ae>
 80052d2:	bf00      	nop
 80052d4:	04000120 	.word	0x04000120
 80052d8:	080060fb 	.word	0x080060fb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	f040 8146 	bne.w	8005572 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80052e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ea:	f003 0310 	and.w	r3, r3, #16
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 813f 	beq.w	8005572 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80052f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8138 	beq.w	8005572 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2210      	movs	r2, #16
 8005308:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005314:	2b40      	cmp	r3, #64	; 0x40
 8005316:	f040 80b4 	bne.w	8005482 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005326:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 815f 	beq.w	80055ee <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800533a:	429a      	cmp	r2, r3
 800533c:	f080 8157 	bcs.w	80055ee <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005346:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0320 	and.w	r3, r3, #32
 8005356:	2b00      	cmp	r3, #0
 8005358:	f040 8085 	bne.w	8005466 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005370:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	461a      	mov	r2, r3
 8005382:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005386:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800538a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005392:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005396:	e841 2300 	strex	r3, r2, [r1]
 800539a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800539e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1da      	bne.n	800535c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3308      	adds	r3, #8
 80053ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053b0:	e853 3f00 	ldrex	r3, [r3]
 80053b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053b8:	f023 0301 	bic.w	r3, r3, #1
 80053bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3308      	adds	r3, #8
 80053c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80053ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80053d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e1      	bne.n	80053a6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	3308      	adds	r3, #8
 80053e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053ec:	e853 3f00 	ldrex	r3, [r3]
 80053f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3308      	adds	r3, #8
 8005402:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005406:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005408:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800540c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800540e:	e841 2300 	strex	r3, r2, [r1]
 8005412:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e3      	bne.n	80053e2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2220      	movs	r2, #32
 800541e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800542e:	e853 3f00 	ldrex	r3, [r3]
 8005432:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005436:	f023 0310 	bic.w	r3, r3, #16
 800543a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005448:	65bb      	str	r3, [r7, #88]	; 0x58
 800544a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800544e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005450:	e841 2300 	strex	r3, r2, [r1]
 8005454:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1e4      	bne.n	8005426 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005460:	4618      	mov	r0, r3
 8005462:	f7fc ff25 	bl	80022b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005472:	b29b      	uxth	r3, r3
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	b29b      	uxth	r3, r3
 8005478:	4619      	mov	r1, r3
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f8ca 	bl	8005614 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005480:	e0b5      	b.n	80055ee <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800548e:	b29b      	uxth	r3, r3
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 80a7 	beq.w	80055f2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80054a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80a2 	beq.w	80055f2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b6:	e853 3f00 	ldrex	r3, [r3]
 80054ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80054d0:	647b      	str	r3, [r7, #68]	; 0x44
 80054d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e4      	bne.n	80054ae <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	3308      	adds	r3, #8
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	623b      	str	r3, [r7, #32]
   return(result);
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	f023 0301 	bic.w	r3, r3, #1
 80054fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	3308      	adds	r3, #8
 8005504:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005508:	633a      	str	r2, [r7, #48]	; 0x30
 800550a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800550e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005510:	e841 2300 	strex	r3, r2, [r1]
 8005514:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e3      	bne.n	80054e4 <HAL_UART_IRQHandler+0x4a8>
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2220      	movs	r2, #32
 8005520:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	60fb      	str	r3, [r7, #12]
   return(result);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0310 	bic.w	r3, r3, #16
 8005542:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005550:	61fb      	str	r3, [r7, #28]
 8005552:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	69b9      	ldr	r1, [r7, #24]
 8005556:	69fa      	ldr	r2, [r7, #28]
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	617b      	str	r3, [r7, #20]
   return(result);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e4      	bne.n	800552e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005564:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005568:	4619      	mov	r1, r3
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f852 	bl	8005614 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005570:	e03f      	b.n	80055f2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00e      	beq.n	800559c <HAL_UART_IRQHandler+0x560>
 800557e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d008      	beq.n	800559c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005592:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f001 f80c 	bl	80065b2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800559a:	e02d      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800559c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00e      	beq.n	80055c6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d008      	beq.n	80055c6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d01c      	beq.n	80055f6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	4798      	blx	r3
    }
    return;
 80055c4:	e017      	b.n	80055f6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d012      	beq.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
 80055d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00c      	beq.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fe5d 	bl	800629e <UART_EndTransmit_IT>
    return;
 80055e4:	e008      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80055e6:	bf00      	nop
 80055e8:	e006      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
    return;
 80055ea:	bf00      	nop
 80055ec:	e004      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80055ee:	bf00      	nop
 80055f0:	e002      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80055f2:	bf00      	nop
 80055f4:	e000      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
    return;
 80055f6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80055f8:	37e8      	adds	r7, #232	; 0xe8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop

08005600 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	460b      	mov	r3, r1
 800561e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800562c:	b5b0      	push	{r4, r5, r7, lr}
 800562e:	b088      	sub	sp, #32
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005634:	2300      	movs	r3, #0
 8005636:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	431a      	orrs	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	4313      	orrs	r3, r2
 800564e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	4bad      	ldr	r3, [pc, #692]	; (800590c <UART_SetConfig+0x2e0>)
 8005658:	4013      	ands	r3, r2
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	69f9      	ldr	r1, [r7, #28]
 8005660:	430b      	orrs	r3, r1
 8005662:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4aa2      	ldr	r2, [pc, #648]	; (8005910 <UART_SetConfig+0x2e4>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d004      	beq.n	8005694 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	69fa      	ldr	r2, [r7, #28]
 8005690:	4313      	orrs	r3, r2
 8005692:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69fa      	ldr	r2, [r7, #28]
 80056a4:	430a      	orrs	r2, r1
 80056a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a99      	ldr	r2, [pc, #612]	; (8005914 <UART_SetConfig+0x2e8>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d121      	bne.n	80056f6 <UART_SetConfig+0xca>
 80056b2:	4b99      	ldr	r3, [pc, #612]	; (8005918 <UART_SetConfig+0x2ec>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b8:	f003 0303 	and.w	r3, r3, #3
 80056bc:	2b03      	cmp	r3, #3
 80056be:	d817      	bhi.n	80056f0 <UART_SetConfig+0xc4>
 80056c0:	a201      	add	r2, pc, #4	; (adr r2, 80056c8 <UART_SetConfig+0x9c>)
 80056c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c6:	bf00      	nop
 80056c8:	080056d9 	.word	0x080056d9
 80056cc:	080056e5 	.word	0x080056e5
 80056d0:	080056df 	.word	0x080056df
 80056d4:	080056eb 	.word	0x080056eb
 80056d8:	2301      	movs	r3, #1
 80056da:	76fb      	strb	r3, [r7, #27]
 80056dc:	e0e7      	b.n	80058ae <UART_SetConfig+0x282>
 80056de:	2302      	movs	r3, #2
 80056e0:	76fb      	strb	r3, [r7, #27]
 80056e2:	e0e4      	b.n	80058ae <UART_SetConfig+0x282>
 80056e4:	2304      	movs	r3, #4
 80056e6:	76fb      	strb	r3, [r7, #27]
 80056e8:	e0e1      	b.n	80058ae <UART_SetConfig+0x282>
 80056ea:	2308      	movs	r3, #8
 80056ec:	76fb      	strb	r3, [r7, #27]
 80056ee:	e0de      	b.n	80058ae <UART_SetConfig+0x282>
 80056f0:	2310      	movs	r3, #16
 80056f2:	76fb      	strb	r3, [r7, #27]
 80056f4:	e0db      	b.n	80058ae <UART_SetConfig+0x282>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a88      	ldr	r2, [pc, #544]	; (800591c <UART_SetConfig+0x2f0>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d132      	bne.n	8005766 <UART_SetConfig+0x13a>
 8005700:	4b85      	ldr	r3, [pc, #532]	; (8005918 <UART_SetConfig+0x2ec>)
 8005702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005706:	f003 030c 	and.w	r3, r3, #12
 800570a:	2b0c      	cmp	r3, #12
 800570c:	d828      	bhi.n	8005760 <UART_SetConfig+0x134>
 800570e:	a201      	add	r2, pc, #4	; (adr r2, 8005714 <UART_SetConfig+0xe8>)
 8005710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005714:	08005749 	.word	0x08005749
 8005718:	08005761 	.word	0x08005761
 800571c:	08005761 	.word	0x08005761
 8005720:	08005761 	.word	0x08005761
 8005724:	08005755 	.word	0x08005755
 8005728:	08005761 	.word	0x08005761
 800572c:	08005761 	.word	0x08005761
 8005730:	08005761 	.word	0x08005761
 8005734:	0800574f 	.word	0x0800574f
 8005738:	08005761 	.word	0x08005761
 800573c:	08005761 	.word	0x08005761
 8005740:	08005761 	.word	0x08005761
 8005744:	0800575b 	.word	0x0800575b
 8005748:	2300      	movs	r3, #0
 800574a:	76fb      	strb	r3, [r7, #27]
 800574c:	e0af      	b.n	80058ae <UART_SetConfig+0x282>
 800574e:	2302      	movs	r3, #2
 8005750:	76fb      	strb	r3, [r7, #27]
 8005752:	e0ac      	b.n	80058ae <UART_SetConfig+0x282>
 8005754:	2304      	movs	r3, #4
 8005756:	76fb      	strb	r3, [r7, #27]
 8005758:	e0a9      	b.n	80058ae <UART_SetConfig+0x282>
 800575a:	2308      	movs	r3, #8
 800575c:	76fb      	strb	r3, [r7, #27]
 800575e:	e0a6      	b.n	80058ae <UART_SetConfig+0x282>
 8005760:	2310      	movs	r3, #16
 8005762:	76fb      	strb	r3, [r7, #27]
 8005764:	e0a3      	b.n	80058ae <UART_SetConfig+0x282>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a6d      	ldr	r2, [pc, #436]	; (8005920 <UART_SetConfig+0x2f4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d120      	bne.n	80057b2 <UART_SetConfig+0x186>
 8005770:	4b69      	ldr	r3, [pc, #420]	; (8005918 <UART_SetConfig+0x2ec>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005776:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800577a:	2b30      	cmp	r3, #48	; 0x30
 800577c:	d013      	beq.n	80057a6 <UART_SetConfig+0x17a>
 800577e:	2b30      	cmp	r3, #48	; 0x30
 8005780:	d814      	bhi.n	80057ac <UART_SetConfig+0x180>
 8005782:	2b20      	cmp	r3, #32
 8005784:	d009      	beq.n	800579a <UART_SetConfig+0x16e>
 8005786:	2b20      	cmp	r3, #32
 8005788:	d810      	bhi.n	80057ac <UART_SetConfig+0x180>
 800578a:	2b00      	cmp	r3, #0
 800578c:	d002      	beq.n	8005794 <UART_SetConfig+0x168>
 800578e:	2b10      	cmp	r3, #16
 8005790:	d006      	beq.n	80057a0 <UART_SetConfig+0x174>
 8005792:	e00b      	b.n	80057ac <UART_SetConfig+0x180>
 8005794:	2300      	movs	r3, #0
 8005796:	76fb      	strb	r3, [r7, #27]
 8005798:	e089      	b.n	80058ae <UART_SetConfig+0x282>
 800579a:	2302      	movs	r3, #2
 800579c:	76fb      	strb	r3, [r7, #27]
 800579e:	e086      	b.n	80058ae <UART_SetConfig+0x282>
 80057a0:	2304      	movs	r3, #4
 80057a2:	76fb      	strb	r3, [r7, #27]
 80057a4:	e083      	b.n	80058ae <UART_SetConfig+0x282>
 80057a6:	2308      	movs	r3, #8
 80057a8:	76fb      	strb	r3, [r7, #27]
 80057aa:	e080      	b.n	80058ae <UART_SetConfig+0x282>
 80057ac:	2310      	movs	r3, #16
 80057ae:	76fb      	strb	r3, [r7, #27]
 80057b0:	e07d      	b.n	80058ae <UART_SetConfig+0x282>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a5b      	ldr	r2, [pc, #364]	; (8005924 <UART_SetConfig+0x2f8>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d120      	bne.n	80057fe <UART_SetConfig+0x1d2>
 80057bc:	4b56      	ldr	r3, [pc, #344]	; (8005918 <UART_SetConfig+0x2ec>)
 80057be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80057c6:	2bc0      	cmp	r3, #192	; 0xc0
 80057c8:	d013      	beq.n	80057f2 <UART_SetConfig+0x1c6>
 80057ca:	2bc0      	cmp	r3, #192	; 0xc0
 80057cc:	d814      	bhi.n	80057f8 <UART_SetConfig+0x1cc>
 80057ce:	2b80      	cmp	r3, #128	; 0x80
 80057d0:	d009      	beq.n	80057e6 <UART_SetConfig+0x1ba>
 80057d2:	2b80      	cmp	r3, #128	; 0x80
 80057d4:	d810      	bhi.n	80057f8 <UART_SetConfig+0x1cc>
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <UART_SetConfig+0x1b4>
 80057da:	2b40      	cmp	r3, #64	; 0x40
 80057dc:	d006      	beq.n	80057ec <UART_SetConfig+0x1c0>
 80057de:	e00b      	b.n	80057f8 <UART_SetConfig+0x1cc>
 80057e0:	2300      	movs	r3, #0
 80057e2:	76fb      	strb	r3, [r7, #27]
 80057e4:	e063      	b.n	80058ae <UART_SetConfig+0x282>
 80057e6:	2302      	movs	r3, #2
 80057e8:	76fb      	strb	r3, [r7, #27]
 80057ea:	e060      	b.n	80058ae <UART_SetConfig+0x282>
 80057ec:	2304      	movs	r3, #4
 80057ee:	76fb      	strb	r3, [r7, #27]
 80057f0:	e05d      	b.n	80058ae <UART_SetConfig+0x282>
 80057f2:	2308      	movs	r3, #8
 80057f4:	76fb      	strb	r3, [r7, #27]
 80057f6:	e05a      	b.n	80058ae <UART_SetConfig+0x282>
 80057f8:	2310      	movs	r3, #16
 80057fa:	76fb      	strb	r3, [r7, #27]
 80057fc:	e057      	b.n	80058ae <UART_SetConfig+0x282>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a49      	ldr	r2, [pc, #292]	; (8005928 <UART_SetConfig+0x2fc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d125      	bne.n	8005854 <UART_SetConfig+0x228>
 8005808:	4b43      	ldr	r3, [pc, #268]	; (8005918 <UART_SetConfig+0x2ec>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800580e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005812:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005816:	d017      	beq.n	8005848 <UART_SetConfig+0x21c>
 8005818:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800581c:	d817      	bhi.n	800584e <UART_SetConfig+0x222>
 800581e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005822:	d00b      	beq.n	800583c <UART_SetConfig+0x210>
 8005824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005828:	d811      	bhi.n	800584e <UART_SetConfig+0x222>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <UART_SetConfig+0x20a>
 800582e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005832:	d006      	beq.n	8005842 <UART_SetConfig+0x216>
 8005834:	e00b      	b.n	800584e <UART_SetConfig+0x222>
 8005836:	2300      	movs	r3, #0
 8005838:	76fb      	strb	r3, [r7, #27]
 800583a:	e038      	b.n	80058ae <UART_SetConfig+0x282>
 800583c:	2302      	movs	r3, #2
 800583e:	76fb      	strb	r3, [r7, #27]
 8005840:	e035      	b.n	80058ae <UART_SetConfig+0x282>
 8005842:	2304      	movs	r3, #4
 8005844:	76fb      	strb	r3, [r7, #27]
 8005846:	e032      	b.n	80058ae <UART_SetConfig+0x282>
 8005848:	2308      	movs	r3, #8
 800584a:	76fb      	strb	r3, [r7, #27]
 800584c:	e02f      	b.n	80058ae <UART_SetConfig+0x282>
 800584e:	2310      	movs	r3, #16
 8005850:	76fb      	strb	r3, [r7, #27]
 8005852:	e02c      	b.n	80058ae <UART_SetConfig+0x282>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a2d      	ldr	r2, [pc, #180]	; (8005910 <UART_SetConfig+0x2e4>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d125      	bne.n	80058aa <UART_SetConfig+0x27e>
 800585e:	4b2e      	ldr	r3, [pc, #184]	; (8005918 <UART_SetConfig+0x2ec>)
 8005860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005864:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005868:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800586c:	d017      	beq.n	800589e <UART_SetConfig+0x272>
 800586e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005872:	d817      	bhi.n	80058a4 <UART_SetConfig+0x278>
 8005874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005878:	d00b      	beq.n	8005892 <UART_SetConfig+0x266>
 800587a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800587e:	d811      	bhi.n	80058a4 <UART_SetConfig+0x278>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <UART_SetConfig+0x260>
 8005884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005888:	d006      	beq.n	8005898 <UART_SetConfig+0x26c>
 800588a:	e00b      	b.n	80058a4 <UART_SetConfig+0x278>
 800588c:	2300      	movs	r3, #0
 800588e:	76fb      	strb	r3, [r7, #27]
 8005890:	e00d      	b.n	80058ae <UART_SetConfig+0x282>
 8005892:	2302      	movs	r3, #2
 8005894:	76fb      	strb	r3, [r7, #27]
 8005896:	e00a      	b.n	80058ae <UART_SetConfig+0x282>
 8005898:	2304      	movs	r3, #4
 800589a:	76fb      	strb	r3, [r7, #27]
 800589c:	e007      	b.n	80058ae <UART_SetConfig+0x282>
 800589e:	2308      	movs	r3, #8
 80058a0:	76fb      	strb	r3, [r7, #27]
 80058a2:	e004      	b.n	80058ae <UART_SetConfig+0x282>
 80058a4:	2310      	movs	r3, #16
 80058a6:	76fb      	strb	r3, [r7, #27]
 80058a8:	e001      	b.n	80058ae <UART_SetConfig+0x282>
 80058aa:	2310      	movs	r3, #16
 80058ac:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a17      	ldr	r2, [pc, #92]	; (8005910 <UART_SetConfig+0x2e4>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	f040 8087 	bne.w	80059c8 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058ba:	7efb      	ldrb	r3, [r7, #27]
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d837      	bhi.n	8005930 <UART_SetConfig+0x304>
 80058c0:	a201      	add	r2, pc, #4	; (adr r2, 80058c8 <UART_SetConfig+0x29c>)
 80058c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c6:	bf00      	nop
 80058c8:	080058ed 	.word	0x080058ed
 80058cc:	08005931 	.word	0x08005931
 80058d0:	080058f5 	.word	0x080058f5
 80058d4:	08005931 	.word	0x08005931
 80058d8:	080058fb 	.word	0x080058fb
 80058dc:	08005931 	.word	0x08005931
 80058e0:	08005931 	.word	0x08005931
 80058e4:	08005931 	.word	0x08005931
 80058e8:	08005903 	.word	0x08005903
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ec:	f7fd fce6 	bl	80032bc <HAL_RCC_GetPCLK1Freq>
 80058f0:	6178      	str	r0, [r7, #20]
        break;
 80058f2:	e022      	b.n	800593a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058f4:	4b0d      	ldr	r3, [pc, #52]	; (800592c <UART_SetConfig+0x300>)
 80058f6:	617b      	str	r3, [r7, #20]
        break;
 80058f8:	e01f      	b.n	800593a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058fa:	f7fd fc47 	bl	800318c <HAL_RCC_GetSysClockFreq>
 80058fe:	6178      	str	r0, [r7, #20]
        break;
 8005900:	e01b      	b.n	800593a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005902:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005906:	617b      	str	r3, [r7, #20]
        break;
 8005908:	e017      	b.n	800593a <UART_SetConfig+0x30e>
 800590a:	bf00      	nop
 800590c:	efff69f3 	.word	0xefff69f3
 8005910:	40008000 	.word	0x40008000
 8005914:	40013800 	.word	0x40013800
 8005918:	40021000 	.word	0x40021000
 800591c:	40004400 	.word	0x40004400
 8005920:	40004800 	.word	0x40004800
 8005924:	40004c00 	.word	0x40004c00
 8005928:	40005000 	.word	0x40005000
 800592c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	76bb      	strb	r3, [r7, #26]
        break;
 8005938:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 80f1 	beq.w	8005b24 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	4613      	mov	r3, r2
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	4413      	add	r3, r2
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	429a      	cmp	r2, r3
 8005950:	d305      	bcc.n	800595e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	429a      	cmp	r2, r3
 800595c:	d902      	bls.n	8005964 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	76bb      	strb	r3, [r7, #26]
 8005962:	e0df      	b.n	8005b24 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	4618      	mov	r0, r3
 8005968:	f04f 0100 	mov.w	r1, #0
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	020b      	lsls	r3, r1, #8
 8005976:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800597a:	0202      	lsls	r2, r0, #8
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	6849      	ldr	r1, [r1, #4]
 8005980:	0849      	lsrs	r1, r1, #1
 8005982:	4608      	mov	r0, r1
 8005984:	f04f 0100 	mov.w	r1, #0
 8005988:	1814      	adds	r4, r2, r0
 800598a:	eb43 0501 	adc.w	r5, r3, r1
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	461a      	mov	r2, r3
 8005994:	f04f 0300 	mov.w	r3, #0
 8005998:	4620      	mov	r0, r4
 800599a:	4629      	mov	r1, r5
 800599c:	f7fa fc20 	bl	80001e0 <__aeabi_uldivmod>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	4613      	mov	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059ae:	d308      	bcc.n	80059c2 <UART_SetConfig+0x396>
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059b6:	d204      	bcs.n	80059c2 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	60da      	str	r2, [r3, #12]
 80059c0:	e0b0      	b.n	8005b24 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	76bb      	strb	r3, [r7, #26]
 80059c6:	e0ad      	b.n	8005b24 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059d0:	d15b      	bne.n	8005a8a <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80059d2:	7efb      	ldrb	r3, [r7, #27]
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d828      	bhi.n	8005a2a <UART_SetConfig+0x3fe>
 80059d8:	a201      	add	r2, pc, #4	; (adr r2, 80059e0 <UART_SetConfig+0x3b4>)
 80059da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059de:	bf00      	nop
 80059e0:	08005a05 	.word	0x08005a05
 80059e4:	08005a0d 	.word	0x08005a0d
 80059e8:	08005a15 	.word	0x08005a15
 80059ec:	08005a2b 	.word	0x08005a2b
 80059f0:	08005a1b 	.word	0x08005a1b
 80059f4:	08005a2b 	.word	0x08005a2b
 80059f8:	08005a2b 	.word	0x08005a2b
 80059fc:	08005a2b 	.word	0x08005a2b
 8005a00:	08005a23 	.word	0x08005a23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a04:	f7fd fc5a 	bl	80032bc <HAL_RCC_GetPCLK1Freq>
 8005a08:	6178      	str	r0, [r7, #20]
        break;
 8005a0a:	e013      	b.n	8005a34 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a0c:	f7fd fc6c 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8005a10:	6178      	str	r0, [r7, #20]
        break;
 8005a12:	e00f      	b.n	8005a34 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a14:	4b49      	ldr	r3, [pc, #292]	; (8005b3c <UART_SetConfig+0x510>)
 8005a16:	617b      	str	r3, [r7, #20]
        break;
 8005a18:	e00c      	b.n	8005a34 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a1a:	f7fd fbb7 	bl	800318c <HAL_RCC_GetSysClockFreq>
 8005a1e:	6178      	str	r0, [r7, #20]
        break;
 8005a20:	e008      	b.n	8005a34 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a26:	617b      	str	r3, [r7, #20]
        break;
 8005a28:	e004      	b.n	8005a34 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	76bb      	strb	r3, [r7, #26]
        break;
 8005a32:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d074      	beq.n	8005b24 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	005a      	lsls	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	085b      	lsrs	r3, r3, #1
 8005a44:	441a      	add	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	2b0f      	cmp	r3, #15
 8005a54:	d916      	bls.n	8005a84 <UART_SetConfig+0x458>
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a5c:	d212      	bcs.n	8005a84 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	f023 030f 	bic.w	r3, r3, #15
 8005a66:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	085b      	lsrs	r3, r3, #1
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	89fb      	ldrh	r3, [r7, #14]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	89fa      	ldrh	r2, [r7, #14]
 8005a80:	60da      	str	r2, [r3, #12]
 8005a82:	e04f      	b.n	8005b24 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	76bb      	strb	r3, [r7, #26]
 8005a88:	e04c      	b.n	8005b24 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a8a:	7efb      	ldrb	r3, [r7, #27]
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d828      	bhi.n	8005ae2 <UART_SetConfig+0x4b6>
 8005a90:	a201      	add	r2, pc, #4	; (adr r2, 8005a98 <UART_SetConfig+0x46c>)
 8005a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a96:	bf00      	nop
 8005a98:	08005abd 	.word	0x08005abd
 8005a9c:	08005ac5 	.word	0x08005ac5
 8005aa0:	08005acd 	.word	0x08005acd
 8005aa4:	08005ae3 	.word	0x08005ae3
 8005aa8:	08005ad3 	.word	0x08005ad3
 8005aac:	08005ae3 	.word	0x08005ae3
 8005ab0:	08005ae3 	.word	0x08005ae3
 8005ab4:	08005ae3 	.word	0x08005ae3
 8005ab8:	08005adb 	.word	0x08005adb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005abc:	f7fd fbfe 	bl	80032bc <HAL_RCC_GetPCLK1Freq>
 8005ac0:	6178      	str	r0, [r7, #20]
        break;
 8005ac2:	e013      	b.n	8005aec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ac4:	f7fd fc10 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8005ac8:	6178      	str	r0, [r7, #20]
        break;
 8005aca:	e00f      	b.n	8005aec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005acc:	4b1b      	ldr	r3, [pc, #108]	; (8005b3c <UART_SetConfig+0x510>)
 8005ace:	617b      	str	r3, [r7, #20]
        break;
 8005ad0:	e00c      	b.n	8005aec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ad2:	f7fd fb5b 	bl	800318c <HAL_RCC_GetSysClockFreq>
 8005ad6:	6178      	str	r0, [r7, #20]
        break;
 8005ad8:	e008      	b.n	8005aec <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ade:	617b      	str	r3, [r7, #20]
        break;
 8005ae0:	e004      	b.n	8005aec <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	76bb      	strb	r3, [r7, #26]
        break;
 8005aea:	bf00      	nop
    }

    if (pclk != 0U)
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d018      	beq.n	8005b24 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	085a      	lsrs	r2, r3, #1
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	441a      	add	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b04:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b0f      	cmp	r3, #15
 8005b0a:	d909      	bls.n	8005b20 <UART_SetConfig+0x4f4>
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b12:	d205      	bcs.n	8005b20 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	e001      	b.n	8005b24 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005b30:	7ebb      	ldrb	r3, [r7, #26]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3720      	adds	r7, #32
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bdb0      	pop	{r4, r5, r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	00f42400 	.word	0x00f42400

08005b40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4c:	f003 0301 	and.w	r3, r3, #1
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00a      	beq.n	8005b6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb2:	f003 0308 	and.w	r3, r3, #8
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd4:	f003 0310 	and.w	r3, r3, #16
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00a      	beq.n	8005bf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf6:	f003 0320 	and.w	r3, r3, #32
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00a      	beq.n	8005c14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01a      	beq.n	8005c56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c3e:	d10a      	bne.n	8005c56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	605a      	str	r2, [r3, #4]
  }
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c94:	f7fb fcae 	bl	80015f4 <HAL_GetTick>
 8005c98:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d10e      	bne.n	8005cc6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ca8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 f82d 	bl	8005d16 <UART_WaitOnFlagUntilTimeout>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e023      	b.n	8005d0e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b04      	cmp	r3, #4
 8005cd2:	d10e      	bne.n	8005cf2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f817 	bl	8005d16 <UART_WaitOnFlagUntilTimeout>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e00d      	b.n	8005d0e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}

08005d16 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b09c      	sub	sp, #112	; 0x70
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	603b      	str	r3, [r7, #0]
 8005d22:	4613      	mov	r3, r2
 8005d24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d26:	e0a5      	b.n	8005e74 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2e:	f000 80a1 	beq.w	8005e74 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d32:	f7fb fc5f 	bl	80015f4 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d302      	bcc.n	8005d48 <UART_WaitOnFlagUntilTimeout+0x32>
 8005d42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d13e      	bne.n	8005dc6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005d56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d58:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d5c:	667b      	str	r3, [r7, #100]	; 0x64
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d68:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005d6c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005d74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e6      	bne.n	8005d48 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3308      	adds	r3, #8
 8005d80:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	663b      	str	r3, [r7, #96]	; 0x60
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	3308      	adds	r3, #8
 8005d98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005d9a:	64ba      	str	r2, [r7, #72]	; 0x48
 8005d9c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005da0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005da2:	e841 2300 	strex	r3, r2, [r1]
 8005da6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005da8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1e5      	bne.n	8005d7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2220      	movs	r2, #32
 8005db2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2220      	movs	r2, #32
 8005db8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e067      	b.n	8005e96 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d04f      	beq.n	8005e74 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005de2:	d147      	bne.n	8005e74 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dec:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df6:	e853 3f00 	ldrex	r3, [r3]
 8005dfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	461a      	mov	r2, r3
 8005e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8005e0e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e14:	e841 2300 	strex	r3, r2, [r1]
 8005e18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e6      	bne.n	8005dee <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3308      	adds	r3, #8
 8005e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	f023 0301 	bic.w	r3, r3, #1
 8005e36:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3308      	adds	r3, #8
 8005e3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e40:	623a      	str	r2, [r7, #32]
 8005e42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	69f9      	ldr	r1, [r7, #28]
 8005e46:	6a3a      	ldr	r2, [r7, #32]
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e5      	bne.n	8005e20 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2220      	movs	r2, #32
 8005e64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e010      	b.n	8005e96 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	69da      	ldr	r2, [r3, #28]
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	bf0c      	ite	eq
 8005e84:	2301      	moveq	r3, #1
 8005e86:	2300      	movne	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	79fb      	ldrb	r3, [r7, #7]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	f43f af4a 	beq.w	8005d28 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3770      	adds	r7, #112	; 0x70
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
	...

08005ea0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b097      	sub	sp, #92	; 0x5c
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	88fa      	ldrh	r2, [r7, #6]
 8005eb8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	88fa      	ldrh	r2, [r7, #6]
 8005ec0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed2:	d10e      	bne.n	8005ef2 <UART_Start_Receive_IT+0x52>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d105      	bne.n	8005ee8 <UART_Start_Receive_IT+0x48>
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005ee2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ee6:	e02d      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	22ff      	movs	r2, #255	; 0xff
 8005eec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ef0:	e028      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10d      	bne.n	8005f16 <UART_Start_Receive_IT+0x76>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d104      	bne.n	8005f0c <UART_Start_Receive_IT+0x6c>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	22ff      	movs	r2, #255	; 0xff
 8005f06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f0a:	e01b      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	227f      	movs	r2, #127	; 0x7f
 8005f10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f14:	e016      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f1e:	d10d      	bne.n	8005f3c <UART_Start_Receive_IT+0x9c>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d104      	bne.n	8005f32 <UART_Start_Receive_IT+0x92>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	227f      	movs	r2, #127	; 0x7f
 8005f2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f30:	e008      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	223f      	movs	r2, #63	; 0x3f
 8005f36:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f3a:	e003      	b.n	8005f44 <UART_Start_Receive_IT+0xa4>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2222      	movs	r2, #34	; 0x22
 8005f50:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	3308      	adds	r3, #8
 8005f58:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5c:	e853 3f00 	ldrex	r3, [r3]
 8005f60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f64:	f043 0301 	orr.w	r3, r3, #1
 8005f68:	657b      	str	r3, [r7, #84]	; 0x54
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	3308      	adds	r3, #8
 8005f70:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f72:	64ba      	str	r2, [r7, #72]	; 0x48
 8005f74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005f80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1e5      	bne.n	8005f52 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }  
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f8e:	d107      	bne.n	8005fa0 <UART_Start_Receive_IT+0x100>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d103      	bne.n	8005fa0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4a24      	ldr	r2, [pc, #144]	; (800602c <UART_Start_Receive_IT+0x18c>)
 8005f9c:	665a      	str	r2, [r3, #100]	; 0x64
 8005f9e:	e002      	b.n	8005fa6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4a23      	ldr	r2, [pc, #140]	; (8006030 <UART_Start_Receive_IT+0x190>)
 8005fa4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d019      	beq.n	8005fea <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbe:	e853 3f00 	ldrex	r3, [r3]
 8005fc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005fca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fd6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e6      	bne.n	8005fb6 <UART_Start_Receive_IT+0x116>
 8005fe8:	e018      	b.n	800601c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	e853 3f00 	ldrex	r3, [r3]
 8005ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f043 0320 	orr.w	r3, r3, #32
 8005ffe:	653b      	str	r3, [r7, #80]	; 0x50
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	461a      	mov	r2, r3
 8006006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006008:	623b      	str	r3, [r7, #32]
 800600a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600c:	69f9      	ldr	r1, [r7, #28]
 800600e:	6a3a      	ldr	r2, [r7, #32]
 8006010:	e841 2300 	strex	r3, r2, [r1]
 8006014:	61bb      	str	r3, [r7, #24]
   return(result);
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1e6      	bne.n	8005fea <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	375c      	adds	r7, #92	; 0x5c
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	08006453 	.word	0x08006453
 8006030:	080062f3 	.word	0x080062f3

08006034 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006034:	b480      	push	{r7}
 8006036:	b095      	sub	sp, #84	; 0x54
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006044:	e853 3f00 	ldrex	r3, [r3]
 8006048:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006050:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800605a:	643b      	str	r3, [r7, #64]	; 0x40
 800605c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006060:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e6      	bne.n	800603c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3308      	adds	r3, #8
 8006074:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	e853 3f00 	ldrex	r3, [r3]
 800607c:	61fb      	str	r3, [r7, #28]
   return(result);
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	f023 0301 	bic.w	r3, r3, #1
 8006084:	64bb      	str	r3, [r7, #72]	; 0x48
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3308      	adds	r3, #8
 800608c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800608e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006090:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006092:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006096:	e841 2300 	strex	r3, r2, [r1]
 800609a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1e5      	bne.n	800606e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d118      	bne.n	80060dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f023 0310 	bic.w	r3, r3, #16
 80060be:	647b      	str	r3, [r7, #68]	; 0x44
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	461a      	mov	r2, r3
 80060c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060c8:	61bb      	str	r3, [r7, #24]
 80060ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	6979      	ldr	r1, [r7, #20]
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	613b      	str	r3, [r7, #16]
   return(result);
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e6      	bne.n	80060aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2220      	movs	r2, #32
 80060e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	665a      	str	r2, [r3, #100]	; 0x64
}
 80060ee:	bf00      	nop
 80060f0:	3754      	adds	r7, #84	; 0x54
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b084      	sub	sp, #16
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f7ff fa71 	bl	8005600 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800611e:	bf00      	nop
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006126:	b480      	push	{r7}
 8006128:	b08f      	sub	sp, #60	; 0x3c
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006132:	2b21      	cmp	r3, #33	; 0x21
 8006134:	d14d      	bne.n	80061d2 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800613c:	b29b      	uxth	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d132      	bne.n	80061a8 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	e853 3f00 	ldrex	r3, [r3]
 800614e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006156:	637b      	str	r3, [r7, #52]	; 0x34
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	461a      	mov	r2, r3
 800615e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006162:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800616e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e6      	bne.n	8006142 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	60bb      	str	r3, [r7, #8]
   return(result);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006188:	633b      	str	r3, [r7, #48]	; 0x30
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006192:	61bb      	str	r3, [r7, #24]
 8006194:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6979      	ldr	r1, [r7, #20]
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	613b      	str	r3, [r7, #16]
   return(result);
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e6      	bne.n	8006174 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80061a6:	e014      	b.n	80061d2 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ac:	781a      	ldrb	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	b292      	uxth	r2, r2
 80061b4:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	3b01      	subs	r3, #1
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80061d2:	bf00      	nop
 80061d4:	373c      	adds	r7, #60	; 0x3c
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80061de:	b480      	push	{r7}
 80061e0:	b091      	sub	sp, #68	; 0x44
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80061ea:	2b21      	cmp	r3, #33	; 0x21
 80061ec:	d151      	bne.n	8006292 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d132      	bne.n	8006260 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	e853 3f00 	ldrex	r3, [r3]
 8006206:	623b      	str	r3, [r7, #32]
   return(result);
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800620e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006218:	633b      	str	r3, [r7, #48]	; 0x30
 800621a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800621e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006220:	e841 2300 	strex	r3, r2, [r1]
 8006224:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1e6      	bne.n	80061fa <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	e853 3f00 	ldrex	r3, [r3]
 8006238:	60fb      	str	r3, [r7, #12]
   return(result);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006240:	637b      	str	r3, [r7, #52]	; 0x34
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624a:	61fb      	str	r3, [r7, #28]
 800624c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624e:	69b9      	ldr	r1, [r7, #24]
 8006250:	69fa      	ldr	r2, [r7, #28]
 8006252:	e841 2300 	strex	r3, r2, [r1]
 8006256:	617b      	str	r3, [r7, #20]
   return(result);
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1e6      	bne.n	800622c <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800625e:	e018      	b.n	8006292 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006264:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006268:	881a      	ldrh	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006272:	b292      	uxth	r2, r2
 8006274:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800627a:	1c9a      	adds	r2, r3, #2
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006286:	b29b      	uxth	r3, r3
 8006288:	3b01      	subs	r3, #1
 800628a:	b29a      	uxth	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006292:	bf00      	nop
 8006294:	3744      	adds	r7, #68	; 0x44
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b088      	sub	sp, #32
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	e853 3f00 	ldrex	r3, [r3]
 80062b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062ba:	61fb      	str	r3, [r7, #28]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	461a      	mov	r2, r3
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c8:	6979      	ldr	r1, [r7, #20]
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	e841 2300 	strex	r3, r2, [r1]
 80062d0:	613b      	str	r3, [r7, #16]
   return(result);
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1e6      	bne.n	80062a6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2220      	movs	r2, #32
 80062dc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7fa fd93 	bl	8000e10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ea:	bf00      	nop
 80062ec:	3720      	adds	r7, #32
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b096      	sub	sp, #88	; 0x58
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006300:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006308:	2b22      	cmp	r3, #34	; 0x22
 800630a:	f040 8094 	bne.w	8006436 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006314:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006318:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800631c:	b2d9      	uxtb	r1, r3
 800631e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006322:	b2da      	uxtb	r2, r3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006328:	400a      	ands	r2, r1
 800632a:	b2d2      	uxtb	r2, r2
 800632c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800633e:	b29b      	uxth	r3, r3
 8006340:	3b01      	subs	r3, #1
 8006342:	b29a      	uxth	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006350:	b29b      	uxth	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d179      	bne.n	800644a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800635e:	e853 3f00 	ldrex	r3, [r3]
 8006362:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006366:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800636a:	653b      	str	r3, [r7, #80]	; 0x50
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	461a      	mov	r2, r3
 8006372:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006374:	647b      	str	r3, [r7, #68]	; 0x44
 8006376:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006378:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800637a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800637c:	e841 2300 	strex	r3, r2, [r1]
 8006380:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1e6      	bne.n	8006356 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	3308      	adds	r3, #8
 800638e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	623b      	str	r3, [r7, #32]
   return(result);
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	f023 0301 	bic.w	r3, r3, #1
 800639e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	3308      	adds	r3, #8
 80063a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063a8:	633a      	str	r2, [r7, #48]	; 0x30
 80063aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063b0:	e841 2300 	strex	r3, r2, [r1]
 80063b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e5      	bne.n	8006388 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2220      	movs	r2, #32
 80063c0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d12e      	bne.n	800642e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 0310 	bic.w	r3, r3, #16
 80063ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063f4:	61fb      	str	r3, [r7, #28]
 80063f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	69b9      	ldr	r1, [r7, #24]
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	617b      	str	r3, [r7, #20]
   return(result);
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e6      	bne.n	80063d6 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b10      	cmp	r3, #16
 8006414:	d103      	bne.n	800641e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2210      	movs	r2, #16
 800641c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006424:	4619      	mov	r1, r3
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff f8f4 	bl	8005614 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800642c:	e00d      	b.n	800644a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f7fa fd64 	bl	8000efc <HAL_UART_RxCpltCallback>
}
 8006434:	e009      	b.n	800644a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	8b1b      	ldrh	r3, [r3, #24]
 800643c:	b29a      	uxth	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0208 	orr.w	r2, r2, #8
 8006446:	b292      	uxth	r2, r2
 8006448:	831a      	strh	r2, [r3, #24]
}
 800644a:	bf00      	nop
 800644c:	3758      	adds	r7, #88	; 0x58
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b096      	sub	sp, #88	; 0x58
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006460:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006468:	2b22      	cmp	r3, #34	; 0x22
 800646a:	f040 8094 	bne.w	8006596 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006474:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800647c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800647e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006482:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006486:	4013      	ands	r3, r2
 8006488:	b29a      	uxth	r2, r3
 800648a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800648c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006492:	1c9a      	adds	r2, r3, #2
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d179      	bne.n	80065aa <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064be:	e853 3f00 	ldrex	r3, [r3]
 80064c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80064c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	461a      	mov	r2, r3
 80064d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064d4:	643b      	str	r3, [r7, #64]	; 0x40
 80064d6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80064da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80064dc:	e841 2300 	strex	r3, r2, [r1]
 80064e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e6      	bne.n	80064b6 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	3308      	adds	r3, #8
 80064ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	e853 3f00 	ldrex	r3, [r3]
 80064f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	f023 0301 	bic.w	r3, r3, #1
 80064fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	3308      	adds	r3, #8
 8006506:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006508:	62fa      	str	r2, [r7, #44]	; 0x2c
 800650a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800650e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006510:	e841 2300 	strex	r3, r2, [r1]
 8006514:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1e5      	bne.n	80064e8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2220      	movs	r2, #32
 8006520:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800652c:	2b01      	cmp	r3, #1
 800652e:	d12e      	bne.n	800658e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	e853 3f00 	ldrex	r3, [r3]
 8006542:	60bb      	str	r3, [r7, #8]
   return(result);
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	f023 0310 	bic.w	r3, r3, #16
 800654a:	647b      	str	r3, [r7, #68]	; 0x44
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	461a      	mov	r2, r3
 8006552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006554:	61bb      	str	r3, [r7, #24]
 8006556:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6979      	ldr	r1, [r7, #20]
 800655a:	69ba      	ldr	r2, [r7, #24]
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	613b      	str	r3, [r7, #16]
   return(result);
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e6      	bne.n	8006536 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	f003 0310 	and.w	r3, r3, #16
 8006572:	2b10      	cmp	r3, #16
 8006574:	d103      	bne.n	800657e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2210      	movs	r2, #16
 800657c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006584:	4619      	mov	r1, r3
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff f844 	bl	8005614 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800658c:	e00d      	b.n	80065aa <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f7fa fcb4 	bl	8000efc <HAL_UART_RxCpltCallback>
}
 8006594:	e009      	b.n	80065aa <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	8b1b      	ldrh	r3, [r3, #24]
 800659c:	b29a      	uxth	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f042 0208 	orr.w	r2, r2, #8
 80065a6:	b292      	uxth	r2, r2
 80065a8:	831a      	strh	r2, [r3, #24]
}
 80065aa:	bf00      	nop
 80065ac:	3758      	adds	r7, #88	; 0x58
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b083      	sub	sp, #12
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
	...

080065c8 <__NVIC_SetPriority>:
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	4603      	mov	r3, r0
 80065d0:	6039      	str	r1, [r7, #0]
 80065d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	db0a      	blt.n	80065f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	490c      	ldr	r1, [pc, #48]	; (8006614 <__NVIC_SetPriority+0x4c>)
 80065e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e6:	0112      	lsls	r2, r2, #4
 80065e8:	b2d2      	uxtb	r2, r2
 80065ea:	440b      	add	r3, r1
 80065ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80065f0:	e00a      	b.n	8006608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	4908      	ldr	r1, [pc, #32]	; (8006618 <__NVIC_SetPriority+0x50>)
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	f003 030f 	and.w	r3, r3, #15
 80065fe:	3b04      	subs	r3, #4
 8006600:	0112      	lsls	r2, r2, #4
 8006602:	b2d2      	uxtb	r2, r2
 8006604:	440b      	add	r3, r1
 8006606:	761a      	strb	r2, [r3, #24]
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	e000e100 	.word	0xe000e100
 8006618:	e000ed00 	.word	0xe000ed00

0800661c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006620:	4b05      	ldr	r3, [pc, #20]	; (8006638 <SysTick_Handler+0x1c>)
 8006622:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006624:	f001 fe8e 	bl	8008344 <xTaskGetSchedulerState>
 8006628:	4603      	mov	r3, r0
 800662a:	2b01      	cmp	r3, #1
 800662c:	d001      	beq.n	8006632 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800662e:	f002 feab 	bl	8009388 <xPortSysTickHandler>
  }
}
 8006632:	bf00      	nop
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	e000e010 	.word	0xe000e010

0800663c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006640:	2100      	movs	r1, #0
 8006642:	f06f 0004 	mvn.w	r0, #4
 8006646:	f7ff ffbf 	bl	80065c8 <__NVIC_SetPriority>
#endif
}
 800664a:	bf00      	nop
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006656:	f3ef 8305 	mrs	r3, IPSR
 800665a:	603b      	str	r3, [r7, #0]
  return(result);
 800665c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006662:	f06f 0305 	mvn.w	r3, #5
 8006666:	607b      	str	r3, [r7, #4]
 8006668:	e00c      	b.n	8006684 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800666a:	4b0a      	ldr	r3, [pc, #40]	; (8006694 <osKernelInitialize+0x44>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d105      	bne.n	800667e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006672:	4b08      	ldr	r3, [pc, #32]	; (8006694 <osKernelInitialize+0x44>)
 8006674:	2201      	movs	r2, #1
 8006676:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006678:	2300      	movs	r3, #0
 800667a:	607b      	str	r3, [r7, #4]
 800667c:	e002      	b.n	8006684 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800667e:	f04f 33ff 	mov.w	r3, #4294967295
 8006682:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006684:	687b      	ldr	r3, [r7, #4]
}
 8006686:	4618      	mov	r0, r3
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000060 	.word	0x20000060

08006698 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800669e:	f3ef 8305 	mrs	r3, IPSR
 80066a2:	603b      	str	r3, [r7, #0]
  return(result);
 80066a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d003      	beq.n	80066b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80066aa:	f06f 0305 	mvn.w	r3, #5
 80066ae:	607b      	str	r3, [r7, #4]
 80066b0:	e010      	b.n	80066d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80066b2:	4b0b      	ldr	r3, [pc, #44]	; (80066e0 <osKernelStart+0x48>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d109      	bne.n	80066ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80066ba:	f7ff ffbf 	bl	800663c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80066be:	4b08      	ldr	r3, [pc, #32]	; (80066e0 <osKernelStart+0x48>)
 80066c0:	2202      	movs	r2, #2
 80066c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80066c4:	f001 f9f6 	bl	8007ab4 <vTaskStartScheduler>
      stat = osOK;
 80066c8:	2300      	movs	r3, #0
 80066ca:	607b      	str	r3, [r7, #4]
 80066cc:	e002      	b.n	80066d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80066ce:	f04f 33ff 	mov.w	r3, #4294967295
 80066d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80066d4:	687b      	ldr	r3, [r7, #4]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	20000060 	.word	0x20000060

080066e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b08e      	sub	sp, #56	; 0x38
 80066e8:	af04      	add	r7, sp, #16
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066f4:	f3ef 8305 	mrs	r3, IPSR
 80066f8:	617b      	str	r3, [r7, #20]
  return(result);
 80066fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d17e      	bne.n	80067fe <osThreadNew+0x11a>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d07b      	beq.n	80067fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006706:	2340      	movs	r3, #64	; 0x40
 8006708:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800670a:	2318      	movs	r3, #24
 800670c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800670e:	2300      	movs	r3, #0
 8006710:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006712:	f04f 33ff 	mov.w	r3, #4294967295
 8006716:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d045      	beq.n	80067aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d002      	beq.n	800672c <osThreadNew+0x48>
        name = attr->name;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	699b      	ldr	r3, [r3, #24]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d002      	beq.n	800673a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <osThreadNew+0x6e>
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	2b38      	cmp	r3, #56	; 0x38
 8006744:	d805      	bhi.n	8006752 <osThreadNew+0x6e>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <osThreadNew+0x72>
        return (NULL);
 8006752:	2300      	movs	r3, #0
 8006754:	e054      	b.n	8006800 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d003      	beq.n	8006766 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	089b      	lsrs	r3, r3, #2
 8006764:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00e      	beq.n	800678c <osThreadNew+0xa8>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	2b5b      	cmp	r3, #91	; 0x5b
 8006774:	d90a      	bls.n	800678c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800677a:	2b00      	cmp	r3, #0
 800677c:	d006      	beq.n	800678c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d002      	beq.n	800678c <osThreadNew+0xa8>
        mem = 1;
 8006786:	2301      	movs	r3, #1
 8006788:	61bb      	str	r3, [r7, #24]
 800678a:	e010      	b.n	80067ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10c      	bne.n	80067ae <osThreadNew+0xca>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d108      	bne.n	80067ae <osThreadNew+0xca>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d104      	bne.n	80067ae <osThreadNew+0xca>
          mem = 0;
 80067a4:	2300      	movs	r3, #0
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	e001      	b.n	80067ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d110      	bne.n	80067d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067bc:	9202      	str	r2, [sp, #8]
 80067be:	9301      	str	r3, [sp, #4]
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	6a3a      	ldr	r2, [r7, #32]
 80067c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 ff9c 	bl	8007708 <xTaskCreateStatic>
 80067d0:	4603      	mov	r3, r0
 80067d2:	613b      	str	r3, [r7, #16]
 80067d4:	e013      	b.n	80067fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d110      	bne.n	80067fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	b29a      	uxth	r2, r3
 80067e0:	f107 0310 	add.w	r3, r7, #16
 80067e4:	9301      	str	r3, [sp, #4]
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 ffe7 	bl	80077c2 <xTaskCreate>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d001      	beq.n	80067fe <osThreadNew+0x11a>
            hTask = NULL;
 80067fa:	2300      	movs	r3, #0
 80067fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80067fe:	693b      	ldr	r3, [r7, #16]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3728      	adds	r7, #40	; 0x28
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006810:	f3ef 8305 	mrs	r3, IPSR
 8006814:	60bb      	str	r3, [r7, #8]
  return(result);
 8006816:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006818:	2b00      	cmp	r3, #0
 800681a:	d003      	beq.n	8006824 <osDelay+0x1c>
    stat = osErrorISR;
 800681c:	f06f 0305 	mvn.w	r3, #5
 8006820:	60fb      	str	r3, [r7, #12]
 8006822:	e007      	b.n	8006834 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006824:	2300      	movs	r3, #0
 8006826:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <osDelay+0x2c>
      vTaskDelay(ticks);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f001 f90c 	bl	8007a4c <vTaskDelay>
    }
  }

  return (stat);
 8006834:	68fb      	ldr	r3, [r7, #12]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
	...

08006840 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4a07      	ldr	r2, [pc, #28]	; (800686c <vApplicationGetIdleTaskMemory+0x2c>)
 8006850:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	4a06      	ldr	r2, [pc, #24]	; (8006870 <vApplicationGetIdleTaskMemory+0x30>)
 8006856:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2240      	movs	r2, #64	; 0x40
 800685c:	601a      	str	r2, [r3, #0]
}
 800685e:	bf00      	nop
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	20000064 	.word	0x20000064
 8006870:	200000c0 	.word	0x200000c0

08006874 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4a07      	ldr	r2, [pc, #28]	; (80068a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8006884:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	4a06      	ldr	r2, [pc, #24]	; (80068a4 <vApplicationGetTimerTaskMemory+0x30>)
 800688a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2280      	movs	r2, #128	; 0x80
 8006890:	601a      	str	r2, [r3, #0]
}
 8006892:	bf00      	nop
 8006894:	3714      	adds	r7, #20
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	200001c0 	.word	0x200001c0
 80068a4:	2000021c 	.word	0x2000021c

080068a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f103 0208 	add.w	r2, r3, #8
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f04f 32ff 	mov.w	r2, #4294967295
 80068c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f103 0208 	add.w	r2, r3, #8
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f103 0208 	add.w	r2, r3, #8
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006902:	b480      	push	{r7}
 8006904:	b085      	sub	sp, #20
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
 800690a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	689a      	ldr	r2, [r3, #8]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	601a      	str	r2, [r3, #0]
}
 800693e:	bf00      	nop
 8006940:	3714      	adds	r7, #20
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
 8006952:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006960:	d103      	bne.n	800696a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	60fb      	str	r3, [r7, #12]
 8006968:	e00c      	b.n	8006984 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3308      	adds	r3, #8
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	e002      	b.n	8006978 <vListInsert+0x2e>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	60fb      	str	r3, [r7, #12]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	429a      	cmp	r2, r3
 8006982:	d2f6      	bcs.n	8006972 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	1c5a      	adds	r2, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	601a      	str	r2, [r3, #0]
}
 80069b0:	bf00      	nop
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	6892      	ldr	r2, [r2, #8]
 80069d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	6852      	ldr	r2, [r2, #4]
 80069dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d103      	bne.n	80069f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	689a      	ldr	r2, [r3, #8]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	1e5a      	subs	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10a      	bne.n	8006a3a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a36:	bf00      	nop
 8006a38:	e7fe      	b.n	8006a38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006a3a:	f002 fc13 	bl	8009264 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a46:	68f9      	ldr	r1, [r7, #12]
 8006a48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a4a:	fb01 f303 	mul.w	r3, r1, r3
 8006a4e:	441a      	add	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	68f9      	ldr	r1, [r7, #12]
 8006a6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a70:	fb01 f303 	mul.w	r3, r1, r3
 8006a74:	441a      	add	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	22ff      	movs	r2, #255	; 0xff
 8006a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	22ff      	movs	r2, #255	; 0xff
 8006a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d114      	bne.n	8006aba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01a      	beq.n	8006ace <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	3310      	adds	r3, #16
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f001 fa93 	bl	8007fc8 <xTaskRemoveFromEventList>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d012      	beq.n	8006ace <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	; (8006adc <xQueueGenericReset+0xcc>)
 8006aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	e009      	b.n	8006ace <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	3310      	adds	r3, #16
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7ff fef2 	bl	80068a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	3324      	adds	r3, #36	; 0x24
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff feed 	bl	80068a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006ace:	f002 fbf9 	bl	80092c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ad2:	2301      	movs	r3, #1
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3710      	adds	r7, #16
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	e000ed04 	.word	0xe000ed04

08006ae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08e      	sub	sp, #56	; 0x38
 8006ae4:	af02      	add	r7, sp, #8
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10a      	bne.n	8006b0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b06:	bf00      	nop
 8006b08:	e7fe      	b.n	8006b08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d10a      	bne.n	8006b26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b14:	f383 8811 	msr	BASEPRI, r3
 8006b18:	f3bf 8f6f 	isb	sy
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b22:	bf00      	nop
 8006b24:	e7fe      	b.n	8006b24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <xQueueGenericCreateStatic+0x52>
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d001      	beq.n	8006b36 <xQueueGenericCreateStatic+0x56>
 8006b32:	2301      	movs	r3, #1
 8006b34:	e000      	b.n	8006b38 <xQueueGenericCreateStatic+0x58>
 8006b36:	2300      	movs	r3, #0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10a      	bne.n	8006b52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	623b      	str	r3, [r7, #32]
}
 8006b4e:	bf00      	nop
 8006b50:	e7fe      	b.n	8006b50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d102      	bne.n	8006b5e <xQueueGenericCreateStatic+0x7e>
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <xQueueGenericCreateStatic+0x82>
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e000      	b.n	8006b64 <xQueueGenericCreateStatic+0x84>
 8006b62:	2300      	movs	r3, #0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d10a      	bne.n	8006b7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b6c:	f383 8811 	msr	BASEPRI, r3
 8006b70:	f3bf 8f6f 	isb	sy
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	61fb      	str	r3, [r7, #28]
}
 8006b7a:	bf00      	nop
 8006b7c:	e7fe      	b.n	8006b7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006b7e:	2350      	movs	r3, #80	; 0x50
 8006b80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2b50      	cmp	r3, #80	; 0x50
 8006b86:	d00a      	beq.n	8006b9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8c:	f383 8811 	msr	BASEPRI, r3
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	61bb      	str	r3, [r7, #24]
}
 8006b9a:	bf00      	nop
 8006b9c:	e7fe      	b.n	8006b9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006b9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00d      	beq.n	8006bc6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006bb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f000 f83f 	bl	8006c44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3730      	adds	r7, #48	; 0x30
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b08a      	sub	sp, #40	; 0x28
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10a      	bne.n	8006bfa <xQueueGenericCreate+0x2a>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	613b      	str	r3, [r7, #16]
}
 8006bf6:	bf00      	nop
 8006bf8:	e7fe      	b.n	8006bf8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	fb02 f303 	mul.w	r3, r2, r3
 8006c02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	3350      	adds	r3, #80	; 0x50
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f002 fc4d 	bl	80094a8 <pvPortMalloc>
 8006c0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d011      	beq.n	8006c3a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	3350      	adds	r3, #80	; 0x50
 8006c1e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c28:	79fa      	ldrb	r2, [r7, #7]
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	4613      	mov	r3, r2
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	68b9      	ldr	r1, [r7, #8]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 f805 	bl	8006c44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006c3a:	69bb      	ldr	r3, [r7, #24]
	}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3720      	adds	r7, #32
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
 8006c50:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d103      	bne.n	8006c60 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	69ba      	ldr	r2, [r7, #24]
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	e002      	b.n	8006c66 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006c72:	2101      	movs	r1, #1
 8006c74:	69b8      	ldr	r0, [r7, #24]
 8006c76:	f7ff fecb 	bl	8006a10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	78fa      	ldrb	r2, [r7, #3]
 8006c7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006c82:	bf00      	nop
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b082      	sub	sp, #8
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00e      	beq.n	8006cb6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006caa:	2300      	movs	r3, #0
 8006cac:	2200      	movs	r2, #0
 8006cae:	2100      	movs	r1, #0
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 f81d 	bl	8006cf0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b086      	sub	sp, #24
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	617b      	str	r3, [r7, #20]
 8006ccc:	2300      	movs	r3, #0
 8006cce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006cd0:	79fb      	ldrb	r3, [r7, #7]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6939      	ldr	r1, [r7, #16]
 8006cd6:	6978      	ldr	r0, [r7, #20]
 8006cd8:	f7ff ff7a 	bl	8006bd0 <xQueueGenericCreate>
 8006cdc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f7ff ffd3 	bl	8006c8a <prvInitialiseMutex>

		return xNewQueue;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
	}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
	...

08006cf0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b08e      	sub	sp, #56	; 0x38
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10a      	bne.n	8006d22 <xQueueGenericSend+0x32>
	__asm volatile
 8006d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006d1e:	bf00      	nop
 8006d20:	e7fe      	b.n	8006d20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d103      	bne.n	8006d30 <xQueueGenericSend+0x40>
 8006d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <xQueueGenericSend+0x44>
 8006d30:	2301      	movs	r3, #1
 8006d32:	e000      	b.n	8006d36 <xQueueGenericSend+0x46>
 8006d34:	2300      	movs	r3, #0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10a      	bne.n	8006d50 <xQueueGenericSend+0x60>
	__asm volatile
 8006d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d3e:	f383 8811 	msr	BASEPRI, r3
 8006d42:	f3bf 8f6f 	isb	sy
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d4c:	bf00      	nop
 8006d4e:	e7fe      	b.n	8006d4e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d103      	bne.n	8006d5e <xQueueGenericSend+0x6e>
 8006d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <xQueueGenericSend+0x72>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e000      	b.n	8006d64 <xQueueGenericSend+0x74>
 8006d62:	2300      	movs	r3, #0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10a      	bne.n	8006d7e <xQueueGenericSend+0x8e>
	__asm volatile
 8006d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d6c:	f383 8811 	msr	BASEPRI, r3
 8006d70:	f3bf 8f6f 	isb	sy
 8006d74:	f3bf 8f4f 	dsb	sy
 8006d78:	623b      	str	r3, [r7, #32]
}
 8006d7a:	bf00      	nop
 8006d7c:	e7fe      	b.n	8006d7c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d7e:	f001 fae1 	bl	8008344 <xTaskGetSchedulerState>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d102      	bne.n	8006d8e <xQueueGenericSend+0x9e>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <xQueueGenericSend+0xa2>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e000      	b.n	8006d94 <xQueueGenericSend+0xa4>
 8006d92:	2300      	movs	r3, #0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10a      	bne.n	8006dae <xQueueGenericSend+0xbe>
	__asm volatile
 8006d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9c:	f383 8811 	msr	BASEPRI, r3
 8006da0:	f3bf 8f6f 	isb	sy
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	61fb      	str	r3, [r7, #28]
}
 8006daa:	bf00      	nop
 8006dac:	e7fe      	b.n	8006dac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006dae:	f002 fa59 	bl	8009264 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d302      	bcc.n	8006dc4 <xQueueGenericSend+0xd4>
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d129      	bne.n	8006e18 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	68b9      	ldr	r1, [r7, #8]
 8006dc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dca:	f000 fb2f 	bl	800742c <prvCopyDataToQueue>
 8006dce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d010      	beq.n	8006dfa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dda:	3324      	adds	r3, #36	; 0x24
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f001 f8f3 	bl	8007fc8 <xTaskRemoveFromEventList>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d013      	beq.n	8006e10 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006de8:	4b3f      	ldr	r3, [pc, #252]	; (8006ee8 <xQueueGenericSend+0x1f8>)
 8006dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dee:	601a      	str	r2, [r3, #0]
 8006df0:	f3bf 8f4f 	dsb	sy
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	e00a      	b.n	8006e10 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d007      	beq.n	8006e10 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006e00:	4b39      	ldr	r3, [pc, #228]	; (8006ee8 <xQueueGenericSend+0x1f8>)
 8006e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	f3bf 8f4f 	dsb	sy
 8006e0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006e10:	f002 fa58 	bl	80092c4 <vPortExitCritical>
				return pdPASS;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e063      	b.n	8006ee0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d103      	bne.n	8006e26 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e1e:	f002 fa51 	bl	80092c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006e22:	2300      	movs	r3, #0
 8006e24:	e05c      	b.n	8006ee0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d106      	bne.n	8006e3a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e2c:	f107 0314 	add.w	r3, r7, #20
 8006e30:	4618      	mov	r0, r3
 8006e32:	f001 f92d 	bl	8008090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e36:	2301      	movs	r3, #1
 8006e38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e3a:	f002 fa43 	bl	80092c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e3e:	f000 fe9f 	bl	8007b80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e42:	f002 fa0f 	bl	8009264 <vPortEnterCritical>
 8006e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e4c:	b25b      	sxtb	r3, r3
 8006e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e52:	d103      	bne.n	8006e5c <xQueueGenericSend+0x16c>
 8006e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e62:	b25b      	sxtb	r3, r3
 8006e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e68:	d103      	bne.n	8006e72 <xQueueGenericSend+0x182>
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e72:	f002 fa27 	bl	80092c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e76:	1d3a      	adds	r2, r7, #4
 8006e78:	f107 0314 	add.w	r3, r7, #20
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f001 f91c 	bl	80080bc <xTaskCheckForTimeOut>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d124      	bne.n	8006ed4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e8c:	f000 fbc6 	bl	800761c <prvIsQueueFull>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d018      	beq.n	8006ec8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e98:	3310      	adds	r3, #16
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f001 f842 	bl	8007f28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006ea4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ea6:	f000 fb51 	bl	800754c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006eaa:	f000 fe77 	bl	8007b9c <xTaskResumeAll>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f47f af7c 	bne.w	8006dae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006eb6:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <xQueueGenericSend+0x1f8>)
 8006eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	e772      	b.n	8006dae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006ec8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006eca:	f000 fb3f 	bl	800754c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ece:	f000 fe65 	bl	8007b9c <xTaskResumeAll>
 8006ed2:	e76c      	b.n	8006dae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ed6:	f000 fb39 	bl	800754c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006eda:	f000 fe5f 	bl	8007b9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006ede:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3738      	adds	r7, #56	; 0x38
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b090      	sub	sp, #64	; 0x40
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
 8006ef8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10a      	bne.n	8006f1a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f08:	f383 8811 	msr	BASEPRI, r3
 8006f0c:	f3bf 8f6f 	isb	sy
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006f16:	bf00      	nop
 8006f18:	e7fe      	b.n	8006f18 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d103      	bne.n	8006f28 <xQueueGenericSendFromISR+0x3c>
 8006f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d101      	bne.n	8006f2c <xQueueGenericSendFromISR+0x40>
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e000      	b.n	8006f2e <xQueueGenericSendFromISR+0x42>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10a      	bne.n	8006f48 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f44:	bf00      	nop
 8006f46:	e7fe      	b.n	8006f46 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d103      	bne.n	8006f56 <xQueueGenericSendFromISR+0x6a>
 8006f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d101      	bne.n	8006f5a <xQueueGenericSendFromISR+0x6e>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueGenericSendFromISR+0x70>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	623b      	str	r3, [r7, #32]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f76:	f002 fa57 	bl	8009428 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f7a:	f3ef 8211 	mrs	r2, BASEPRI
 8006f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f82:	f383 8811 	msr	BASEPRI, r3
 8006f86:	f3bf 8f6f 	isb	sy
 8006f8a:	f3bf 8f4f 	dsb	sy
 8006f8e:	61fa      	str	r2, [r7, #28]
 8006f90:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f92:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f94:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d302      	bcc.n	8006fa8 <xQueueGenericSendFromISR+0xbc>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d12f      	bne.n	8007008 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006fb8:	683a      	ldr	r2, [r7, #0]
 8006fba:	68b9      	ldr	r1, [r7, #8]
 8006fbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fbe:	f000 fa35 	bl	800742c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006fc2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fca:	d112      	bne.n	8006ff2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d016      	beq.n	8007002 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd6:	3324      	adds	r3, #36	; 0x24
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f000 fff5 	bl	8007fc8 <xTaskRemoveFromEventList>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00e      	beq.n	8007002 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00b      	beq.n	8007002 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2201      	movs	r2, #1
 8006fee:	601a      	str	r2, [r3, #0]
 8006ff0:	e007      	b.n	8007002 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ff2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	b25a      	sxtb	r2, r3
 8006ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007002:	2301      	movs	r3, #1
 8007004:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007006:	e001      	b.n	800700c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007008:	2300      	movs	r3, #0
 800700a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800700c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800700e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007016:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800701a:	4618      	mov	r0, r3
 800701c:	3740      	adds	r7, #64	; 0x40
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
	...

08007024 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b08c      	sub	sp, #48	; 0x30
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007030:	2300      	movs	r3, #0
 8007032:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703a:	2b00      	cmp	r3, #0
 800703c:	d10a      	bne.n	8007054 <xQueueReceive+0x30>
	__asm volatile
 800703e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007042:	f383 8811 	msr	BASEPRI, r3
 8007046:	f3bf 8f6f 	isb	sy
 800704a:	f3bf 8f4f 	dsb	sy
 800704e:	623b      	str	r3, [r7, #32]
}
 8007050:	bf00      	nop
 8007052:	e7fe      	b.n	8007052 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d103      	bne.n	8007062 <xQueueReceive+0x3e>
 800705a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	2b00      	cmp	r3, #0
 8007060:	d101      	bne.n	8007066 <xQueueReceive+0x42>
 8007062:	2301      	movs	r3, #1
 8007064:	e000      	b.n	8007068 <xQueueReceive+0x44>
 8007066:	2300      	movs	r3, #0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10a      	bne.n	8007082 <xQueueReceive+0x5e>
	__asm volatile
 800706c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007070:	f383 8811 	msr	BASEPRI, r3
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	61fb      	str	r3, [r7, #28]
}
 800707e:	bf00      	nop
 8007080:	e7fe      	b.n	8007080 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007082:	f001 f95f 	bl	8008344 <xTaskGetSchedulerState>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d102      	bne.n	8007092 <xQueueReceive+0x6e>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d101      	bne.n	8007096 <xQueueReceive+0x72>
 8007092:	2301      	movs	r3, #1
 8007094:	e000      	b.n	8007098 <xQueueReceive+0x74>
 8007096:	2300      	movs	r3, #0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10a      	bne.n	80070b2 <xQueueReceive+0x8e>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a0:	f383 8811 	msr	BASEPRI, r3
 80070a4:	f3bf 8f6f 	isb	sy
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	61bb      	str	r3, [r7, #24]
}
 80070ae:	bf00      	nop
 80070b0:	e7fe      	b.n	80070b0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070b2:	f002 f8d7 	bl	8009264 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d01f      	beq.n	8007102 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070c6:	f000 fa1b 	bl	8007500 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80070ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070cc:	1e5a      	subs	r2, r3, #1
 80070ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00f      	beq.n	80070fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070dc:	3310      	adds	r3, #16
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 ff72 	bl	8007fc8 <xTaskRemoveFromEventList>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d007      	beq.n	80070fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80070ea:	4b3d      	ldr	r3, [pc, #244]	; (80071e0 <xQueueReceive+0x1bc>)
 80070ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	f3bf 8f4f 	dsb	sy
 80070f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070fa:	f002 f8e3 	bl	80092c4 <vPortExitCritical>
				return pdPASS;
 80070fe:	2301      	movs	r3, #1
 8007100:	e069      	b.n	80071d6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d103      	bne.n	8007110 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007108:	f002 f8dc 	bl	80092c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800710c:	2300      	movs	r3, #0
 800710e:	e062      	b.n	80071d6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007112:	2b00      	cmp	r3, #0
 8007114:	d106      	bne.n	8007124 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007116:	f107 0310 	add.w	r3, r7, #16
 800711a:	4618      	mov	r0, r3
 800711c:	f000 ffb8 	bl	8008090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007120:	2301      	movs	r3, #1
 8007122:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007124:	f002 f8ce 	bl	80092c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007128:	f000 fd2a 	bl	8007b80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800712c:	f002 f89a 	bl	8009264 <vPortEnterCritical>
 8007130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007132:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007136:	b25b      	sxtb	r3, r3
 8007138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800713c:	d103      	bne.n	8007146 <xQueueReceive+0x122>
 800713e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007140:	2200      	movs	r2, #0
 8007142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007148:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800714c:	b25b      	sxtb	r3, r3
 800714e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007152:	d103      	bne.n	800715c <xQueueReceive+0x138>
 8007154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007156:	2200      	movs	r2, #0
 8007158:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800715c:	f002 f8b2 	bl	80092c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007160:	1d3a      	adds	r2, r7, #4
 8007162:	f107 0310 	add.w	r3, r7, #16
 8007166:	4611      	mov	r1, r2
 8007168:	4618      	mov	r0, r3
 800716a:	f000 ffa7 	bl	80080bc <xTaskCheckForTimeOut>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d123      	bne.n	80071bc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007174:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007176:	f000 fa3b 	bl	80075f0 <prvIsQueueEmpty>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d017      	beq.n	80071b0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007182:	3324      	adds	r3, #36	; 0x24
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	4611      	mov	r1, r2
 8007188:	4618      	mov	r0, r3
 800718a:	f000 fecd 	bl	8007f28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800718e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007190:	f000 f9dc 	bl	800754c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007194:	f000 fd02 	bl	8007b9c <xTaskResumeAll>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d189      	bne.n	80070b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800719e:	4b10      	ldr	r3, [pc, #64]	; (80071e0 <xQueueReceive+0x1bc>)
 80071a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071a4:	601a      	str	r2, [r3, #0]
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	e780      	b.n	80070b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80071b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071b2:	f000 f9cb 	bl	800754c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071b6:	f000 fcf1 	bl	8007b9c <xTaskResumeAll>
 80071ba:	e77a      	b.n	80070b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80071bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071be:	f000 f9c5 	bl	800754c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071c2:	f000 fceb 	bl	8007b9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071c8:	f000 fa12 	bl	80075f0 <prvIsQueueEmpty>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f43f af6f 	beq.w	80070b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3730      	adds	r7, #48	; 0x30
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	e000ed04 	.word	0xe000ed04

080071e4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b08e      	sub	sp, #56	; 0x38
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80071ee:	2300      	movs	r3, #0
 80071f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80071f6:	2300      	movs	r3, #0
 80071f8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80071fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d10a      	bne.n	8007216 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007204:	f383 8811 	msr	BASEPRI, r3
 8007208:	f3bf 8f6f 	isb	sy
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	623b      	str	r3, [r7, #32]
}
 8007212:	bf00      	nop
 8007214:	e7fe      	b.n	8007214 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800721e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	61fb      	str	r3, [r7, #28]
}
 8007230:	bf00      	nop
 8007232:	e7fe      	b.n	8007232 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007234:	f001 f886 	bl	8008344 <xTaskGetSchedulerState>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d102      	bne.n	8007244 <xQueueSemaphoreTake+0x60>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d101      	bne.n	8007248 <xQueueSemaphoreTake+0x64>
 8007244:	2301      	movs	r3, #1
 8007246:	e000      	b.n	800724a <xQueueSemaphoreTake+0x66>
 8007248:	2300      	movs	r3, #0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10a      	bne.n	8007264 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800724e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007252:	f383 8811 	msr	BASEPRI, r3
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	61bb      	str	r3, [r7, #24]
}
 8007260:	bf00      	nop
 8007262:	e7fe      	b.n	8007262 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007264:	f001 fffe 	bl	8009264 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800726a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	2b00      	cmp	r3, #0
 8007272:	d024      	beq.n	80072be <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007276:	1e5a      	subs	r2, r3, #1
 8007278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800727c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d104      	bne.n	800728e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007284:	f001 f9d4 	bl	8008630 <pvTaskIncrementMutexHeldCount>
 8007288:	4602      	mov	r2, r0
 800728a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800728e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00f      	beq.n	80072b6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007298:	3310      	adds	r3, #16
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fe94 	bl	8007fc8 <xTaskRemoveFromEventList>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d007      	beq.n	80072b6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80072a6:	4b54      	ldr	r3, [pc, #336]	; (80073f8 <xQueueSemaphoreTake+0x214>)
 80072a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072ac:	601a      	str	r2, [r3, #0]
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072b6:	f002 f805 	bl	80092c4 <vPortExitCritical>
				return pdPASS;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e097      	b.n	80073ee <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d111      	bne.n	80072e8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80072c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	617b      	str	r3, [r7, #20]
}
 80072dc:	bf00      	nop
 80072de:	e7fe      	b.n	80072de <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80072e0:	f001 fff0 	bl	80092c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80072e4:	2300      	movs	r3, #0
 80072e6:	e082      	b.n	80073ee <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d106      	bne.n	80072fc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072ee:	f107 030c 	add.w	r3, r7, #12
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fecc 	bl	8008090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072f8:	2301      	movs	r3, #1
 80072fa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072fc:	f001 ffe2 	bl	80092c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007300:	f000 fc3e 	bl	8007b80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007304:	f001 ffae 	bl	8009264 <vPortEnterCritical>
 8007308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800730e:	b25b      	sxtb	r3, r3
 8007310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007314:	d103      	bne.n	800731e <xQueueSemaphoreTake+0x13a>
 8007316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800731e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007320:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007324:	b25b      	sxtb	r3, r3
 8007326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800732a:	d103      	bne.n	8007334 <xQueueSemaphoreTake+0x150>
 800732c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732e:	2200      	movs	r2, #0
 8007330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007334:	f001 ffc6 	bl	80092c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007338:	463a      	mov	r2, r7
 800733a:	f107 030c 	add.w	r3, r7, #12
 800733e:	4611      	mov	r1, r2
 8007340:	4618      	mov	r0, r3
 8007342:	f000 febb 	bl	80080bc <xTaskCheckForTimeOut>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d132      	bne.n	80073b2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800734c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800734e:	f000 f94f 	bl	80075f0 <prvIsQueueEmpty>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d026      	beq.n	80073a6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d109      	bne.n	8007374 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007360:	f001 ff80 	bl	8009264 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	4618      	mov	r0, r3
 800736a:	f001 f809 	bl	8008380 <xTaskPriorityInherit>
 800736e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007370:	f001 ffa8 	bl	80092c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007376:	3324      	adds	r3, #36	; 0x24
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	4611      	mov	r1, r2
 800737c:	4618      	mov	r0, r3
 800737e:	f000 fdd3 	bl	8007f28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007382:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007384:	f000 f8e2 	bl	800754c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007388:	f000 fc08 	bl	8007b9c <xTaskResumeAll>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	f47f af68 	bne.w	8007264 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007394:	4b18      	ldr	r3, [pc, #96]	; (80073f8 <xQueueSemaphoreTake+0x214>)
 8007396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	e75e      	b.n	8007264 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80073a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073a8:	f000 f8d0 	bl	800754c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073ac:	f000 fbf6 	bl	8007b9c <xTaskResumeAll>
 80073b0:	e758      	b.n	8007264 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80073b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073b4:	f000 f8ca 	bl	800754c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073b8:	f000 fbf0 	bl	8007b9c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073be:	f000 f917 	bl	80075f0 <prvIsQueueEmpty>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f43f af4d 	beq.w	8007264 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80073ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00d      	beq.n	80073ec <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80073d0:	f001 ff48 	bl	8009264 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80073d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073d6:	f000 f811 	bl	80073fc <prvGetDisinheritPriorityAfterTimeout>
 80073da:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80073dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80073e2:	4618      	mov	r0, r3
 80073e4:	f001 f8a2 	bl	800852c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80073e8:	f001 ff6c 	bl	80092c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80073ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3738      	adds	r7, #56	; 0x38
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007408:	2b00      	cmp	r3, #0
 800740a:	d006      	beq.n	800741a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	e001      	b.n	800741e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800741a:	2300      	movs	r3, #0
 800741c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800741e:	68fb      	ldr	r3, [r7, #12]
	}
 8007420:	4618      	mov	r0, r3
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007438:	2300      	movs	r3, #0
 800743a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007440:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10d      	bne.n	8007466 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d14d      	bne.n	80074ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fffa 	bl	8008450 <xTaskPriorityDisinherit>
 800745c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2200      	movs	r2, #0
 8007462:	609a      	str	r2, [r3, #8]
 8007464:	e043      	b.n	80074ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d119      	bne.n	80074a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6858      	ldr	r0, [r3, #4]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007474:	461a      	mov	r2, r3
 8007476:	68b9      	ldr	r1, [r7, #8]
 8007478:	f002 fa24 	bl	80098c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007484:	441a      	add	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	685a      	ldr	r2, [r3, #4]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	429a      	cmp	r2, r3
 8007494:	d32b      	bcc.n	80074ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	605a      	str	r2, [r3, #4]
 800749e:	e026      	b.n	80074ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	68d8      	ldr	r0, [r3, #12]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a8:	461a      	mov	r2, r3
 80074aa:	68b9      	ldr	r1, [r7, #8]
 80074ac:	f002 fa0a 	bl	80098c4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	68da      	ldr	r2, [r3, #12]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	425b      	negs	r3, r3
 80074ba:	441a      	add	r2, r3
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	68da      	ldr	r2, [r3, #12]
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d207      	bcs.n	80074dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	425b      	negs	r3, r3
 80074d6:	441a      	add	r2, r3
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d105      	bne.n	80074ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d002      	beq.n	80074ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	3b01      	subs	r3, #1
 80074ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	1c5a      	adds	r2, r3, #1
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80074f6:	697b      	ldr	r3, [r7, #20]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3718      	adds	r7, #24
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	2b00      	cmp	r3, #0
 8007510:	d018      	beq.n	8007544 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68da      	ldr	r2, [r3, #12]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751a:	441a      	add	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	68da      	ldr	r2, [r3, #12]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	429a      	cmp	r2, r3
 800752a:	d303      	bcc.n	8007534 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68d9      	ldr	r1, [r3, #12]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753c:	461a      	mov	r2, r3
 800753e:	6838      	ldr	r0, [r7, #0]
 8007540:	f002 f9c0 	bl	80098c4 <memcpy>
	}
}
 8007544:	bf00      	nop
 8007546:	3708      	adds	r7, #8
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007554:	f001 fe86 	bl	8009264 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800755e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007560:	e011      	b.n	8007586 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	2b00      	cmp	r3, #0
 8007568:	d012      	beq.n	8007590 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	3324      	adds	r3, #36	; 0x24
 800756e:	4618      	mov	r0, r3
 8007570:	f000 fd2a 	bl	8007fc8 <xTaskRemoveFromEventList>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800757a:	f000 fe01 	bl	8008180 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800757e:	7bfb      	ldrb	r3, [r7, #15]
 8007580:	3b01      	subs	r3, #1
 8007582:	b2db      	uxtb	r3, r3
 8007584:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800758a:	2b00      	cmp	r3, #0
 800758c:	dce9      	bgt.n	8007562 <prvUnlockQueue+0x16>
 800758e:	e000      	b.n	8007592 <prvUnlockQueue+0x46>
					break;
 8007590:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	22ff      	movs	r2, #255	; 0xff
 8007596:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800759a:	f001 fe93 	bl	80092c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800759e:	f001 fe61 	bl	8009264 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075aa:	e011      	b.n	80075d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d012      	beq.n	80075da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	3310      	adds	r3, #16
 80075b8:	4618      	mov	r0, r3
 80075ba:	f000 fd05 	bl	8007fc8 <xTaskRemoveFromEventList>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d001      	beq.n	80075c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80075c4:	f000 fddc 	bl	8008180 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80075c8:	7bbb      	ldrb	r3, [r7, #14]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	dce9      	bgt.n	80075ac <prvUnlockQueue+0x60>
 80075d8:	e000      	b.n	80075dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80075da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	22ff      	movs	r2, #255	; 0xff
 80075e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80075e4:	f001 fe6e 	bl	80092c4 <vPortExitCritical>
}
 80075e8:	bf00      	nop
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075f8:	f001 fe34 	bl	8009264 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007600:	2b00      	cmp	r3, #0
 8007602:	d102      	bne.n	800760a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007604:	2301      	movs	r3, #1
 8007606:	60fb      	str	r3, [r7, #12]
 8007608:	e001      	b.n	800760e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800760a:	2300      	movs	r3, #0
 800760c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800760e:	f001 fe59 	bl	80092c4 <vPortExitCritical>

	return xReturn;
 8007612:	68fb      	ldr	r3, [r7, #12]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007624:	f001 fe1e 	bl	8009264 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007630:	429a      	cmp	r2, r3
 8007632:	d102      	bne.n	800763a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007634:	2301      	movs	r3, #1
 8007636:	60fb      	str	r3, [r7, #12]
 8007638:	e001      	b.n	800763e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800763a:	2300      	movs	r3, #0
 800763c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800763e:	f001 fe41 	bl	80092c4 <vPortExitCritical>

	return xReturn;
 8007642:	68fb      	ldr	r3, [r7, #12]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800764c:	b480      	push	{r7}
 800764e:	b085      	sub	sp, #20
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007656:	2300      	movs	r3, #0
 8007658:	60fb      	str	r3, [r7, #12]
 800765a:	e014      	b.n	8007686 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800765c:	4a0f      	ldr	r2, [pc, #60]	; (800769c <vQueueAddToRegistry+0x50>)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d10b      	bne.n	8007680 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007668:	490c      	ldr	r1, [pc, #48]	; (800769c <vQueueAddToRegistry+0x50>)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	683a      	ldr	r2, [r7, #0]
 800766e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007672:	4a0a      	ldr	r2, [pc, #40]	; (800769c <vQueueAddToRegistry+0x50>)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	00db      	lsls	r3, r3, #3
 8007678:	4413      	add	r3, r2
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800767e:	e006      	b.n	800768e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	3301      	adds	r3, #1
 8007684:	60fb      	str	r3, [r7, #12]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2b07      	cmp	r3, #7
 800768a:	d9e7      	bls.n	800765c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800768c:	bf00      	nop
 800768e:	bf00      	nop
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	20001c44 	.word	0x20001c44

080076a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80076b0:	f001 fdd8 	bl	8009264 <vPortEnterCritical>
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076ba:	b25b      	sxtb	r3, r3
 80076bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c0:	d103      	bne.n	80076ca <vQueueWaitForMessageRestricted+0x2a>
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076d0:	b25b      	sxtb	r3, r3
 80076d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d6:	d103      	bne.n	80076e0 <vQueueWaitForMessageRestricted+0x40>
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076e0:	f001 fdf0 	bl	80092c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d106      	bne.n	80076fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	3324      	adds	r3, #36	; 0x24
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	68b9      	ldr	r1, [r7, #8]
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 fc3b 	bl	8007f70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80076fa:	6978      	ldr	r0, [r7, #20]
 80076fc:	f7ff ff26 	bl	800754c <prvUnlockQueue>
	}
 8007700:	bf00      	nop
 8007702:	3718      	adds	r7, #24
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007708:	b580      	push	{r7, lr}
 800770a:	b08e      	sub	sp, #56	; 0x38
 800770c:	af04      	add	r7, sp, #16
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007718:	2b00      	cmp	r3, #0
 800771a:	d10a      	bne.n	8007732 <xTaskCreateStatic+0x2a>
	__asm volatile
 800771c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	623b      	str	r3, [r7, #32]
}
 800772e:	bf00      	nop
 8007730:	e7fe      	b.n	8007730 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10a      	bne.n	800774e <xTaskCreateStatic+0x46>
	__asm volatile
 8007738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773c:	f383 8811 	msr	BASEPRI, r3
 8007740:	f3bf 8f6f 	isb	sy
 8007744:	f3bf 8f4f 	dsb	sy
 8007748:	61fb      	str	r3, [r7, #28]
}
 800774a:	bf00      	nop
 800774c:	e7fe      	b.n	800774c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800774e:	235c      	movs	r3, #92	; 0x5c
 8007750:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	2b5c      	cmp	r3, #92	; 0x5c
 8007756:	d00a      	beq.n	800776e <xTaskCreateStatic+0x66>
	__asm volatile
 8007758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775c:	f383 8811 	msr	BASEPRI, r3
 8007760:	f3bf 8f6f 	isb	sy
 8007764:	f3bf 8f4f 	dsb	sy
 8007768:	61bb      	str	r3, [r7, #24]
}
 800776a:	bf00      	nop
 800776c:	e7fe      	b.n	800776c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800776e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007772:	2b00      	cmp	r3, #0
 8007774:	d01e      	beq.n	80077b4 <xTaskCreateStatic+0xac>
 8007776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007778:	2b00      	cmp	r3, #0
 800777a:	d01b      	beq.n	80077b4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800777c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007782:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007784:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007788:	2202      	movs	r2, #2
 800778a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800778e:	2300      	movs	r3, #0
 8007790:	9303      	str	r3, [sp, #12]
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	9302      	str	r3, [sp, #8]
 8007796:	f107 0314 	add.w	r3, r7, #20
 800779a:	9301      	str	r3, [sp, #4]
 800779c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779e:	9300      	str	r3, [sp, #0]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	68b9      	ldr	r1, [r7, #8]
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f000 f850 	bl	800784c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80077ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077ae:	f000 f8dd 	bl	800796c <prvAddNewTaskToReadyList>
 80077b2:	e001      	b.n	80077b8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80077b8:	697b      	ldr	r3, [r7, #20]
	}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3728      	adds	r7, #40	; 0x28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b08c      	sub	sp, #48	; 0x30
 80077c6:	af04      	add	r7, sp, #16
 80077c8:	60f8      	str	r0, [r7, #12]
 80077ca:	60b9      	str	r1, [r7, #8]
 80077cc:	603b      	str	r3, [r7, #0]
 80077ce:	4613      	mov	r3, r2
 80077d0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80077d2:	88fb      	ldrh	r3, [r7, #6]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	4618      	mov	r0, r3
 80077d8:	f001 fe66 	bl	80094a8 <pvPortMalloc>
 80077dc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d00e      	beq.n	8007802 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80077e4:	205c      	movs	r0, #92	; 0x5c
 80077e6:	f001 fe5f 	bl	80094a8 <pvPortMalloc>
 80077ea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d003      	beq.n	80077fa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	631a      	str	r2, [r3, #48]	; 0x30
 80077f8:	e005      	b.n	8007806 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80077fa:	6978      	ldr	r0, [r7, #20]
 80077fc:	f001 ff20 	bl	8009640 <vPortFree>
 8007800:	e001      	b.n	8007806 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007802:	2300      	movs	r3, #0
 8007804:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d017      	beq.n	800783c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007814:	88fa      	ldrh	r2, [r7, #6]
 8007816:	2300      	movs	r3, #0
 8007818:	9303      	str	r3, [sp, #12]
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	9302      	str	r3, [sp, #8]
 800781e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007820:	9301      	str	r3, [sp, #4]
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	68b9      	ldr	r1, [r7, #8]
 800782a:	68f8      	ldr	r0, [r7, #12]
 800782c:	f000 f80e 	bl	800784c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007830:	69f8      	ldr	r0, [r7, #28]
 8007832:	f000 f89b 	bl	800796c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007836:	2301      	movs	r3, #1
 8007838:	61bb      	str	r3, [r7, #24]
 800783a:	e002      	b.n	8007842 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800783c:	f04f 33ff 	mov.w	r3, #4294967295
 8007840:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007842:	69bb      	ldr	r3, [r7, #24]
	}
 8007844:	4618      	mov	r0, r3
 8007846:	3720      	adds	r7, #32
 8007848:	46bd      	mov	sp, r7
 800784a:	bd80      	pop	{r7, pc}

0800784c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b088      	sub	sp, #32
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800785a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	461a      	mov	r2, r3
 8007864:	21a5      	movs	r1, #165	; 0xa5
 8007866:	f002 f83b 	bl	80098e0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800786a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800786c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007874:	3b01      	subs	r3, #1
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800787c:	69bb      	ldr	r3, [r7, #24]
 800787e:	f023 0307 	bic.w	r3, r3, #7
 8007882:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00a      	beq.n	80078a4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800788e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007892:	f383 8811 	msr	BASEPRI, r3
 8007896:	f3bf 8f6f 	isb	sy
 800789a:	f3bf 8f4f 	dsb	sy
 800789e:	617b      	str	r3, [r7, #20]
}
 80078a0:	bf00      	nop
 80078a2:	e7fe      	b.n	80078a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d01f      	beq.n	80078ea <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80078aa:	2300      	movs	r3, #0
 80078ac:	61fb      	str	r3, [r7, #28]
 80078ae:	e012      	b.n	80078d6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	4413      	add	r3, r2
 80078b6:	7819      	ldrb	r1, [r3, #0]
 80078b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	4413      	add	r3, r2
 80078be:	3334      	adds	r3, #52	; 0x34
 80078c0:	460a      	mov	r2, r1
 80078c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80078c4:	68ba      	ldr	r2, [r7, #8]
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	4413      	add	r3, r2
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d006      	beq.n	80078de <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	3301      	adds	r3, #1
 80078d4:	61fb      	str	r3, [r7, #28]
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	2b0f      	cmp	r3, #15
 80078da:	d9e9      	bls.n	80078b0 <prvInitialiseNewTask+0x64>
 80078dc:	e000      	b.n	80078e0 <prvInitialiseNewTask+0x94>
			{
				break;
 80078de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80078e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80078e8:	e003      	b.n	80078f2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80078ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80078f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f4:	2b37      	cmp	r3, #55	; 0x37
 80078f6:	d901      	bls.n	80078fc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80078f8:	2337      	movs	r3, #55	; 0x37
 80078fa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80078fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007900:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007904:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007906:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790a:	2200      	movs	r2, #0
 800790c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800790e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007910:	3304      	adds	r3, #4
 8007912:	4618      	mov	r0, r3
 8007914:	f7fe ffe8 	bl	80068e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800791a:	3318      	adds	r3, #24
 800791c:	4618      	mov	r0, r3
 800791e:	f7fe ffe3 	bl	80068e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007926:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800792a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800792e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007930:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007936:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793a:	2200      	movs	r2, #0
 800793c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800793e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	68f9      	ldr	r1, [r7, #12]
 800794a:	69b8      	ldr	r0, [r7, #24]
 800794c:	f001 fb5c 	bl	8009008 <pxPortInitialiseStack>
 8007950:	4602      	mov	r2, r0
 8007952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007954:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007958:	2b00      	cmp	r3, #0
 800795a:	d002      	beq.n	8007962 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800795c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007960:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007962:	bf00      	nop
 8007964:	3720      	adds	r7, #32
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
	...

0800796c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007974:	f001 fc76 	bl	8009264 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007978:	4b2d      	ldr	r3, [pc, #180]	; (8007a30 <prvAddNewTaskToReadyList+0xc4>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	3301      	adds	r3, #1
 800797e:	4a2c      	ldr	r2, [pc, #176]	; (8007a30 <prvAddNewTaskToReadyList+0xc4>)
 8007980:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007982:	4b2c      	ldr	r3, [pc, #176]	; (8007a34 <prvAddNewTaskToReadyList+0xc8>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d109      	bne.n	800799e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800798a:	4a2a      	ldr	r2, [pc, #168]	; (8007a34 <prvAddNewTaskToReadyList+0xc8>)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007990:	4b27      	ldr	r3, [pc, #156]	; (8007a30 <prvAddNewTaskToReadyList+0xc4>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d110      	bne.n	80079ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007998:	f000 fc16 	bl	80081c8 <prvInitialiseTaskLists>
 800799c:	e00d      	b.n	80079ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800799e:	4b26      	ldr	r3, [pc, #152]	; (8007a38 <prvAddNewTaskToReadyList+0xcc>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d109      	bne.n	80079ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80079a6:	4b23      	ldr	r3, [pc, #140]	; (8007a34 <prvAddNewTaskToReadyList+0xc8>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d802      	bhi.n	80079ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80079b4:	4a1f      	ldr	r2, [pc, #124]	; (8007a34 <prvAddNewTaskToReadyList+0xc8>)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80079ba:	4b20      	ldr	r3, [pc, #128]	; (8007a3c <prvAddNewTaskToReadyList+0xd0>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3301      	adds	r3, #1
 80079c0:	4a1e      	ldr	r2, [pc, #120]	; (8007a3c <prvAddNewTaskToReadyList+0xd0>)
 80079c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80079c4:	4b1d      	ldr	r3, [pc, #116]	; (8007a3c <prvAddNewTaskToReadyList+0xd0>)
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d0:	4b1b      	ldr	r3, [pc, #108]	; (8007a40 <prvAddNewTaskToReadyList+0xd4>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d903      	bls.n	80079e0 <prvAddNewTaskToReadyList+0x74>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079dc:	4a18      	ldr	r2, [pc, #96]	; (8007a40 <prvAddNewTaskToReadyList+0xd4>)
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079e4:	4613      	mov	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	4a15      	ldr	r2, [pc, #84]	; (8007a44 <prvAddNewTaskToReadyList+0xd8>)
 80079ee:	441a      	add	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3304      	adds	r3, #4
 80079f4:	4619      	mov	r1, r3
 80079f6:	4610      	mov	r0, r2
 80079f8:	f7fe ff83 	bl	8006902 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80079fc:	f001 fc62 	bl	80092c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007a00:	4b0d      	ldr	r3, [pc, #52]	; (8007a38 <prvAddNewTaskToReadyList+0xcc>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00e      	beq.n	8007a26 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007a08:	4b0a      	ldr	r3, [pc, #40]	; (8007a34 <prvAddNewTaskToReadyList+0xc8>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d207      	bcs.n	8007a26 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007a16:	4b0c      	ldr	r3, [pc, #48]	; (8007a48 <prvAddNewTaskToReadyList+0xdc>)
 8007a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a1c:	601a      	str	r2, [r3, #0]
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a26:	bf00      	nop
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	200008f0 	.word	0x200008f0
 8007a34:	2000041c 	.word	0x2000041c
 8007a38:	200008fc 	.word	0x200008fc
 8007a3c:	2000090c 	.word	0x2000090c
 8007a40:	200008f8 	.word	0x200008f8
 8007a44:	20000420 	.word	0x20000420
 8007a48:	e000ed04 	.word	0xe000ed04

08007a4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a54:	2300      	movs	r3, #0
 8007a56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d017      	beq.n	8007a8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a5e:	4b13      	ldr	r3, [pc, #76]	; (8007aac <vTaskDelay+0x60>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <vTaskDelay+0x30>
	__asm volatile
 8007a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6a:	f383 8811 	msr	BASEPRI, r3
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f3bf 8f4f 	dsb	sy
 8007a76:	60bb      	str	r3, [r7, #8]
}
 8007a78:	bf00      	nop
 8007a7a:	e7fe      	b.n	8007a7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007a7c:	f000 f880 	bl	8007b80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a80:	2100      	movs	r1, #0
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 fec2 	bl	800880c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a88:	f000 f888 	bl	8007b9c <xTaskResumeAll>
 8007a8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d107      	bne.n	8007aa4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007a94:	4b06      	ldr	r3, [pc, #24]	; (8007ab0 <vTaskDelay+0x64>)
 8007a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	f3bf 8f4f 	dsb	sy
 8007aa0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007aa4:	bf00      	nop
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20000918 	.word	0x20000918
 8007ab0:	e000ed04 	.word	0xe000ed04

08007ab4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b08a      	sub	sp, #40	; 0x28
 8007ab8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007aba:	2300      	movs	r3, #0
 8007abc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ac2:	463a      	mov	r2, r7
 8007ac4:	1d39      	adds	r1, r7, #4
 8007ac6:	f107 0308 	add.w	r3, r7, #8
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fe feb8 	bl	8006840 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ad0:	6839      	ldr	r1, [r7, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	9202      	str	r2, [sp, #8]
 8007ad8:	9301      	str	r3, [sp, #4]
 8007ada:	2300      	movs	r3, #0
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	2300      	movs	r3, #0
 8007ae0:	460a      	mov	r2, r1
 8007ae2:	4921      	ldr	r1, [pc, #132]	; (8007b68 <vTaskStartScheduler+0xb4>)
 8007ae4:	4821      	ldr	r0, [pc, #132]	; (8007b6c <vTaskStartScheduler+0xb8>)
 8007ae6:	f7ff fe0f 	bl	8007708 <xTaskCreateStatic>
 8007aea:	4603      	mov	r3, r0
 8007aec:	4a20      	ldr	r2, [pc, #128]	; (8007b70 <vTaskStartScheduler+0xbc>)
 8007aee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007af0:	4b1f      	ldr	r3, [pc, #124]	; (8007b70 <vTaskStartScheduler+0xbc>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007af8:	2301      	movs	r3, #1
 8007afa:	617b      	str	r3, [r7, #20]
 8007afc:	e001      	b.n	8007b02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007afe:	2300      	movs	r3, #0
 8007b00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d102      	bne.n	8007b0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007b08:	f000 fed4 	bl	80088b4 <xTimerCreateTimerTask>
 8007b0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d116      	bne.n	8007b42 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	613b      	str	r3, [r7, #16]
}
 8007b26:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b28:	4b12      	ldr	r3, [pc, #72]	; (8007b74 <vTaskStartScheduler+0xc0>)
 8007b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b30:	4b11      	ldr	r3, [pc, #68]	; (8007b78 <vTaskStartScheduler+0xc4>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b36:	4b11      	ldr	r3, [pc, #68]	; (8007b7c <vTaskStartScheduler+0xc8>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b3c:	f001 faf0 	bl	8009120 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b40:	e00e      	b.n	8007b60 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b48:	d10a      	bne.n	8007b60 <vTaskStartScheduler+0xac>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	60fb      	str	r3, [r7, #12]
}
 8007b5c:	bf00      	nop
 8007b5e:	e7fe      	b.n	8007b5e <vTaskStartScheduler+0xaa>
}
 8007b60:	bf00      	nop
 8007b62:	3718      	adds	r7, #24
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	08009980 	.word	0x08009980
 8007b6c:	08008199 	.word	0x08008199
 8007b70:	20000914 	.word	0x20000914
 8007b74:	20000910 	.word	0x20000910
 8007b78:	200008fc 	.word	0x200008fc
 8007b7c:	200008f4 	.word	0x200008f4

08007b80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b80:	b480      	push	{r7}
 8007b82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b84:	4b04      	ldr	r3, [pc, #16]	; (8007b98 <vTaskSuspendAll+0x18>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	4a03      	ldr	r2, [pc, #12]	; (8007b98 <vTaskSuspendAll+0x18>)
 8007b8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b8e:	bf00      	nop
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	20000918 	.word	0x20000918

08007b9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007baa:	4b42      	ldr	r3, [pc, #264]	; (8007cb4 <xTaskResumeAll+0x118>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d10a      	bne.n	8007bc8 <xTaskResumeAll+0x2c>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	603b      	str	r3, [r7, #0]
}
 8007bc4:	bf00      	nop
 8007bc6:	e7fe      	b.n	8007bc6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bc8:	f001 fb4c 	bl	8009264 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bcc:	4b39      	ldr	r3, [pc, #228]	; (8007cb4 <xTaskResumeAll+0x118>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	4a38      	ldr	r2, [pc, #224]	; (8007cb4 <xTaskResumeAll+0x118>)
 8007bd4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bd6:	4b37      	ldr	r3, [pc, #220]	; (8007cb4 <xTaskResumeAll+0x118>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d162      	bne.n	8007ca4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bde:	4b36      	ldr	r3, [pc, #216]	; (8007cb8 <xTaskResumeAll+0x11c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d05e      	beq.n	8007ca4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007be6:	e02f      	b.n	8007c48 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007be8:	4b34      	ldr	r3, [pc, #208]	; (8007cbc <xTaskResumeAll+0x120>)
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	3318      	adds	r3, #24
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fe fee1 	bl	80069bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fe fedc 	bl	80069bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c08:	4b2d      	ldr	r3, [pc, #180]	; (8007cc0 <xTaskResumeAll+0x124>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d903      	bls.n	8007c18 <xTaskResumeAll+0x7c>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c14:	4a2a      	ldr	r2, [pc, #168]	; (8007cc0 <xTaskResumeAll+0x124>)
 8007c16:	6013      	str	r3, [r2, #0]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4413      	add	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4a27      	ldr	r2, [pc, #156]	; (8007cc4 <xTaskResumeAll+0x128>)
 8007c26:	441a      	add	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4610      	mov	r0, r2
 8007c30:	f7fe fe67 	bl	8006902 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c38:	4b23      	ldr	r3, [pc, #140]	; (8007cc8 <xTaskResumeAll+0x12c>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d302      	bcc.n	8007c48 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007c42:	4b22      	ldr	r3, [pc, #136]	; (8007ccc <xTaskResumeAll+0x130>)
 8007c44:	2201      	movs	r2, #1
 8007c46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c48:	4b1c      	ldr	r3, [pc, #112]	; (8007cbc <xTaskResumeAll+0x120>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1cb      	bne.n	8007be8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c56:	f000 fb55 	bl	8008304 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c5a:	4b1d      	ldr	r3, [pc, #116]	; (8007cd0 <xTaskResumeAll+0x134>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d010      	beq.n	8007c88 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c66:	f000 f847 	bl	8007cf8 <xTaskIncrementTick>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007c70:	4b16      	ldr	r3, [pc, #88]	; (8007ccc <xTaskResumeAll+0x130>)
 8007c72:	2201      	movs	r2, #1
 8007c74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1f1      	bne.n	8007c66 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007c82:	4b13      	ldr	r3, [pc, #76]	; (8007cd0 <xTaskResumeAll+0x134>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c88:	4b10      	ldr	r3, [pc, #64]	; (8007ccc <xTaskResumeAll+0x130>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d009      	beq.n	8007ca4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c90:	2301      	movs	r3, #1
 8007c92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c94:	4b0f      	ldr	r3, [pc, #60]	; (8007cd4 <xTaskResumeAll+0x138>)
 8007c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	f3bf 8f4f 	dsb	sy
 8007ca0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ca4:	f001 fb0e 	bl	80092c4 <vPortExitCritical>

	return xAlreadyYielded;
 8007ca8:	68bb      	ldr	r3, [r7, #8]
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	20000918 	.word	0x20000918
 8007cb8:	200008f0 	.word	0x200008f0
 8007cbc:	200008b0 	.word	0x200008b0
 8007cc0:	200008f8 	.word	0x200008f8
 8007cc4:	20000420 	.word	0x20000420
 8007cc8:	2000041c 	.word	0x2000041c
 8007ccc:	20000904 	.word	0x20000904
 8007cd0:	20000900 	.word	0x20000900
 8007cd4:	e000ed04 	.word	0xe000ed04

08007cd8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cde:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <xTaskGetTickCount+0x1c>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007ce4:	687b      	ldr	r3, [r7, #4]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	200008f4 	.word	0x200008f4

08007cf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d02:	4b4f      	ldr	r3, [pc, #316]	; (8007e40 <xTaskIncrementTick+0x148>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f040 808f 	bne.w	8007e2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d0c:	4b4d      	ldr	r3, [pc, #308]	; (8007e44 <xTaskIncrementTick+0x14c>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3301      	adds	r3, #1
 8007d12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d14:	4a4b      	ldr	r2, [pc, #300]	; (8007e44 <xTaskIncrementTick+0x14c>)
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d120      	bne.n	8007d62 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d20:	4b49      	ldr	r3, [pc, #292]	; (8007e48 <xTaskIncrementTick+0x150>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00a      	beq.n	8007d40 <xTaskIncrementTick+0x48>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	603b      	str	r3, [r7, #0]
}
 8007d3c:	bf00      	nop
 8007d3e:	e7fe      	b.n	8007d3e <xTaskIncrementTick+0x46>
 8007d40:	4b41      	ldr	r3, [pc, #260]	; (8007e48 <xTaskIncrementTick+0x150>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	4b41      	ldr	r3, [pc, #260]	; (8007e4c <xTaskIncrementTick+0x154>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a3f      	ldr	r2, [pc, #252]	; (8007e48 <xTaskIncrementTick+0x150>)
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	4a3f      	ldr	r2, [pc, #252]	; (8007e4c <xTaskIncrementTick+0x154>)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6013      	str	r3, [r2, #0]
 8007d54:	4b3e      	ldr	r3, [pc, #248]	; (8007e50 <xTaskIncrementTick+0x158>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	4a3d      	ldr	r2, [pc, #244]	; (8007e50 <xTaskIncrementTick+0x158>)
 8007d5c:	6013      	str	r3, [r2, #0]
 8007d5e:	f000 fad1 	bl	8008304 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d62:	4b3c      	ldr	r3, [pc, #240]	; (8007e54 <xTaskIncrementTick+0x15c>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d349      	bcc.n	8007e00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d6c:	4b36      	ldr	r3, [pc, #216]	; (8007e48 <xTaskIncrementTick+0x150>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d104      	bne.n	8007d80 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d76:	4b37      	ldr	r3, [pc, #220]	; (8007e54 <xTaskIncrementTick+0x15c>)
 8007d78:	f04f 32ff 	mov.w	r2, #4294967295
 8007d7c:	601a      	str	r2, [r3, #0]
					break;
 8007d7e:	e03f      	b.n	8007e00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d80:	4b31      	ldr	r3, [pc, #196]	; (8007e48 <xTaskIncrementTick+0x150>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d203      	bcs.n	8007da0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d98:	4a2e      	ldr	r2, [pc, #184]	; (8007e54 <xTaskIncrementTick+0x15c>)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d9e:	e02f      	b.n	8007e00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	3304      	adds	r3, #4
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7fe fe09 	bl	80069bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d004      	beq.n	8007dbc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	3318      	adds	r3, #24
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7fe fe00 	bl	80069bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc0:	4b25      	ldr	r3, [pc, #148]	; (8007e58 <xTaskIncrementTick+0x160>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d903      	bls.n	8007dd0 <xTaskIncrementTick+0xd8>
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dcc:	4a22      	ldr	r2, [pc, #136]	; (8007e58 <xTaskIncrementTick+0x160>)
 8007dce:	6013      	str	r3, [r2, #0]
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd4:	4613      	mov	r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	4413      	add	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4a1f      	ldr	r2, [pc, #124]	; (8007e5c <xTaskIncrementTick+0x164>)
 8007dde:	441a      	add	r2, r3
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	3304      	adds	r3, #4
 8007de4:	4619      	mov	r1, r3
 8007de6:	4610      	mov	r0, r2
 8007de8:	f7fe fd8b 	bl	8006902 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007df0:	4b1b      	ldr	r3, [pc, #108]	; (8007e60 <xTaskIncrementTick+0x168>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d3b8      	bcc.n	8007d6c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dfe:	e7b5      	b.n	8007d6c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e00:	4b17      	ldr	r3, [pc, #92]	; (8007e60 <xTaskIncrementTick+0x168>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e06:	4915      	ldr	r1, [pc, #84]	; (8007e5c <xTaskIncrementTick+0x164>)
 8007e08:	4613      	mov	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4413      	add	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	440b      	add	r3, r1
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d901      	bls.n	8007e1c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007e1c:	4b11      	ldr	r3, [pc, #68]	; (8007e64 <xTaskIncrementTick+0x16c>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d007      	beq.n	8007e34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007e24:	2301      	movs	r3, #1
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	e004      	b.n	8007e34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007e2a:	4b0f      	ldr	r3, [pc, #60]	; (8007e68 <xTaskIncrementTick+0x170>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	4a0d      	ldr	r2, [pc, #52]	; (8007e68 <xTaskIncrementTick+0x170>)
 8007e32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e34:	697b      	ldr	r3, [r7, #20]
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3718      	adds	r7, #24
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	20000918 	.word	0x20000918
 8007e44:	200008f4 	.word	0x200008f4
 8007e48:	200008a8 	.word	0x200008a8
 8007e4c:	200008ac 	.word	0x200008ac
 8007e50:	20000908 	.word	0x20000908
 8007e54:	20000910 	.word	0x20000910
 8007e58:	200008f8 	.word	0x200008f8
 8007e5c:	20000420 	.word	0x20000420
 8007e60:	2000041c 	.word	0x2000041c
 8007e64:	20000904 	.word	0x20000904
 8007e68:	20000900 	.word	0x20000900

08007e6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e72:	4b28      	ldr	r3, [pc, #160]	; (8007f14 <vTaskSwitchContext+0xa8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d003      	beq.n	8007e82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e7a:	4b27      	ldr	r3, [pc, #156]	; (8007f18 <vTaskSwitchContext+0xac>)
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e80:	e041      	b.n	8007f06 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007e82:	4b25      	ldr	r3, [pc, #148]	; (8007f18 <vTaskSwitchContext+0xac>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e88:	4b24      	ldr	r3, [pc, #144]	; (8007f1c <vTaskSwitchContext+0xb0>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	60fb      	str	r3, [r7, #12]
 8007e8e:	e010      	b.n	8007eb2 <vTaskSwitchContext+0x46>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10a      	bne.n	8007eac <vTaskSwitchContext+0x40>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9a:	f383 8811 	msr	BASEPRI, r3
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f3bf 8f4f 	dsb	sy
 8007ea6:	607b      	str	r3, [r7, #4]
}
 8007ea8:	bf00      	nop
 8007eaa:	e7fe      	b.n	8007eaa <vTaskSwitchContext+0x3e>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	60fb      	str	r3, [r7, #12]
 8007eb2:	491b      	ldr	r1, [pc, #108]	; (8007f20 <vTaskSwitchContext+0xb4>)
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	440b      	add	r3, r1
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0e4      	beq.n	8007e90 <vTaskSwitchContext+0x24>
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4a13      	ldr	r2, [pc, #76]	; (8007f20 <vTaskSwitchContext+0xb4>)
 8007ed2:	4413      	add	r3, r2
 8007ed4:	60bb      	str	r3, [r7, #8]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	605a      	str	r2, [r3, #4]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	685a      	ldr	r2, [r3, #4]
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	3308      	adds	r3, #8
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d104      	bne.n	8007ef6 <vTaskSwitchContext+0x8a>
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	605a      	str	r2, [r3, #4]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	4a09      	ldr	r2, [pc, #36]	; (8007f24 <vTaskSwitchContext+0xb8>)
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	4a06      	ldr	r2, [pc, #24]	; (8007f1c <vTaskSwitchContext+0xb0>)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6013      	str	r3, [r2, #0]
}
 8007f06:	bf00      	nop
 8007f08:	3714      	adds	r7, #20
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	20000918 	.word	0x20000918
 8007f18:	20000904 	.word	0x20000904
 8007f1c:	200008f8 	.word	0x200008f8
 8007f20:	20000420 	.word	0x20000420
 8007f24:	2000041c 	.word	0x2000041c

08007f28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d10a      	bne.n	8007f4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f3c:	f383 8811 	msr	BASEPRI, r3
 8007f40:	f3bf 8f6f 	isb	sy
 8007f44:	f3bf 8f4f 	dsb	sy
 8007f48:	60fb      	str	r3, [r7, #12]
}
 8007f4a:	bf00      	nop
 8007f4c:	e7fe      	b.n	8007f4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f4e:	4b07      	ldr	r3, [pc, #28]	; (8007f6c <vTaskPlaceOnEventList+0x44>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	3318      	adds	r3, #24
 8007f54:	4619      	mov	r1, r3
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7fe fcf7 	bl	800694a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	6838      	ldr	r0, [r7, #0]
 8007f60:	f000 fc54 	bl	800880c <prvAddCurrentTaskToDelayedList>
}
 8007f64:	bf00      	nop
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	2000041c 	.word	0x2000041c

08007f70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b086      	sub	sp, #24
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10a      	bne.n	8007f98 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	617b      	str	r3, [r7, #20]
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f98:	4b0a      	ldr	r3, [pc, #40]	; (8007fc4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	3318      	adds	r3, #24
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7fe fcae 	bl	8006902 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d002      	beq.n	8007fb2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007fac:	f04f 33ff 	mov.w	r3, #4294967295
 8007fb0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007fb2:	6879      	ldr	r1, [r7, #4]
 8007fb4:	68b8      	ldr	r0, [r7, #8]
 8007fb6:	f000 fc29 	bl	800880c <prvAddCurrentTaskToDelayedList>
	}
 8007fba:	bf00      	nop
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	2000041c 	.word	0x2000041c

08007fc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10a      	bne.n	8007ff4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	60fb      	str	r3, [r7, #12]
}
 8007ff0:	bf00      	nop
 8007ff2:	e7fe      	b.n	8007ff2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	3318      	adds	r3, #24
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7fe fcdf 	bl	80069bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ffe:	4b1e      	ldr	r3, [pc, #120]	; (8008078 <xTaskRemoveFromEventList+0xb0>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d11d      	bne.n	8008042 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	3304      	adds	r3, #4
 800800a:	4618      	mov	r0, r3
 800800c:	f7fe fcd6 	bl	80069bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008014:	4b19      	ldr	r3, [pc, #100]	; (800807c <xTaskRemoveFromEventList+0xb4>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	429a      	cmp	r2, r3
 800801a:	d903      	bls.n	8008024 <xTaskRemoveFromEventList+0x5c>
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008020:	4a16      	ldr	r2, [pc, #88]	; (800807c <xTaskRemoveFromEventList+0xb4>)
 8008022:	6013      	str	r3, [r2, #0]
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4a13      	ldr	r2, [pc, #76]	; (8008080 <xTaskRemoveFromEventList+0xb8>)
 8008032:	441a      	add	r2, r3
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	3304      	adds	r3, #4
 8008038:	4619      	mov	r1, r3
 800803a:	4610      	mov	r0, r2
 800803c:	f7fe fc61 	bl	8006902 <vListInsertEnd>
 8008040:	e005      	b.n	800804e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	3318      	adds	r3, #24
 8008046:	4619      	mov	r1, r3
 8008048:	480e      	ldr	r0, [pc, #56]	; (8008084 <xTaskRemoveFromEventList+0xbc>)
 800804a:	f7fe fc5a 	bl	8006902 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008052:	4b0d      	ldr	r3, [pc, #52]	; (8008088 <xTaskRemoveFromEventList+0xc0>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008058:	429a      	cmp	r2, r3
 800805a:	d905      	bls.n	8008068 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800805c:	2301      	movs	r3, #1
 800805e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008060:	4b0a      	ldr	r3, [pc, #40]	; (800808c <xTaskRemoveFromEventList+0xc4>)
 8008062:	2201      	movs	r2, #1
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	e001      	b.n	800806c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008068:	2300      	movs	r3, #0
 800806a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800806c:	697b      	ldr	r3, [r7, #20]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	20000918 	.word	0x20000918
 800807c:	200008f8 	.word	0x200008f8
 8008080:	20000420 	.word	0x20000420
 8008084:	200008b0 	.word	0x200008b0
 8008088:	2000041c 	.word	0x2000041c
 800808c:	20000904 	.word	0x20000904

08008090 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008098:	4b06      	ldr	r3, [pc, #24]	; (80080b4 <vTaskInternalSetTimeOutState+0x24>)
 800809a:	681a      	ldr	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80080a0:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <vTaskInternalSetTimeOutState+0x28>)
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	605a      	str	r2, [r3, #4]
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr
 80080b4:	20000908 	.word	0x20000908
 80080b8:	200008f4 	.word	0x200008f4

080080bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b088      	sub	sp, #32
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10a      	bne.n	80080e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	613b      	str	r3, [r7, #16]
}
 80080de:	bf00      	nop
 80080e0:	e7fe      	b.n	80080e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10a      	bne.n	80080fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80080e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ec:	f383 8811 	msr	BASEPRI, r3
 80080f0:	f3bf 8f6f 	isb	sy
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	60fb      	str	r3, [r7, #12]
}
 80080fa:	bf00      	nop
 80080fc:	e7fe      	b.n	80080fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80080fe:	f001 f8b1 	bl	8009264 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008102:	4b1d      	ldr	r3, [pc, #116]	; (8008178 <xTaskCheckForTimeOut+0xbc>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	69ba      	ldr	r2, [r7, #24]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811a:	d102      	bne.n	8008122 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800811c:	2300      	movs	r3, #0
 800811e:	61fb      	str	r3, [r7, #28]
 8008120:	e023      	b.n	800816a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	4b15      	ldr	r3, [pc, #84]	; (800817c <xTaskCheckForTimeOut+0xc0>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	429a      	cmp	r2, r3
 800812c:	d007      	beq.n	800813e <xTaskCheckForTimeOut+0x82>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	69ba      	ldr	r2, [r7, #24]
 8008134:	429a      	cmp	r2, r3
 8008136:	d302      	bcc.n	800813e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008138:	2301      	movs	r3, #1
 800813a:	61fb      	str	r3, [r7, #28]
 800813c:	e015      	b.n	800816a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	429a      	cmp	r2, r3
 8008146:	d20b      	bcs.n	8008160 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	1ad2      	subs	r2, r2, r3
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7ff ff9b 	bl	8008090 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800815a:	2300      	movs	r3, #0
 800815c:	61fb      	str	r3, [r7, #28]
 800815e:	e004      	b.n	800816a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	2200      	movs	r2, #0
 8008164:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008166:	2301      	movs	r3, #1
 8008168:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800816a:	f001 f8ab 	bl	80092c4 <vPortExitCritical>

	return xReturn;
 800816e:	69fb      	ldr	r3, [r7, #28]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3720      	adds	r7, #32
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	200008f4 	.word	0x200008f4
 800817c:	20000908 	.word	0x20000908

08008180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008180:	b480      	push	{r7}
 8008182:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008184:	4b03      	ldr	r3, [pc, #12]	; (8008194 <vTaskMissedYield+0x14>)
 8008186:	2201      	movs	r2, #1
 8008188:	601a      	str	r2, [r3, #0]
}
 800818a:	bf00      	nop
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr
 8008194:	20000904 	.word	0x20000904

08008198 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b082      	sub	sp, #8
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80081a0:	f000 f852 	bl	8008248 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80081a4:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <prvIdleTask+0x28>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d9f9      	bls.n	80081a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80081ac:	4b05      	ldr	r3, [pc, #20]	; (80081c4 <prvIdleTask+0x2c>)
 80081ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	f3bf 8f4f 	dsb	sy
 80081b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081bc:	e7f0      	b.n	80081a0 <prvIdleTask+0x8>
 80081be:	bf00      	nop
 80081c0:	20000420 	.word	0x20000420
 80081c4:	e000ed04 	.word	0xe000ed04

080081c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081ce:	2300      	movs	r3, #0
 80081d0:	607b      	str	r3, [r7, #4]
 80081d2:	e00c      	b.n	80081ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	4613      	mov	r3, r2
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	4413      	add	r3, r2
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	4a12      	ldr	r2, [pc, #72]	; (8008228 <prvInitialiseTaskLists+0x60>)
 80081e0:	4413      	add	r3, r2
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fe fb60 	bl	80068a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	3301      	adds	r3, #1
 80081ec:	607b      	str	r3, [r7, #4]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2b37      	cmp	r3, #55	; 0x37
 80081f2:	d9ef      	bls.n	80081d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081f4:	480d      	ldr	r0, [pc, #52]	; (800822c <prvInitialiseTaskLists+0x64>)
 80081f6:	f7fe fb57 	bl	80068a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081fa:	480d      	ldr	r0, [pc, #52]	; (8008230 <prvInitialiseTaskLists+0x68>)
 80081fc:	f7fe fb54 	bl	80068a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008200:	480c      	ldr	r0, [pc, #48]	; (8008234 <prvInitialiseTaskLists+0x6c>)
 8008202:	f7fe fb51 	bl	80068a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008206:	480c      	ldr	r0, [pc, #48]	; (8008238 <prvInitialiseTaskLists+0x70>)
 8008208:	f7fe fb4e 	bl	80068a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800820c:	480b      	ldr	r0, [pc, #44]	; (800823c <prvInitialiseTaskLists+0x74>)
 800820e:	f7fe fb4b 	bl	80068a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008212:	4b0b      	ldr	r3, [pc, #44]	; (8008240 <prvInitialiseTaskLists+0x78>)
 8008214:	4a05      	ldr	r2, [pc, #20]	; (800822c <prvInitialiseTaskLists+0x64>)
 8008216:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008218:	4b0a      	ldr	r3, [pc, #40]	; (8008244 <prvInitialiseTaskLists+0x7c>)
 800821a:	4a05      	ldr	r2, [pc, #20]	; (8008230 <prvInitialiseTaskLists+0x68>)
 800821c:	601a      	str	r2, [r3, #0]
}
 800821e:	bf00      	nop
 8008220:	3708      	adds	r7, #8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	20000420 	.word	0x20000420
 800822c:	20000880 	.word	0x20000880
 8008230:	20000894 	.word	0x20000894
 8008234:	200008b0 	.word	0x200008b0
 8008238:	200008c4 	.word	0x200008c4
 800823c:	200008dc 	.word	0x200008dc
 8008240:	200008a8 	.word	0x200008a8
 8008244:	200008ac 	.word	0x200008ac

08008248 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800824e:	e019      	b.n	8008284 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008250:	f001 f808 	bl	8009264 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008254:	4b10      	ldr	r3, [pc, #64]	; (8008298 <prvCheckTasksWaitingTermination+0x50>)
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	3304      	adds	r3, #4
 8008260:	4618      	mov	r0, r3
 8008262:	f7fe fbab 	bl	80069bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008266:	4b0d      	ldr	r3, [pc, #52]	; (800829c <prvCheckTasksWaitingTermination+0x54>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3b01      	subs	r3, #1
 800826c:	4a0b      	ldr	r2, [pc, #44]	; (800829c <prvCheckTasksWaitingTermination+0x54>)
 800826e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008270:	4b0b      	ldr	r3, [pc, #44]	; (80082a0 <prvCheckTasksWaitingTermination+0x58>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3b01      	subs	r3, #1
 8008276:	4a0a      	ldr	r2, [pc, #40]	; (80082a0 <prvCheckTasksWaitingTermination+0x58>)
 8008278:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800827a:	f001 f823 	bl	80092c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f810 	bl	80082a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008284:	4b06      	ldr	r3, [pc, #24]	; (80082a0 <prvCheckTasksWaitingTermination+0x58>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e1      	bne.n	8008250 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800828c:	bf00      	nop
 800828e:	bf00      	nop
 8008290:	3708      	adds	r7, #8
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	200008c4 	.word	0x200008c4
 800829c:	200008f0 	.word	0x200008f0
 80082a0:	200008d8 	.word	0x200008d8

080082a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d108      	bne.n	80082c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ba:	4618      	mov	r0, r3
 80082bc:	f001 f9c0 	bl	8009640 <vPortFree>
				vPortFree( pxTCB );
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f001 f9bd 	bl	8009640 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082c6:	e018      	b.n	80082fa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d103      	bne.n	80082da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f001 f9b4 	bl	8009640 <vPortFree>
	}
 80082d8:	e00f      	b.n	80082fa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d00a      	beq.n	80082fa <prvDeleteTCB+0x56>
	__asm volatile
 80082e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e8:	f383 8811 	msr	BASEPRI, r3
 80082ec:	f3bf 8f6f 	isb	sy
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	60fb      	str	r3, [r7, #12]
}
 80082f6:	bf00      	nop
 80082f8:	e7fe      	b.n	80082f8 <prvDeleteTCB+0x54>
	}
 80082fa:	bf00      	nop
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
	...

08008304 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800830a:	4b0c      	ldr	r3, [pc, #48]	; (800833c <prvResetNextTaskUnblockTime+0x38>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d104      	bne.n	800831e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008314:	4b0a      	ldr	r3, [pc, #40]	; (8008340 <prvResetNextTaskUnblockTime+0x3c>)
 8008316:	f04f 32ff 	mov.w	r2, #4294967295
 800831a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800831c:	e008      	b.n	8008330 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800831e:	4b07      	ldr	r3, [pc, #28]	; (800833c <prvResetNextTaskUnblockTime+0x38>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	4a04      	ldr	r2, [pc, #16]	; (8008340 <prvResetNextTaskUnblockTime+0x3c>)
 800832e:	6013      	str	r3, [r2, #0]
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr
 800833c:	200008a8 	.word	0x200008a8
 8008340:	20000910 	.word	0x20000910

08008344 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800834a:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <xTaskGetSchedulerState+0x34>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d102      	bne.n	8008358 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008352:	2301      	movs	r3, #1
 8008354:	607b      	str	r3, [r7, #4]
 8008356:	e008      	b.n	800836a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008358:	4b08      	ldr	r3, [pc, #32]	; (800837c <xTaskGetSchedulerState+0x38>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d102      	bne.n	8008366 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008360:	2302      	movs	r3, #2
 8008362:	607b      	str	r3, [r7, #4]
 8008364:	e001      	b.n	800836a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008366:	2300      	movs	r3, #0
 8008368:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800836a:	687b      	ldr	r3, [r7, #4]
	}
 800836c:	4618      	mov	r0, r3
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr
 8008378:	200008fc 	.word	0x200008fc
 800837c:	20000918 	.word	0x20000918

08008380 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800838c:	2300      	movs	r3, #0
 800838e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d051      	beq.n	800843a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800839a:	4b2a      	ldr	r3, [pc, #168]	; (8008444 <xTaskPriorityInherit+0xc4>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d241      	bcs.n	8008428 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	699b      	ldr	r3, [r3, #24]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	db06      	blt.n	80083ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083ac:	4b25      	ldr	r3, [pc, #148]	; (8008444 <xTaskPriorityInherit+0xc4>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	6959      	ldr	r1, [r3, #20]
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4a1f      	ldr	r2, [pc, #124]	; (8008448 <xTaskPriorityInherit+0xc8>)
 80083cc:	4413      	add	r3, r2
 80083ce:	4299      	cmp	r1, r3
 80083d0:	d122      	bne.n	8008418 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	3304      	adds	r3, #4
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7fe faf0 	bl	80069bc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083dc:	4b19      	ldr	r3, [pc, #100]	; (8008444 <xTaskPriorityInherit+0xc4>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083ea:	4b18      	ldr	r3, [pc, #96]	; (800844c <xTaskPriorityInherit+0xcc>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d903      	bls.n	80083fa <xTaskPriorityInherit+0x7a>
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f6:	4a15      	ldr	r2, [pc, #84]	; (800844c <xTaskPriorityInherit+0xcc>)
 80083f8:	6013      	str	r3, [r2, #0]
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083fe:	4613      	mov	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	4a10      	ldr	r2, [pc, #64]	; (8008448 <xTaskPriorityInherit+0xc8>)
 8008408:	441a      	add	r2, r3
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	3304      	adds	r3, #4
 800840e:	4619      	mov	r1, r3
 8008410:	4610      	mov	r0, r2
 8008412:	f7fe fa76 	bl	8006902 <vListInsertEnd>
 8008416:	e004      	b.n	8008422 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008418:	4b0a      	ldr	r3, [pc, #40]	; (8008444 <xTaskPriorityInherit+0xc4>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008422:	2301      	movs	r3, #1
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e008      	b.n	800843a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800842c:	4b05      	ldr	r3, [pc, #20]	; (8008444 <xTaskPriorityInherit+0xc4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008432:	429a      	cmp	r2, r3
 8008434:	d201      	bcs.n	800843a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008436:	2301      	movs	r3, #1
 8008438:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800843a:	68fb      	ldr	r3, [r7, #12]
	}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	2000041c 	.word	0x2000041c
 8008448:	20000420 	.word	0x20000420
 800844c:	200008f8 	.word	0x200008f8

08008450 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800845c:	2300      	movs	r3, #0
 800845e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d056      	beq.n	8008514 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008466:	4b2e      	ldr	r3, [pc, #184]	; (8008520 <xTaskPriorityDisinherit+0xd0>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	429a      	cmp	r2, r3
 800846e:	d00a      	beq.n	8008486 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008474:	f383 8811 	msr	BASEPRI, r3
 8008478:	f3bf 8f6f 	isb	sy
 800847c:	f3bf 8f4f 	dsb	sy
 8008480:	60fb      	str	r3, [r7, #12]
}
 8008482:	bf00      	nop
 8008484:	e7fe      	b.n	8008484 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800848a:	2b00      	cmp	r3, #0
 800848c:	d10a      	bne.n	80084a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008492:	f383 8811 	msr	BASEPRI, r3
 8008496:	f3bf 8f6f 	isb	sy
 800849a:	f3bf 8f4f 	dsb	sy
 800849e:	60bb      	str	r3, [r7, #8]
}
 80084a0:	bf00      	nop
 80084a2:	e7fe      	b.n	80084a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084a8:	1e5a      	subs	r2, r3, #1
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d02c      	beq.n	8008514 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d128      	bne.n	8008514 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	3304      	adds	r3, #4
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7fe fa78 	bl	80069bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e4:	4b0f      	ldr	r3, [pc, #60]	; (8008524 <xTaskPriorityDisinherit+0xd4>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d903      	bls.n	80084f4 <xTaskPriorityDisinherit+0xa4>
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f0:	4a0c      	ldr	r2, [pc, #48]	; (8008524 <xTaskPriorityDisinherit+0xd4>)
 80084f2:	6013      	str	r3, [r2, #0]
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f8:	4613      	mov	r3, r2
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	4a09      	ldr	r2, [pc, #36]	; (8008528 <xTaskPriorityDisinherit+0xd8>)
 8008502:	441a      	add	r2, r3
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	3304      	adds	r3, #4
 8008508:	4619      	mov	r1, r3
 800850a:	4610      	mov	r0, r2
 800850c:	f7fe f9f9 	bl	8006902 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008510:	2301      	movs	r3, #1
 8008512:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008514:	697b      	ldr	r3, [r7, #20]
	}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	2000041c 	.word	0x2000041c
 8008524:	200008f8 	.word	0x200008f8
 8008528:	20000420 	.word	0x20000420

0800852c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800853a:	2301      	movs	r3, #1
 800853c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d06a      	beq.n	800861a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10a      	bne.n	8008562 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800854c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008550:	f383 8811 	msr	BASEPRI, r3
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	f3bf 8f4f 	dsb	sy
 800855c:	60fb      	str	r3, [r7, #12]
}
 800855e:	bf00      	nop
 8008560:	e7fe      	b.n	8008560 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	429a      	cmp	r2, r3
 800856a:	d902      	bls.n	8008572 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	61fb      	str	r3, [r7, #28]
 8008570:	e002      	b.n	8008578 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008576:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800857c:	69fa      	ldr	r2, [r7, #28]
 800857e:	429a      	cmp	r2, r3
 8008580:	d04b      	beq.n	800861a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008586:	697a      	ldr	r2, [r7, #20]
 8008588:	429a      	cmp	r2, r3
 800858a:	d146      	bne.n	800861a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800858c:	4b25      	ldr	r3, [pc, #148]	; (8008624 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	429a      	cmp	r2, r3
 8008594:	d10a      	bne.n	80085ac <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	60bb      	str	r3, [r7, #8]
}
 80085a8:	bf00      	nop
 80085aa:	e7fe      	b.n	80085aa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80085ac:	69bb      	ldr	r3, [r7, #24]
 80085ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	699b      	ldr	r3, [r3, #24]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	db04      	blt.n	80085ca <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	6959      	ldr	r1, [r3, #20]
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	4613      	mov	r3, r2
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	4413      	add	r3, r2
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	4a13      	ldr	r2, [pc, #76]	; (8008628 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80085da:	4413      	add	r3, r2
 80085dc:	4299      	cmp	r1, r3
 80085de:	d11c      	bne.n	800861a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	3304      	adds	r3, #4
 80085e4:	4618      	mov	r0, r3
 80085e6:	f7fe f9e9 	bl	80069bc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ee:	4b0f      	ldr	r3, [pc, #60]	; (800862c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d903      	bls.n	80085fe <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fa:	4a0c      	ldr	r2, [pc, #48]	; (800862c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80085fc:	6013      	str	r3, [r2, #0]
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008602:	4613      	mov	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4a07      	ldr	r2, [pc, #28]	; (8008628 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800860c:	441a      	add	r2, r3
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	3304      	adds	r3, #4
 8008612:	4619      	mov	r1, r3
 8008614:	4610      	mov	r0, r2
 8008616:	f7fe f974 	bl	8006902 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800861a:	bf00      	nop
 800861c:	3720      	adds	r7, #32
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
 8008622:	bf00      	nop
 8008624:	2000041c 	.word	0x2000041c
 8008628:	20000420 	.word	0x20000420
 800862c:	200008f8 	.word	0x200008f8

08008630 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008630:	b480      	push	{r7}
 8008632:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008634:	4b07      	ldr	r3, [pc, #28]	; (8008654 <pvTaskIncrementMutexHeldCount+0x24>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d004      	beq.n	8008646 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <pvTaskIncrementMutexHeldCount+0x24>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008642:	3201      	adds	r2, #1
 8008644:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008646:	4b03      	ldr	r3, [pc, #12]	; (8008654 <pvTaskIncrementMutexHeldCount+0x24>)
 8008648:	681b      	ldr	r3, [r3, #0]
	}
 800864a:	4618      	mov	r0, r3
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr
 8008654:	2000041c 	.word	0x2000041c

08008658 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8008662:	f000 fdff 	bl	8009264 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008666:	4b1e      	ldr	r3, [pc, #120]	; (80086e0 <ulTaskNotifyTake+0x88>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800866c:	2b00      	cmp	r3, #0
 800866e:	d113      	bne.n	8008698 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008670:	4b1b      	ldr	r3, [pc, #108]	; (80086e0 <ulTaskNotifyTake+0x88>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2201      	movs	r2, #1
 8008676:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008680:	2101      	movs	r1, #1
 8008682:	6838      	ldr	r0, [r7, #0]
 8008684:	f000 f8c2 	bl	800880c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008688:	4b16      	ldr	r3, [pc, #88]	; (80086e4 <ulTaskNotifyTake+0x8c>)
 800868a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800868e:	601a      	str	r2, [r3, #0]
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008698:	f000 fe14 	bl	80092c4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800869c:	f000 fde2 	bl	8009264 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80086a0:	4b0f      	ldr	r3, [pc, #60]	; (80086e0 <ulTaskNotifyTake+0x88>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086a6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00c      	beq.n	80086c8 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d004      	beq.n	80086be <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80086b4:	4b0a      	ldr	r3, [pc, #40]	; (80086e0 <ulTaskNotifyTake+0x88>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2200      	movs	r2, #0
 80086ba:	655a      	str	r2, [r3, #84]	; 0x54
 80086bc:	e004      	b.n	80086c8 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80086be:	4b08      	ldr	r3, [pc, #32]	; (80086e0 <ulTaskNotifyTake+0x88>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	3a01      	subs	r2, #1
 80086c6:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086c8:	4b05      	ldr	r3, [pc, #20]	; (80086e0 <ulTaskNotifyTake+0x88>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 80086d2:	f000 fdf7 	bl	80092c4 <vPortExitCritical>

		return ulReturn;
 80086d6:	68fb      	ldr	r3, [r7, #12]
	}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	2000041c 	.word	0x2000041c
 80086e4:	e000ed04 	.word	0xe000ed04

080086e8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b08a      	sub	sp, #40	; 0x28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d10a      	bne.n	800870e <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 80086f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fc:	f383 8811 	msr	BASEPRI, r3
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	61bb      	str	r3, [r7, #24]
}
 800870a:	bf00      	nop
 800870c:	e7fe      	b.n	800870c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800870e:	f000 fe8b 	bl	8009428 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8008716:	f3ef 8211 	mrs	r2, BASEPRI
 800871a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871e:	f383 8811 	msr	BASEPRI, r3
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	617a      	str	r2, [r7, #20]
 800872c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800872e:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008730:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008734:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008738:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800873a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873c:	2202      	movs	r2, #2
 800873e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8008742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008746:	1c5a      	adds	r2, r3, #1
 8008748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874a:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800874c:	7ffb      	ldrb	r3, [r7, #31]
 800874e:	2b01      	cmp	r3, #1
 8008750:	d146      	bne.n	80087e0 <vTaskNotifyGiveFromISR+0xf8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 800875a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875e:	f383 8811 	msr	BASEPRI, r3
 8008762:	f3bf 8f6f 	isb	sy
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	60fb      	str	r3, [r7, #12]
}
 800876c:	bf00      	nop
 800876e:	e7fe      	b.n	800876e <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008770:	4b20      	ldr	r3, [pc, #128]	; (80087f4 <vTaskNotifyGiveFromISR+0x10c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d11d      	bne.n	80087b4 <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877a:	3304      	adds	r3, #4
 800877c:	4618      	mov	r0, r3
 800877e:	f7fe f91d 	bl	80069bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008786:	4b1c      	ldr	r3, [pc, #112]	; (80087f8 <vTaskNotifyGiveFromISR+0x110>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	429a      	cmp	r2, r3
 800878c:	d903      	bls.n	8008796 <vTaskNotifyGiveFromISR+0xae>
 800878e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008792:	4a19      	ldr	r2, [pc, #100]	; (80087f8 <vTaskNotifyGiveFromISR+0x110>)
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800879a:	4613      	mov	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4a16      	ldr	r2, [pc, #88]	; (80087fc <vTaskNotifyGiveFromISR+0x114>)
 80087a4:	441a      	add	r2, r3
 80087a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a8:	3304      	adds	r3, #4
 80087aa:	4619      	mov	r1, r3
 80087ac:	4610      	mov	r0, r2
 80087ae:	f7fe f8a8 	bl	8006902 <vListInsertEnd>
 80087b2:	e005      	b.n	80087c0 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80087b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b6:	3318      	adds	r3, #24
 80087b8:	4619      	mov	r1, r3
 80087ba:	4811      	ldr	r0, [pc, #68]	; (8008800 <vTaskNotifyGiveFromISR+0x118>)
 80087bc:	f7fe f8a1 	bl	8006902 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c4:	4b0f      	ldr	r3, [pc, #60]	; (8008804 <vTaskNotifyGiveFromISR+0x11c>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d908      	bls.n	80087e0 <vTaskNotifyGiveFromISR+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <vTaskNotifyGiveFromISR+0xf2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	2201      	movs	r2, #1
 80087d8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80087da:	4b0b      	ldr	r3, [pc, #44]	; (8008808 <vTaskNotifyGiveFromISR+0x120>)
 80087dc:	2201      	movs	r2, #1
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	6a3b      	ldr	r3, [r7, #32]
 80087e2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	f383 8811 	msr	BASEPRI, r3
}
 80087ea:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80087ec:	bf00      	nop
 80087ee:	3728      	adds	r7, #40	; 0x28
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	20000918 	.word	0x20000918
 80087f8:	200008f8 	.word	0x200008f8
 80087fc:	20000420 	.word	0x20000420
 8008800:	200008b0 	.word	0x200008b0
 8008804:	2000041c 	.word	0x2000041c
 8008808:	20000904 	.word	0x20000904

0800880c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008816:	4b21      	ldr	r3, [pc, #132]	; (800889c <prvAddCurrentTaskToDelayedList+0x90>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800881c:	4b20      	ldr	r3, [pc, #128]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	3304      	adds	r3, #4
 8008822:	4618      	mov	r0, r3
 8008824:	f7fe f8ca 	bl	80069bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800882e:	d10a      	bne.n	8008846 <prvAddCurrentTaskToDelayedList+0x3a>
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d007      	beq.n	8008846 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008836:	4b1a      	ldr	r3, [pc, #104]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3304      	adds	r3, #4
 800883c:	4619      	mov	r1, r3
 800883e:	4819      	ldr	r0, [pc, #100]	; (80088a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008840:	f7fe f85f 	bl	8006902 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008844:	e026      	b.n	8008894 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4413      	add	r3, r2
 800884c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800884e:	4b14      	ldr	r3, [pc, #80]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008856:	68ba      	ldr	r2, [r7, #8]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	429a      	cmp	r2, r3
 800885c:	d209      	bcs.n	8008872 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800885e:	4b12      	ldr	r3, [pc, #72]	; (80088a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	4b0f      	ldr	r3, [pc, #60]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	3304      	adds	r3, #4
 8008868:	4619      	mov	r1, r3
 800886a:	4610      	mov	r0, r2
 800886c:	f7fe f86d 	bl	800694a <vListInsert>
}
 8008870:	e010      	b.n	8008894 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008872:	4b0e      	ldr	r3, [pc, #56]	; (80088ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	4b0a      	ldr	r3, [pc, #40]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	3304      	adds	r3, #4
 800887c:	4619      	mov	r1, r3
 800887e:	4610      	mov	r0, r2
 8008880:	f7fe f863 	bl	800694a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008884:	4b0a      	ldr	r3, [pc, #40]	; (80088b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	429a      	cmp	r2, r3
 800888c:	d202      	bcs.n	8008894 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800888e:	4a08      	ldr	r2, [pc, #32]	; (80088b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	6013      	str	r3, [r2, #0]
}
 8008894:	bf00      	nop
 8008896:	3710      	adds	r7, #16
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	200008f4 	.word	0x200008f4
 80088a0:	2000041c 	.word	0x2000041c
 80088a4:	200008dc 	.word	0x200008dc
 80088a8:	200008ac 	.word	0x200008ac
 80088ac:	200008a8 	.word	0x200008a8
 80088b0:	20000910 	.word	0x20000910

080088b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b08a      	sub	sp, #40	; 0x28
 80088b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80088ba:	2300      	movs	r3, #0
 80088bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80088be:	f000 fb63 	bl	8008f88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80088c2:	4b1c      	ldr	r3, [pc, #112]	; (8008934 <xTimerCreateTimerTask+0x80>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d021      	beq.n	800890e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80088ca:	2300      	movs	r3, #0
 80088cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80088ce:	2300      	movs	r3, #0
 80088d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80088d2:	1d3a      	adds	r2, r7, #4
 80088d4:	f107 0108 	add.w	r1, r7, #8
 80088d8:	f107 030c 	add.w	r3, r7, #12
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fd ffc9 	bl	8006874 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80088e2:	6879      	ldr	r1, [r7, #4]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	9202      	str	r2, [sp, #8]
 80088ea:	9301      	str	r3, [sp, #4]
 80088ec:	2302      	movs	r3, #2
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	2300      	movs	r3, #0
 80088f2:	460a      	mov	r2, r1
 80088f4:	4910      	ldr	r1, [pc, #64]	; (8008938 <xTimerCreateTimerTask+0x84>)
 80088f6:	4811      	ldr	r0, [pc, #68]	; (800893c <xTimerCreateTimerTask+0x88>)
 80088f8:	f7fe ff06 	bl	8007708 <xTaskCreateStatic>
 80088fc:	4603      	mov	r3, r0
 80088fe:	4a10      	ldr	r2, [pc, #64]	; (8008940 <xTimerCreateTimerTask+0x8c>)
 8008900:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008902:	4b0f      	ldr	r3, [pc, #60]	; (8008940 <xTimerCreateTimerTask+0x8c>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800890a:	2301      	movs	r3, #1
 800890c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d10a      	bne.n	800892a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	613b      	str	r3, [r7, #16]
}
 8008926:	bf00      	nop
 8008928:	e7fe      	b.n	8008928 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800892a:	697b      	ldr	r3, [r7, #20]
}
 800892c:	4618      	mov	r0, r3
 800892e:	3718      	adds	r7, #24
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	2000094c 	.word	0x2000094c
 8008938:	08009988 	.word	0x08009988
 800893c:	08008b31 	.word	0x08008b31
 8008940:	20000950 	.word	0x20000950

08008944 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008944:	b580      	push	{r7, lr}
 8008946:	b088      	sub	sp, #32
 8008948:	af02      	add	r7, sp, #8
 800894a:	60f8      	str	r0, [r7, #12]
 800894c:	60b9      	str	r1, [r7, #8]
 800894e:	607a      	str	r2, [r7, #4]
 8008950:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008952:	202c      	movs	r0, #44	; 0x2c
 8008954:	f000 fda8 	bl	80094a8 <pvPortMalloc>
 8008958:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00d      	beq.n	800897c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	9301      	str	r3, [sp, #4]
 800896c:	6a3b      	ldr	r3, [r7, #32]
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	68b9      	ldr	r1, [r7, #8]
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f000 f805 	bl	8008986 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800897c:	697b      	ldr	r3, [r7, #20]
	}
 800897e:	4618      	mov	r0, r3
 8008980:	3718      	adds	r7, #24
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b086      	sub	sp, #24
 800898a:	af00      	add	r7, sp, #0
 800898c:	60f8      	str	r0, [r7, #12]
 800898e:	60b9      	str	r1, [r7, #8]
 8008990:	607a      	str	r2, [r7, #4]
 8008992:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d10a      	bne.n	80089b0 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	617b      	str	r3, [r7, #20]
}
 80089ac:	bf00      	nop
 80089ae:	e7fe      	b.n	80089ae <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d01e      	beq.n	80089f4 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80089b6:	f000 fae7 	bl	8008f88 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80089ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80089c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80089c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c8:	683a      	ldr	r2, [r7, #0]
 80089ca:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80089cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ce:	6a3a      	ldr	r2, [r7, #32]
 80089d0:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80089d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d4:	3304      	adds	r3, #4
 80089d6:	4618      	mov	r0, r3
 80089d8:	f7fd ff86 	bl	80068e8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d008      	beq.n	80089f4 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80089e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089e8:	f043 0304 	orr.w	r3, r3, #4
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80089f4:	bf00      	nop
 80089f6:	3718      	adds	r7, #24
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	; 0x28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	607a      	str	r2, [r7, #4]
 8008a08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10a      	bne.n	8008a2a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	623b      	str	r3, [r7, #32]
}
 8008a26:	bf00      	nop
 8008a28:	e7fe      	b.n	8008a28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a2a:	4b1a      	ldr	r3, [pc, #104]	; (8008a94 <xTimerGenericCommand+0x98>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d02a      	beq.n	8008a88 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	2b05      	cmp	r3, #5
 8008a42:	dc18      	bgt.n	8008a76 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a44:	f7ff fc7e 	bl	8008344 <xTaskGetSchedulerState>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d109      	bne.n	8008a62 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a4e:	4b11      	ldr	r3, [pc, #68]	; (8008a94 <xTimerGenericCommand+0x98>)
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	f107 0110 	add.w	r1, r7, #16
 8008a56:	2300      	movs	r3, #0
 8008a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a5a:	f7fe f949 	bl	8006cf0 <xQueueGenericSend>
 8008a5e:	6278      	str	r0, [r7, #36]	; 0x24
 8008a60:	e012      	b.n	8008a88 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a62:	4b0c      	ldr	r3, [pc, #48]	; (8008a94 <xTimerGenericCommand+0x98>)
 8008a64:	6818      	ldr	r0, [r3, #0]
 8008a66:	f107 0110 	add.w	r1, r7, #16
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f7fe f93f 	bl	8006cf0 <xQueueGenericSend>
 8008a72:	6278      	str	r0, [r7, #36]	; 0x24
 8008a74:	e008      	b.n	8008a88 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008a76:	4b07      	ldr	r3, [pc, #28]	; (8008a94 <xTimerGenericCommand+0x98>)
 8008a78:	6818      	ldr	r0, [r3, #0]
 8008a7a:	f107 0110 	add.w	r1, r7, #16
 8008a7e:	2300      	movs	r3, #0
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	f7fe fa33 	bl	8006eec <xQueueGenericSendFromISR>
 8008a86:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3728      	adds	r7, #40	; 0x28
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop
 8008a94:	2000094c 	.word	0x2000094c

08008a98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b088      	sub	sp, #32
 8008a9c:	af02      	add	r7, sp, #8
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aa2:	4b22      	ldr	r3, [pc, #136]	; (8008b2c <prvProcessExpiredTimer+0x94>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	3304      	adds	r3, #4
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f7fd ff83 	bl	80069bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008abc:	f003 0304 	and.w	r3, r3, #4
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d022      	beq.n	8008b0a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	699a      	ldr	r2, [r3, #24]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	18d1      	adds	r1, r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	6978      	ldr	r0, [r7, #20]
 8008ad2:	f000 f8d1 	bl	8008c78 <prvInsertTimerInActiveList>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d01f      	beq.n	8008b1c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008adc:	2300      	movs	r3, #0
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	2100      	movs	r1, #0
 8008ae6:	6978      	ldr	r0, [r7, #20]
 8008ae8:	f7ff ff88 	bl	80089fc <xTimerGenericCommand>
 8008aec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d113      	bne.n	8008b1c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	60fb      	str	r3, [r7, #12]
}
 8008b06:	bf00      	nop
 8008b08:	e7fe      	b.n	8008b08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b10:	f023 0301 	bic.w	r3, r3, #1
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	6978      	ldr	r0, [r7, #20]
 8008b22:	4798      	blx	r3
}
 8008b24:	bf00      	nop
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	20000944 	.word	0x20000944

08008b30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b38:	f107 0308 	add.w	r3, r7, #8
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f000 f857 	bl	8008bf0 <prvGetNextExpireTime>
 8008b42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	4619      	mov	r1, r3
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f000 f803 	bl	8008b54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b4e:	f000 f8d5 	bl	8008cfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b52:	e7f1      	b.n	8008b38 <prvTimerTask+0x8>

08008b54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b5e:	f7ff f80f 	bl	8007b80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b62:	f107 0308 	add.w	r3, r7, #8
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 f866 	bl	8008c38 <prvSampleTimeNow>
 8008b6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d130      	bne.n	8008bd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d10a      	bne.n	8008b90 <prvProcessTimerOrBlockTask+0x3c>
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d806      	bhi.n	8008b90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008b82:	f7ff f80b 	bl	8007b9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008b86:	68f9      	ldr	r1, [r7, #12]
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f7ff ff85 	bl	8008a98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008b8e:	e024      	b.n	8008bda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d008      	beq.n	8008ba8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008b96:	4b13      	ldr	r3, [pc, #76]	; (8008be4 <prvProcessTimerOrBlockTask+0x90>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <prvProcessTimerOrBlockTask+0x50>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e000      	b.n	8008ba6 <prvProcessTimerOrBlockTask+0x52>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ba8:	4b0f      	ldr	r3, [pc, #60]	; (8008be8 <prvProcessTimerOrBlockTask+0x94>)
 8008baa:	6818      	ldr	r0, [r3, #0]
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	4619      	mov	r1, r3
 8008bb6:	f7fe fd73 	bl	80076a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008bba:	f7fe ffef 	bl	8007b9c <xTaskResumeAll>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10a      	bne.n	8008bda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008bc4:	4b09      	ldr	r3, [pc, #36]	; (8008bec <prvProcessTimerOrBlockTask+0x98>)
 8008bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bca:	601a      	str	r2, [r3, #0]
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	f3bf 8f6f 	isb	sy
}
 8008bd4:	e001      	b.n	8008bda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008bd6:	f7fe ffe1 	bl	8007b9c <xTaskResumeAll>
}
 8008bda:	bf00      	nop
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	20000948 	.word	0x20000948
 8008be8:	2000094c 	.word	0x2000094c
 8008bec:	e000ed04 	.word	0xe000ed04

08008bf0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008bf8:	4b0e      	ldr	r3, [pc, #56]	; (8008c34 <prvGetNextExpireTime+0x44>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d101      	bne.n	8008c06 <prvGetNextExpireTime+0x16>
 8008c02:	2201      	movs	r2, #1
 8008c04:	e000      	b.n	8008c08 <prvGetNextExpireTime+0x18>
 8008c06:	2200      	movs	r2, #0
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d105      	bne.n	8008c20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c14:	4b07      	ldr	r3, [pc, #28]	; (8008c34 <prvGetNextExpireTime+0x44>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	60fb      	str	r3, [r7, #12]
 8008c1e:	e001      	b.n	8008c24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c20:	2300      	movs	r3, #0
 8008c22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c24:	68fb      	ldr	r3, [r7, #12]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr
 8008c32:	bf00      	nop
 8008c34:	20000944 	.word	0x20000944

08008c38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c40:	f7ff f84a 	bl	8007cd8 <xTaskGetTickCount>
 8008c44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c46:	4b0b      	ldr	r3, [pc, #44]	; (8008c74 <prvSampleTimeNow+0x3c>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	68fa      	ldr	r2, [r7, #12]
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d205      	bcs.n	8008c5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c50:	f000 f936 	bl	8008ec0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	601a      	str	r2, [r3, #0]
 8008c5a:	e002      	b.n	8008c62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c62:	4a04      	ldr	r2, [pc, #16]	; (8008c74 <prvSampleTimeNow+0x3c>)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c68:	68fb      	ldr	r3, [r7, #12]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	20000954 	.word	0x20000954

08008c78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b086      	sub	sp, #24
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	607a      	str	r2, [r7, #4]
 8008c84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008c86:	2300      	movs	r3, #0
 8008c88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d812      	bhi.n	8008cc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	1ad2      	subs	r2, r2, r3
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d302      	bcc.n	8008cb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008cac:	2301      	movs	r3, #1
 8008cae:	617b      	str	r3, [r7, #20]
 8008cb0:	e01b      	b.n	8008cea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008cb2:	4b10      	ldr	r3, [pc, #64]	; (8008cf4 <prvInsertTimerInActiveList+0x7c>)
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3304      	adds	r3, #4
 8008cba:	4619      	mov	r1, r3
 8008cbc:	4610      	mov	r0, r2
 8008cbe:	f7fd fe44 	bl	800694a <vListInsert>
 8008cc2:	e012      	b.n	8008cea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d206      	bcs.n	8008cda <prvInsertTimerInActiveList+0x62>
 8008ccc:	68ba      	ldr	r2, [r7, #8]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d302      	bcc.n	8008cda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	617b      	str	r3, [r7, #20]
 8008cd8:	e007      	b.n	8008cea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008cda:	4b07      	ldr	r3, [pc, #28]	; (8008cf8 <prvInsertTimerInActiveList+0x80>)
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	f7fd fe30 	bl	800694a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008cea:	697b      	ldr	r3, [r7, #20]
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	20000948 	.word	0x20000948
 8008cf8:	20000944 	.word	0x20000944

08008cfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b08e      	sub	sp, #56	; 0x38
 8008d00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d02:	e0ca      	b.n	8008e9a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	da18      	bge.n	8008d3c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008d0a:	1d3b      	adds	r3, r7, #4
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d10a      	bne.n	8008d2c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	61fb      	str	r3, [r7, #28]
}
 8008d28:	bf00      	nop
 8008d2a:	e7fe      	b.n	8008d2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d32:	6850      	ldr	r0, [r2, #4]
 8008d34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d36:	6892      	ldr	r2, [r2, #8]
 8008d38:	4611      	mov	r1, r2
 8008d3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f2c0 80aa 	blt.w	8008e98 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d4a:	695b      	ldr	r3, [r3, #20]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d004      	beq.n	8008d5a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d52:	3304      	adds	r3, #4
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7fd fe31 	bl	80069bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d5a:	463b      	mov	r3, r7
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7ff ff6b 	bl	8008c38 <prvSampleTimeNow>
 8008d62:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2b09      	cmp	r3, #9
 8008d68:	f200 8097 	bhi.w	8008e9a <prvProcessReceivedCommands+0x19e>
 8008d6c:	a201      	add	r2, pc, #4	; (adr r2, 8008d74 <prvProcessReceivedCommands+0x78>)
 8008d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d72:	bf00      	nop
 8008d74:	08008d9d 	.word	0x08008d9d
 8008d78:	08008d9d 	.word	0x08008d9d
 8008d7c:	08008d9d 	.word	0x08008d9d
 8008d80:	08008e11 	.word	0x08008e11
 8008d84:	08008e25 	.word	0x08008e25
 8008d88:	08008e6f 	.word	0x08008e6f
 8008d8c:	08008d9d 	.word	0x08008d9d
 8008d90:	08008d9d 	.word	0x08008d9d
 8008d94:	08008e11 	.word	0x08008e11
 8008d98:	08008e25 	.word	0x08008e25
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008da2:	f043 0301 	orr.w	r3, r3, #1
 8008da6:	b2da      	uxtb	r2, r3
 8008da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008daa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	18d1      	adds	r1, r2, r3
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dbc:	f7ff ff5c 	bl	8008c78 <prvInsertTimerInActiveList>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d069      	beq.n	8008e9a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dcc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dd4:	f003 0304 	and.w	r3, r3, #4
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d05e      	beq.n	8008e9a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	441a      	add	r2, r3
 8008de4:	2300      	movs	r3, #0
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	2300      	movs	r3, #0
 8008dea:	2100      	movs	r1, #0
 8008dec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dee:	f7ff fe05 	bl	80089fc <xTimerGenericCommand>
 8008df2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008df4:	6a3b      	ldr	r3, [r7, #32]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d14f      	bne.n	8008e9a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfe:	f383 8811 	msr	BASEPRI, r3
 8008e02:	f3bf 8f6f 	isb	sy
 8008e06:	f3bf 8f4f 	dsb	sy
 8008e0a:	61bb      	str	r3, [r7, #24]
}
 8008e0c:	bf00      	nop
 8008e0e:	e7fe      	b.n	8008e0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e16:	f023 0301 	bic.w	r3, r3, #1
 8008e1a:	b2da      	uxtb	r2, r3
 8008e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008e22:	e03a      	b.n	8008e9a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e2a:	f043 0301 	orr.w	r3, r3, #1
 8008e2e:	b2da      	uxtb	r2, r3
 8008e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10a      	bne.n	8008e5a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	617b      	str	r3, [r7, #20]
}
 8008e56:	bf00      	nop
 8008e58:	e7fe      	b.n	8008e58 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e5c:	699a      	ldr	r2, [r3, #24]
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e60:	18d1      	adds	r1, r2, r3
 8008e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e68:	f7ff ff06 	bl	8008c78 <prvInsertTimerInActiveList>
					break;
 8008e6c:	e015      	b.n	8008e9a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e74:	f003 0302 	and.w	r3, r3, #2
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d103      	bne.n	8008e84 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008e7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e7e:	f000 fbdf 	bl	8009640 <vPortFree>
 8008e82:	e00a      	b.n	8008e9a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e8a:	f023 0301 	bic.w	r3, r3, #1
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008e96:	e000      	b.n	8008e9a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008e98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e9a:	4b08      	ldr	r3, [pc, #32]	; (8008ebc <prvProcessReceivedCommands+0x1c0>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	1d39      	adds	r1, r7, #4
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7fe f8be 	bl	8007024 <xQueueReceive>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f47f af2a 	bne.w	8008d04 <prvProcessReceivedCommands+0x8>
	}
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	3730      	adds	r7, #48	; 0x30
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	2000094c 	.word	0x2000094c

08008ec0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ec6:	e048      	b.n	8008f5a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ec8:	4b2d      	ldr	r3, [pc, #180]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ed2:	4b2b      	ldr	r3, [pc, #172]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3304      	adds	r3, #4
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fd fd6b 	bl	80069bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ef4:	f003 0304 	and.w	r3, r3, #4
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d02e      	beq.n	8008f5a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	693a      	ldr	r2, [r7, #16]
 8008f02:	4413      	add	r3, r2
 8008f04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008f06:	68ba      	ldr	r2, [r7, #8]
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d90e      	bls.n	8008f2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f1a:	4b19      	ldr	r3, [pc, #100]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	3304      	adds	r3, #4
 8008f22:	4619      	mov	r1, r3
 8008f24:	4610      	mov	r0, r2
 8008f26:	f7fd fd10 	bl	800694a <vListInsert>
 8008f2a:	e016      	b.n	8008f5a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	9300      	str	r3, [sp, #0]
 8008f30:	2300      	movs	r3, #0
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	2100      	movs	r1, #0
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f7ff fd60 	bl	80089fc <xTimerGenericCommand>
 8008f3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d10a      	bne.n	8008f5a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	603b      	str	r3, [r7, #0]
}
 8008f56:	bf00      	nop
 8008f58:	e7fe      	b.n	8008f58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f5a:	4b09      	ldr	r3, [pc, #36]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1b1      	bne.n	8008ec8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008f64:	4b06      	ldr	r3, [pc, #24]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008f6a:	4b06      	ldr	r3, [pc, #24]	; (8008f84 <prvSwitchTimerLists+0xc4>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a04      	ldr	r2, [pc, #16]	; (8008f80 <prvSwitchTimerLists+0xc0>)
 8008f70:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008f72:	4a04      	ldr	r2, [pc, #16]	; (8008f84 <prvSwitchTimerLists+0xc4>)
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	6013      	str	r3, [r2, #0]
}
 8008f78:	bf00      	nop
 8008f7a:	3718      	adds	r7, #24
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	20000944 	.word	0x20000944
 8008f84:	20000948 	.word	0x20000948

08008f88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008f8e:	f000 f969 	bl	8009264 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008f92:	4b15      	ldr	r3, [pc, #84]	; (8008fe8 <prvCheckForValidListAndQueue+0x60>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d120      	bne.n	8008fdc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008f9a:	4814      	ldr	r0, [pc, #80]	; (8008fec <prvCheckForValidListAndQueue+0x64>)
 8008f9c:	f7fd fc84 	bl	80068a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008fa0:	4813      	ldr	r0, [pc, #76]	; (8008ff0 <prvCheckForValidListAndQueue+0x68>)
 8008fa2:	f7fd fc81 	bl	80068a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008fa6:	4b13      	ldr	r3, [pc, #76]	; (8008ff4 <prvCheckForValidListAndQueue+0x6c>)
 8008fa8:	4a10      	ldr	r2, [pc, #64]	; (8008fec <prvCheckForValidListAndQueue+0x64>)
 8008faa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008fac:	4b12      	ldr	r3, [pc, #72]	; (8008ff8 <prvCheckForValidListAndQueue+0x70>)
 8008fae:	4a10      	ldr	r2, [pc, #64]	; (8008ff0 <prvCheckForValidListAndQueue+0x68>)
 8008fb0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	4b11      	ldr	r3, [pc, #68]	; (8008ffc <prvCheckForValidListAndQueue+0x74>)
 8008fb8:	4a11      	ldr	r2, [pc, #68]	; (8009000 <prvCheckForValidListAndQueue+0x78>)
 8008fba:	2110      	movs	r1, #16
 8008fbc:	200a      	movs	r0, #10
 8008fbe:	f7fd fd8f 	bl	8006ae0 <xQueueGenericCreateStatic>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	4a08      	ldr	r2, [pc, #32]	; (8008fe8 <prvCheckForValidListAndQueue+0x60>)
 8008fc6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008fc8:	4b07      	ldr	r3, [pc, #28]	; (8008fe8 <prvCheckForValidListAndQueue+0x60>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d005      	beq.n	8008fdc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008fd0:	4b05      	ldr	r3, [pc, #20]	; (8008fe8 <prvCheckForValidListAndQueue+0x60>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	490b      	ldr	r1, [pc, #44]	; (8009004 <prvCheckForValidListAndQueue+0x7c>)
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f7fe fb38 	bl	800764c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fdc:	f000 f972 	bl	80092c4 <vPortExitCritical>
}
 8008fe0:	bf00      	nop
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	2000094c 	.word	0x2000094c
 8008fec:	2000091c 	.word	0x2000091c
 8008ff0:	20000930 	.word	0x20000930
 8008ff4:	20000944 	.word	0x20000944
 8008ff8:	20000948 	.word	0x20000948
 8008ffc:	200009f8 	.word	0x200009f8
 8009000:	20000958 	.word	0x20000958
 8009004:	08009990 	.word	0x08009990

08009008 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009008:	b480      	push	{r7}
 800900a:	b085      	sub	sp, #20
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	3b04      	subs	r3, #4
 8009018:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009020:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	3b04      	subs	r3, #4
 8009026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	f023 0201 	bic.w	r2, r3, #1
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3b04      	subs	r3, #4
 8009036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009038:	4a0c      	ldr	r2, [pc, #48]	; (800906c <pxPortInitialiseStack+0x64>)
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	3b14      	subs	r3, #20
 8009042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	3b04      	subs	r3, #4
 800904e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f06f 0202 	mvn.w	r2, #2
 8009056:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	3b20      	subs	r3, #32
 800905c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800905e:	68fb      	ldr	r3, [r7, #12]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3714      	adds	r7, #20
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr
 800906c:	08009071 	.word	0x08009071

08009070 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009070:	b480      	push	{r7}
 8009072:	b085      	sub	sp, #20
 8009074:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009076:	2300      	movs	r3, #0
 8009078:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800907a:	4b12      	ldr	r3, [pc, #72]	; (80090c4 <prvTaskExitError+0x54>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009082:	d00a      	beq.n	800909a <prvTaskExitError+0x2a>
	__asm volatile
 8009084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009088:	f383 8811 	msr	BASEPRI, r3
 800908c:	f3bf 8f6f 	isb	sy
 8009090:	f3bf 8f4f 	dsb	sy
 8009094:	60fb      	str	r3, [r7, #12]
}
 8009096:	bf00      	nop
 8009098:	e7fe      	b.n	8009098 <prvTaskExitError+0x28>
	__asm volatile
 800909a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800909e:	f383 8811 	msr	BASEPRI, r3
 80090a2:	f3bf 8f6f 	isb	sy
 80090a6:	f3bf 8f4f 	dsb	sy
 80090aa:	60bb      	str	r3, [r7, #8]
}
 80090ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80090ae:	bf00      	nop
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d0fc      	beq.n	80090b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80090b6:	bf00      	nop
 80090b8:	bf00      	nop
 80090ba:	3714      	adds	r7, #20
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr
 80090c4:	2000000c 	.word	0x2000000c
	...

080090d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80090d0:	4b07      	ldr	r3, [pc, #28]	; (80090f0 <pxCurrentTCBConst2>)
 80090d2:	6819      	ldr	r1, [r3, #0]
 80090d4:	6808      	ldr	r0, [r1, #0]
 80090d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090da:	f380 8809 	msr	PSP, r0
 80090de:	f3bf 8f6f 	isb	sy
 80090e2:	f04f 0000 	mov.w	r0, #0
 80090e6:	f380 8811 	msr	BASEPRI, r0
 80090ea:	4770      	bx	lr
 80090ec:	f3af 8000 	nop.w

080090f0 <pxCurrentTCBConst2>:
 80090f0:	2000041c 	.word	0x2000041c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80090f4:	bf00      	nop
 80090f6:	bf00      	nop

080090f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80090f8:	4808      	ldr	r0, [pc, #32]	; (800911c <prvPortStartFirstTask+0x24>)
 80090fa:	6800      	ldr	r0, [r0, #0]
 80090fc:	6800      	ldr	r0, [r0, #0]
 80090fe:	f380 8808 	msr	MSP, r0
 8009102:	f04f 0000 	mov.w	r0, #0
 8009106:	f380 8814 	msr	CONTROL, r0
 800910a:	b662      	cpsie	i
 800910c:	b661      	cpsie	f
 800910e:	f3bf 8f4f 	dsb	sy
 8009112:	f3bf 8f6f 	isb	sy
 8009116:	df00      	svc	0
 8009118:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800911a:	bf00      	nop
 800911c:	e000ed08 	.word	0xe000ed08

08009120 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009126:	4b46      	ldr	r3, [pc, #280]	; (8009240 <xPortStartScheduler+0x120>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a46      	ldr	r2, [pc, #280]	; (8009244 <xPortStartScheduler+0x124>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d10a      	bne.n	8009146 <xPortStartScheduler+0x26>
	__asm volatile
 8009130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	613b      	str	r3, [r7, #16]
}
 8009142:	bf00      	nop
 8009144:	e7fe      	b.n	8009144 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009146:	4b3e      	ldr	r3, [pc, #248]	; (8009240 <xPortStartScheduler+0x120>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a3f      	ldr	r2, [pc, #252]	; (8009248 <xPortStartScheduler+0x128>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d10a      	bne.n	8009166 <xPortStartScheduler+0x46>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	60fb      	str	r3, [r7, #12]
}
 8009162:	bf00      	nop
 8009164:	e7fe      	b.n	8009164 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009166:	4b39      	ldr	r3, [pc, #228]	; (800924c <xPortStartScheduler+0x12c>)
 8009168:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	b2db      	uxtb	r3, r3
 8009170:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	22ff      	movs	r2, #255	; 0xff
 8009176:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	b2db      	uxtb	r3, r3
 800917e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009180:	78fb      	ldrb	r3, [r7, #3]
 8009182:	b2db      	uxtb	r3, r3
 8009184:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009188:	b2da      	uxtb	r2, r3
 800918a:	4b31      	ldr	r3, [pc, #196]	; (8009250 <xPortStartScheduler+0x130>)
 800918c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800918e:	4b31      	ldr	r3, [pc, #196]	; (8009254 <xPortStartScheduler+0x134>)
 8009190:	2207      	movs	r2, #7
 8009192:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009194:	e009      	b.n	80091aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009196:	4b2f      	ldr	r3, [pc, #188]	; (8009254 <xPortStartScheduler+0x134>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	3b01      	subs	r3, #1
 800919c:	4a2d      	ldr	r2, [pc, #180]	; (8009254 <xPortStartScheduler+0x134>)
 800919e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80091a0:	78fb      	ldrb	r3, [r7, #3]
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	005b      	lsls	r3, r3, #1
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091aa:	78fb      	ldrb	r3, [r7, #3]
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091b2:	2b80      	cmp	r3, #128	; 0x80
 80091b4:	d0ef      	beq.n	8009196 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80091b6:	4b27      	ldr	r3, [pc, #156]	; (8009254 <xPortStartScheduler+0x134>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f1c3 0307 	rsb	r3, r3, #7
 80091be:	2b04      	cmp	r3, #4
 80091c0:	d00a      	beq.n	80091d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80091c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c6:	f383 8811 	msr	BASEPRI, r3
 80091ca:	f3bf 8f6f 	isb	sy
 80091ce:	f3bf 8f4f 	dsb	sy
 80091d2:	60bb      	str	r3, [r7, #8]
}
 80091d4:	bf00      	nop
 80091d6:	e7fe      	b.n	80091d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80091d8:	4b1e      	ldr	r3, [pc, #120]	; (8009254 <xPortStartScheduler+0x134>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	021b      	lsls	r3, r3, #8
 80091de:	4a1d      	ldr	r2, [pc, #116]	; (8009254 <xPortStartScheduler+0x134>)
 80091e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80091e2:	4b1c      	ldr	r3, [pc, #112]	; (8009254 <xPortStartScheduler+0x134>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80091ea:	4a1a      	ldr	r2, [pc, #104]	; (8009254 <xPortStartScheduler+0x134>)
 80091ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80091f6:	4b18      	ldr	r3, [pc, #96]	; (8009258 <xPortStartScheduler+0x138>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a17      	ldr	r2, [pc, #92]	; (8009258 <xPortStartScheduler+0x138>)
 80091fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009200:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009202:	4b15      	ldr	r3, [pc, #84]	; (8009258 <xPortStartScheduler+0x138>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a14      	ldr	r2, [pc, #80]	; (8009258 <xPortStartScheduler+0x138>)
 8009208:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800920c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800920e:	f000 f8dd 	bl	80093cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009212:	4b12      	ldr	r3, [pc, #72]	; (800925c <xPortStartScheduler+0x13c>)
 8009214:	2200      	movs	r2, #0
 8009216:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009218:	f000 f8fc 	bl	8009414 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800921c:	4b10      	ldr	r3, [pc, #64]	; (8009260 <xPortStartScheduler+0x140>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a0f      	ldr	r2, [pc, #60]	; (8009260 <xPortStartScheduler+0x140>)
 8009222:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009226:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009228:	f7ff ff66 	bl	80090f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800922c:	f7fe fe1e 	bl	8007e6c <vTaskSwitchContext>
	prvTaskExitError();
 8009230:	f7ff ff1e 	bl	8009070 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	e000ed00 	.word	0xe000ed00
 8009244:	410fc271 	.word	0x410fc271
 8009248:	410fc270 	.word	0x410fc270
 800924c:	e000e400 	.word	0xe000e400
 8009250:	20000a48 	.word	0x20000a48
 8009254:	20000a4c 	.word	0x20000a4c
 8009258:	e000ed20 	.word	0xe000ed20
 800925c:	2000000c 	.word	0x2000000c
 8009260:	e000ef34 	.word	0xe000ef34

08009264 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
	__asm volatile
 800926a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926e:	f383 8811 	msr	BASEPRI, r3
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	607b      	str	r3, [r7, #4]
}
 800927c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800927e:	4b0f      	ldr	r3, [pc, #60]	; (80092bc <vPortEnterCritical+0x58>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3301      	adds	r3, #1
 8009284:	4a0d      	ldr	r2, [pc, #52]	; (80092bc <vPortEnterCritical+0x58>)
 8009286:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009288:	4b0c      	ldr	r3, [pc, #48]	; (80092bc <vPortEnterCritical+0x58>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d10f      	bne.n	80092b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009290:	4b0b      	ldr	r3, [pc, #44]	; (80092c0 <vPortEnterCritical+0x5c>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	b2db      	uxtb	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00a      	beq.n	80092b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800929a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800929e:	f383 8811 	msr	BASEPRI, r3
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	f3bf 8f4f 	dsb	sy
 80092aa:	603b      	str	r3, [r7, #0]
}
 80092ac:	bf00      	nop
 80092ae:	e7fe      	b.n	80092ae <vPortEnterCritical+0x4a>
	}
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr
 80092bc:	2000000c 	.word	0x2000000c
 80092c0:	e000ed04 	.word	0xe000ed04

080092c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80092ca:	4b12      	ldr	r3, [pc, #72]	; (8009314 <vPortExitCritical+0x50>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10a      	bne.n	80092e8 <vPortExitCritical+0x24>
	__asm volatile
 80092d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d6:	f383 8811 	msr	BASEPRI, r3
 80092da:	f3bf 8f6f 	isb	sy
 80092de:	f3bf 8f4f 	dsb	sy
 80092e2:	607b      	str	r3, [r7, #4]
}
 80092e4:	bf00      	nop
 80092e6:	e7fe      	b.n	80092e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80092e8:	4b0a      	ldr	r3, [pc, #40]	; (8009314 <vPortExitCritical+0x50>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	3b01      	subs	r3, #1
 80092ee:	4a09      	ldr	r2, [pc, #36]	; (8009314 <vPortExitCritical+0x50>)
 80092f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80092f2:	4b08      	ldr	r3, [pc, #32]	; (8009314 <vPortExitCritical+0x50>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d105      	bne.n	8009306 <vPortExitCritical+0x42>
 80092fa:	2300      	movs	r3, #0
 80092fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	f383 8811 	msr	BASEPRI, r3
}
 8009304:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009306:	bf00      	nop
 8009308:	370c      	adds	r7, #12
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr
 8009312:	bf00      	nop
 8009314:	2000000c 	.word	0x2000000c
	...

08009320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009320:	f3ef 8009 	mrs	r0, PSP
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	4b15      	ldr	r3, [pc, #84]	; (8009380 <pxCurrentTCBConst>)
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	f01e 0f10 	tst.w	lr, #16
 8009330:	bf08      	it	eq
 8009332:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009336:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800933a:	6010      	str	r0, [r2, #0]
 800933c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009340:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009344:	f380 8811 	msr	BASEPRI, r0
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	f7fe fd8c 	bl	8007e6c <vTaskSwitchContext>
 8009354:	f04f 0000 	mov.w	r0, #0
 8009358:	f380 8811 	msr	BASEPRI, r0
 800935c:	bc09      	pop	{r0, r3}
 800935e:	6819      	ldr	r1, [r3, #0]
 8009360:	6808      	ldr	r0, [r1, #0]
 8009362:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009366:	f01e 0f10 	tst.w	lr, #16
 800936a:	bf08      	it	eq
 800936c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009370:	f380 8809 	msr	PSP, r0
 8009374:	f3bf 8f6f 	isb	sy
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	f3af 8000 	nop.w

08009380 <pxCurrentTCBConst>:
 8009380:	2000041c 	.word	0x2000041c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop

08009388 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009392:	f383 8811 	msr	BASEPRI, r3
 8009396:	f3bf 8f6f 	isb	sy
 800939a:	f3bf 8f4f 	dsb	sy
 800939e:	607b      	str	r3, [r7, #4]
}
 80093a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093a2:	f7fe fca9 	bl	8007cf8 <xTaskIncrementTick>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d003      	beq.n	80093b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093ac:	4b06      	ldr	r3, [pc, #24]	; (80093c8 <xPortSysTickHandler+0x40>)
 80093ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	2300      	movs	r3, #0
 80093b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f383 8811 	msr	BASEPRI, r3
}
 80093be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093c0:	bf00      	nop
 80093c2:	3708      	adds	r7, #8
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	e000ed04 	.word	0xe000ed04

080093cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093cc:	b480      	push	{r7}
 80093ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093d0:	4b0b      	ldr	r3, [pc, #44]	; (8009400 <vPortSetupTimerInterrupt+0x34>)
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093d6:	4b0b      	ldr	r3, [pc, #44]	; (8009404 <vPortSetupTimerInterrupt+0x38>)
 80093d8:	2200      	movs	r2, #0
 80093da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093dc:	4b0a      	ldr	r3, [pc, #40]	; (8009408 <vPortSetupTimerInterrupt+0x3c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a0a      	ldr	r2, [pc, #40]	; (800940c <vPortSetupTimerInterrupt+0x40>)
 80093e2:	fba2 2303 	umull	r2, r3, r2, r3
 80093e6:	099b      	lsrs	r3, r3, #6
 80093e8:	4a09      	ldr	r2, [pc, #36]	; (8009410 <vPortSetupTimerInterrupt+0x44>)
 80093ea:	3b01      	subs	r3, #1
 80093ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093ee:	4b04      	ldr	r3, [pc, #16]	; (8009400 <vPortSetupTimerInterrupt+0x34>)
 80093f0:	2207      	movs	r2, #7
 80093f2:	601a      	str	r2, [r3, #0]
}
 80093f4:	bf00      	nop
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	e000e010 	.word	0xe000e010
 8009404:	e000e018 	.word	0xe000e018
 8009408:	20000000 	.word	0x20000000
 800940c:	10624dd3 	.word	0x10624dd3
 8009410:	e000e014 	.word	0xe000e014

08009414 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009414:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009424 <vPortEnableVFP+0x10>
 8009418:	6801      	ldr	r1, [r0, #0]
 800941a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800941e:	6001      	str	r1, [r0, #0]
 8009420:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009422:	bf00      	nop
 8009424:	e000ed88 	.word	0xe000ed88

08009428 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800942e:	f3ef 8305 	mrs	r3, IPSR
 8009432:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2b0f      	cmp	r3, #15
 8009438:	d914      	bls.n	8009464 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800943a:	4a17      	ldr	r2, [pc, #92]	; (8009498 <vPortValidateInterruptPriority+0x70>)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	4413      	add	r3, r2
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009444:	4b15      	ldr	r3, [pc, #84]	; (800949c <vPortValidateInterruptPriority+0x74>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	7afa      	ldrb	r2, [r7, #11]
 800944a:	429a      	cmp	r2, r3
 800944c:	d20a      	bcs.n	8009464 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800944e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009452:	f383 8811 	msr	BASEPRI, r3
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	607b      	str	r3, [r7, #4]
}
 8009460:	bf00      	nop
 8009462:	e7fe      	b.n	8009462 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009464:	4b0e      	ldr	r3, [pc, #56]	; (80094a0 <vPortValidateInterruptPriority+0x78>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800946c:	4b0d      	ldr	r3, [pc, #52]	; (80094a4 <vPortValidateInterruptPriority+0x7c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	429a      	cmp	r2, r3
 8009472:	d90a      	bls.n	800948a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009478:	f383 8811 	msr	BASEPRI, r3
 800947c:	f3bf 8f6f 	isb	sy
 8009480:	f3bf 8f4f 	dsb	sy
 8009484:	603b      	str	r3, [r7, #0]
}
 8009486:	bf00      	nop
 8009488:	e7fe      	b.n	8009488 <vPortValidateInterruptPriority+0x60>
	}
 800948a:	bf00      	nop
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr
 8009496:	bf00      	nop
 8009498:	e000e3f0 	.word	0xe000e3f0
 800949c:	20000a48 	.word	0x20000a48
 80094a0:	e000ed0c 	.word	0xe000ed0c
 80094a4:	20000a4c 	.word	0x20000a4c

080094a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b08a      	sub	sp, #40	; 0x28
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80094b0:	2300      	movs	r3, #0
 80094b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80094b4:	f7fe fb64 	bl	8007b80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094b8:	4b5b      	ldr	r3, [pc, #364]	; (8009628 <pvPortMalloc+0x180>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d101      	bne.n	80094c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094c0:	f000 f920 	bl	8009704 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094c4:	4b59      	ldr	r3, [pc, #356]	; (800962c <pvPortMalloc+0x184>)
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4013      	ands	r3, r2
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f040 8093 	bne.w	80095f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d01d      	beq.n	8009514 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80094d8:	2208      	movs	r2, #8
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4413      	add	r3, r2
 80094de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f003 0307 	and.w	r3, r3, #7
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d014      	beq.n	8009514 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f023 0307 	bic.w	r3, r3, #7
 80094f0:	3308      	adds	r3, #8
 80094f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f003 0307 	and.w	r3, r3, #7
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00a      	beq.n	8009514 <pvPortMalloc+0x6c>
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	617b      	str	r3, [r7, #20]
}
 8009510:	bf00      	nop
 8009512:	e7fe      	b.n	8009512 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d06e      	beq.n	80095f8 <pvPortMalloc+0x150>
 800951a:	4b45      	ldr	r3, [pc, #276]	; (8009630 <pvPortMalloc+0x188>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	429a      	cmp	r2, r3
 8009522:	d869      	bhi.n	80095f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009524:	4b43      	ldr	r3, [pc, #268]	; (8009634 <pvPortMalloc+0x18c>)
 8009526:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009528:	4b42      	ldr	r3, [pc, #264]	; (8009634 <pvPortMalloc+0x18c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800952e:	e004      	b.n	800953a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009532:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800953a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	429a      	cmp	r2, r3
 8009542:	d903      	bls.n	800954c <pvPortMalloc+0xa4>
 8009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1f1      	bne.n	8009530 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800954c:	4b36      	ldr	r3, [pc, #216]	; (8009628 <pvPortMalloc+0x180>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009552:	429a      	cmp	r2, r3
 8009554:	d050      	beq.n	80095f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009556:	6a3b      	ldr	r3, [r7, #32]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2208      	movs	r2, #8
 800955c:	4413      	add	r3, r2
 800955e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956a:	685a      	ldr	r2, [r3, #4]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	1ad2      	subs	r2, r2, r3
 8009570:	2308      	movs	r3, #8
 8009572:	005b      	lsls	r3, r3, #1
 8009574:	429a      	cmp	r2, r3
 8009576:	d91f      	bls.n	80095b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4413      	add	r3, r2
 800957e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	f003 0307 	and.w	r3, r3, #7
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00a      	beq.n	80095a0 <pvPortMalloc+0xf8>
	__asm volatile
 800958a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800958e:	f383 8811 	msr	BASEPRI, r3
 8009592:	f3bf 8f6f 	isb	sy
 8009596:	f3bf 8f4f 	dsb	sy
 800959a:	613b      	str	r3, [r7, #16]
}
 800959c:	bf00      	nop
 800959e:	e7fe      	b.n	800959e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80095a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a2:	685a      	ldr	r2, [r3, #4]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	1ad2      	subs	r2, r2, r3
 80095a8:	69bb      	ldr	r3, [r7, #24]
 80095aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80095ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80095b2:	69b8      	ldr	r0, [r7, #24]
 80095b4:	f000 f908 	bl	80097c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095b8:	4b1d      	ldr	r3, [pc, #116]	; (8009630 <pvPortMalloc+0x188>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	4a1b      	ldr	r2, [pc, #108]	; (8009630 <pvPortMalloc+0x188>)
 80095c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095c6:	4b1a      	ldr	r3, [pc, #104]	; (8009630 <pvPortMalloc+0x188>)
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	4b1b      	ldr	r3, [pc, #108]	; (8009638 <pvPortMalloc+0x190>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d203      	bcs.n	80095da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095d2:	4b17      	ldr	r3, [pc, #92]	; (8009630 <pvPortMalloc+0x188>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a18      	ldr	r2, [pc, #96]	; (8009638 <pvPortMalloc+0x190>)
 80095d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	4b13      	ldr	r3, [pc, #76]	; (800962c <pvPortMalloc+0x184>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	431a      	orrs	r2, r3
 80095e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	2200      	movs	r2, #0
 80095ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095ee:	4b13      	ldr	r3, [pc, #76]	; (800963c <pvPortMalloc+0x194>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	3301      	adds	r3, #1
 80095f4:	4a11      	ldr	r2, [pc, #68]	; (800963c <pvPortMalloc+0x194>)
 80095f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095f8:	f7fe fad0 	bl	8007b9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	f003 0307 	and.w	r3, r3, #7
 8009602:	2b00      	cmp	r3, #0
 8009604:	d00a      	beq.n	800961c <pvPortMalloc+0x174>
	__asm volatile
 8009606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960a:	f383 8811 	msr	BASEPRI, r3
 800960e:	f3bf 8f6f 	isb	sy
 8009612:	f3bf 8f4f 	dsb	sy
 8009616:	60fb      	str	r3, [r7, #12]
}
 8009618:	bf00      	nop
 800961a:	e7fe      	b.n	800961a <pvPortMalloc+0x172>
	return pvReturn;
 800961c:	69fb      	ldr	r3, [r7, #28]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3728      	adds	r7, #40	; 0x28
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	200019f8 	.word	0x200019f8
 800962c:	20001a0c 	.word	0x20001a0c
 8009630:	200019fc 	.word	0x200019fc
 8009634:	200019f0 	.word	0x200019f0
 8009638:	20001a00 	.word	0x20001a00
 800963c:	20001a04 	.word	0x20001a04

08009640 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d04d      	beq.n	80096ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009652:	2308      	movs	r3, #8
 8009654:	425b      	negs	r3, r3
 8009656:	697a      	ldr	r2, [r7, #20]
 8009658:	4413      	add	r3, r2
 800965a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	685a      	ldr	r2, [r3, #4]
 8009664:	4b24      	ldr	r3, [pc, #144]	; (80096f8 <vPortFree+0xb8>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4013      	ands	r3, r2
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10a      	bne.n	8009684 <vPortFree+0x44>
	__asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	60fb      	str	r3, [r7, #12]
}
 8009680:	bf00      	nop
 8009682:	e7fe      	b.n	8009682 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00a      	beq.n	80096a2 <vPortFree+0x62>
	__asm volatile
 800968c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009690:	f383 8811 	msr	BASEPRI, r3
 8009694:	f3bf 8f6f 	isb	sy
 8009698:	f3bf 8f4f 	dsb	sy
 800969c:	60bb      	str	r3, [r7, #8]
}
 800969e:	bf00      	nop
 80096a0:	e7fe      	b.n	80096a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	685a      	ldr	r2, [r3, #4]
 80096a6:	4b14      	ldr	r3, [pc, #80]	; (80096f8 <vPortFree+0xb8>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4013      	ands	r3, r2
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d01e      	beq.n	80096ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d11a      	bne.n	80096ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	685a      	ldr	r2, [r3, #4]
 80096bc:	4b0e      	ldr	r3, [pc, #56]	; (80096f8 <vPortFree+0xb8>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	43db      	mvns	r3, r3
 80096c2:	401a      	ands	r2, r3
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096c8:	f7fe fa5a 	bl	8007b80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	685a      	ldr	r2, [r3, #4]
 80096d0:	4b0a      	ldr	r3, [pc, #40]	; (80096fc <vPortFree+0xbc>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4413      	add	r3, r2
 80096d6:	4a09      	ldr	r2, [pc, #36]	; (80096fc <vPortFree+0xbc>)
 80096d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096da:	6938      	ldr	r0, [r7, #16]
 80096dc:	f000 f874 	bl	80097c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096e0:	4b07      	ldr	r3, [pc, #28]	; (8009700 <vPortFree+0xc0>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3301      	adds	r3, #1
 80096e6:	4a06      	ldr	r2, [pc, #24]	; (8009700 <vPortFree+0xc0>)
 80096e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096ea:	f7fe fa57 	bl	8007b9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096ee:	bf00      	nop
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	20001a0c 	.word	0x20001a0c
 80096fc:	200019fc 	.word	0x200019fc
 8009700:	20001a08 	.word	0x20001a08

08009704 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800970a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800970e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009710:	4b27      	ldr	r3, [pc, #156]	; (80097b0 <prvHeapInit+0xac>)
 8009712:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00c      	beq.n	8009738 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	3307      	adds	r3, #7
 8009722:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f023 0307 	bic.w	r3, r3, #7
 800972a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	4a1f      	ldr	r2, [pc, #124]	; (80097b0 <prvHeapInit+0xac>)
 8009734:	4413      	add	r3, r2
 8009736:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800973c:	4a1d      	ldr	r2, [pc, #116]	; (80097b4 <prvHeapInit+0xb0>)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009742:	4b1c      	ldr	r3, [pc, #112]	; (80097b4 <prvHeapInit+0xb0>)
 8009744:	2200      	movs	r2, #0
 8009746:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	4413      	add	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009750:	2208      	movs	r2, #8
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f023 0307 	bic.w	r3, r3, #7
 800975e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4a15      	ldr	r2, [pc, #84]	; (80097b8 <prvHeapInit+0xb4>)
 8009764:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009766:	4b14      	ldr	r3, [pc, #80]	; (80097b8 <prvHeapInit+0xb4>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2200      	movs	r2, #0
 800976c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800976e:	4b12      	ldr	r3, [pc, #72]	; (80097b8 <prvHeapInit+0xb4>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2200      	movs	r2, #0
 8009774:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	68fa      	ldr	r2, [r7, #12]
 800977e:	1ad2      	subs	r2, r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009784:	4b0c      	ldr	r3, [pc, #48]	; (80097b8 <prvHeapInit+0xb4>)
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	4a0a      	ldr	r2, [pc, #40]	; (80097bc <prvHeapInit+0xb8>)
 8009792:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	4a09      	ldr	r2, [pc, #36]	; (80097c0 <prvHeapInit+0xbc>)
 800979a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800979c:	4b09      	ldr	r3, [pc, #36]	; (80097c4 <prvHeapInit+0xc0>)
 800979e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80097a2:	601a      	str	r2, [r3, #0]
}
 80097a4:	bf00      	nop
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	20000a50 	.word	0x20000a50
 80097b4:	200019f0 	.word	0x200019f0
 80097b8:	200019f8 	.word	0x200019f8
 80097bc:	20001a00 	.word	0x20001a00
 80097c0:	200019fc 	.word	0x200019fc
 80097c4:	20001a0c 	.word	0x20001a0c

080097c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097d0:	4b28      	ldr	r3, [pc, #160]	; (8009874 <prvInsertBlockIntoFreeList+0xac>)
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	e002      	b.n	80097dc <prvInsertBlockIntoFreeList+0x14>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	60fb      	str	r3, [r7, #12]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d8f7      	bhi.n	80097d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	4413      	add	r3, r2
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d108      	bne.n	800980a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	685a      	ldr	r2, [r3, #4]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	441a      	add	r2, r3
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	441a      	add	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	429a      	cmp	r2, r3
 800981c:	d118      	bne.n	8009850 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	4b15      	ldr	r3, [pc, #84]	; (8009878 <prvInsertBlockIntoFreeList+0xb0>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	429a      	cmp	r2, r3
 8009828:	d00d      	beq.n	8009846 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685a      	ldr	r2, [r3, #4]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	441a      	add	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	e008      	b.n	8009858 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009846:	4b0c      	ldr	r3, [pc, #48]	; (8009878 <prvInsertBlockIntoFreeList+0xb0>)
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	601a      	str	r2, [r3, #0]
 800984e:	e003      	b.n	8009858 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	429a      	cmp	r2, r3
 800985e:	d002      	beq.n	8009866 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009866:	bf00      	nop
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	200019f0 	.word	0x200019f0
 8009878:	200019f8 	.word	0x200019f8

0800987c <__libc_init_array>:
 800987c:	b570      	push	{r4, r5, r6, lr}
 800987e:	4d0d      	ldr	r5, [pc, #52]	; (80098b4 <__libc_init_array+0x38>)
 8009880:	4c0d      	ldr	r4, [pc, #52]	; (80098b8 <__libc_init_array+0x3c>)
 8009882:	1b64      	subs	r4, r4, r5
 8009884:	10a4      	asrs	r4, r4, #2
 8009886:	2600      	movs	r6, #0
 8009888:	42a6      	cmp	r6, r4
 800988a:	d109      	bne.n	80098a0 <__libc_init_array+0x24>
 800988c:	4d0b      	ldr	r5, [pc, #44]	; (80098bc <__libc_init_array+0x40>)
 800988e:	4c0c      	ldr	r4, [pc, #48]	; (80098c0 <__libc_init_array+0x44>)
 8009890:	f000 f82e 	bl	80098f0 <_init>
 8009894:	1b64      	subs	r4, r4, r5
 8009896:	10a4      	asrs	r4, r4, #2
 8009898:	2600      	movs	r6, #0
 800989a:	42a6      	cmp	r6, r4
 800989c:	d105      	bne.n	80098aa <__libc_init_array+0x2e>
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a4:	4798      	blx	r3
 80098a6:	3601      	adds	r6, #1
 80098a8:	e7ee      	b.n	8009888 <__libc_init_array+0xc>
 80098aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ae:	4798      	blx	r3
 80098b0:	3601      	adds	r6, #1
 80098b2:	e7f2      	b.n	800989a <__libc_init_array+0x1e>
 80098b4:	08009a0c 	.word	0x08009a0c
 80098b8:	08009a0c 	.word	0x08009a0c
 80098bc:	08009a0c 	.word	0x08009a0c
 80098c0:	08009a10 	.word	0x08009a10

080098c4 <memcpy>:
 80098c4:	440a      	add	r2, r1
 80098c6:	4291      	cmp	r1, r2
 80098c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80098cc:	d100      	bne.n	80098d0 <memcpy+0xc>
 80098ce:	4770      	bx	lr
 80098d0:	b510      	push	{r4, lr}
 80098d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098da:	4291      	cmp	r1, r2
 80098dc:	d1f9      	bne.n	80098d2 <memcpy+0xe>
 80098de:	bd10      	pop	{r4, pc}

080098e0 <memset>:
 80098e0:	4402      	add	r2, r0
 80098e2:	4603      	mov	r3, r0
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d100      	bne.n	80098ea <memset+0xa>
 80098e8:	4770      	bx	lr
 80098ea:	f803 1b01 	strb.w	r1, [r3], #1
 80098ee:	e7f9      	b.n	80098e4 <memset+0x4>

080098f0 <_init>:
 80098f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f2:	bf00      	nop
 80098f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098f6:	bc08      	pop	{r3}
 80098f8:	469e      	mov	lr, r3
 80098fa:	4770      	bx	lr

080098fc <_fini>:
 80098fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fe:	bf00      	nop
 8009900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009902:	bc08      	pop	{r3}
 8009904:	469e      	mov	lr, r3
 8009906:	4770      	bx	lr
