

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Mon Jul 15 19:05:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       15|     4110|  0.150 us|  41.100 us|   13|  4108|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |  max |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+
        |addrbound_U0                   |addrbound                   |        2|        2|  20.000 ns|  20.000 ns|    2|     2|        no|
        |Mat2AxiStream_U0               |Mat2AxiStream               |        9|     4104|  90.000 ns|  41.040 us|    9|  4104|  dataflow|
        |entry_proc12_U0                |entry_proc12                |        0|        0|       0 ns|       0 ns|    0|     0|        no|
        |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|        0|       0 ns|       0 ns|    0|     0|        no|
        |AxiStream2Axi_U0               |AxiStream2Axi               |       12|     4107|   0.120 us|  41.070 us|   12|  4107|        no|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|     396|    272|    -|
|Instance         |        -|    2|     771|   1378|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1170|   1693|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  101|  334|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   1|  636|  964|    0|
    |Mat2Axi_Block_entry24_proc_U0  |Mat2Axi_Block_entry24_proc  |        0|   0|   15|   20|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   17|   40|    0|
    |entry_proc12_U0                |entry_proc12                |        0|   0|    2|   20|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   2|  771| 1378|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |axibound_U   |        0|  99|   0|    -|     2|   13|       26|
    |dout_c_U     |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U      |        0|  99|   0|    -|     2|    8|       16|
    |p_channel_U  |        0|  99|   0|    -|     2|   13|       26|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 396|   0|    0|    10|   98|      324|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |addrbound_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |entry_proc12_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_addrbound_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc12_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  16|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_addrbound_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc12_U0_ap_ready   |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_addrbound_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc12_U0_ap_ready   |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|p_dstgy_data_dout     |   in|    8|     ap_fifo|  p_dstgy_data|       pointer|
|p_dstgy_data_empty_n  |   in|    1|     ap_fifo|  p_dstgy_data|       pointer|
|p_dstgy_data_read     |  out|    1|     ap_fifo|  p_dstgy_data|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|   11|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|dout                  |   in|   64|     ap_none|          dout|        scalar|
|dout_ap_vld           |   in|    1|     ap_none|          dout|        scalar|
|rows                  |   in|   16|     ap_none|          rows|        scalar|
|rows_ap_vld           |   in|    1|     ap_none|          rows|        scalar|
|cols                  |   in|   32|     ap_none|          cols|        scalar|
|cols_ap_vld           |   in|    1|     ap_none|          cols|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       Mat2Axi|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

