$date
	Fri Sep 23 15:15:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_tb $end
$var wire 1 ! ql $end
$var wire 1 " qff $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module DFF $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 " q $end
$upscope $end
$scope module DL $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
0"
0!
1#
#15
1!
1$
#20
0#
#30
0!
1#
0$
#40
0#
#45
1$
#50
1"
1!
1#
#60
0#
0$
#70
0"
0!
1#
#75
1!
1$
#80
0#
