INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:05:08 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 mem_controller0/counter1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            return1/tehb/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.438ns (15.204%)  route 2.443ns (84.796%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=538, unset)          1.323     1.323    mem_controller0/clk
    SLICE_X4Y128         FDRE                                         r  mem_controller0/counter1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.223     1.546 r  mem_controller0/counter1_reg[28]/Q
                         net (fo=1, routed)           0.542     2.088    mem_controller0/counter1[28]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.043     2.131 r  mem_controller0/end_valid_INST_0_i_18/O
                         net (fo=1, routed)           0.267     2.398    mem_controller0/end_valid_INST_0_i_18_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I4_O)        0.043     2.441 r  mem_controller0/end_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.232     2.673    mem_controller0/end_valid_INST_0_i_13_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.043     2.716 r  mem_controller0/end_valid_INST_0_i_6/O
                         net (fo=1, routed)           0.386     3.101    mem_controller1/full_reg_reg
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.043     3.144 f  mem_controller1/end_valid_INST_0_i_3/O
                         net (fo=3, routed)           0.540     3.684    oehb3/tehb/mem_valid
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.043     3.727 r  oehb3/tehb/data_reg[31]_i_1__2/O
                         net (fo=32, routed)          0.477     4.204    return1/tehb/E[0]
    SLICE_X8Y112         FDCE                                         r  return1/tehb/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=538, unset)          1.150     5.150    return1/tehb/clk
    SLICE_X8Y112         FDCE                                         r  return1/tehb/data_reg_reg[4]/C
                         clock pessimism              0.085     5.235    
                         clock uncertainty           -0.035     5.200    
    SLICE_X8Y112         FDCE (Setup_fdce_C_CE)      -0.178     5.022    return1/tehb/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.818    




