Design Entry;SmartDesign Check||(null)||'test_system' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:test_system
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||test_system.srr(38);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/38||test_system_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\work\test_system_sb\FABOSC_0\test_system_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||test_system.srr(39);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/39||test_system_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\work\test_system_sb\FABOSC_0\test_system_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||test_system.srr(40);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/40||test_system_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\work\test_system_sb\FABOSC_0\test_system_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||test_system.srr(41);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/41||test_system_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\work\test_system_sb\FABOSC_0\test_system_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(43);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/43||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(44);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/44||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(45);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/45||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(46);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/46||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(47);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/47||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(48);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/48||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(49);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/49||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(50);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/50||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(51);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/51||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(52);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/52||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(53);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/53||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(54);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/54||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(55);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/55||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(56);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/56||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||test_system.srr(57);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/57||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(59);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/59||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(60);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/60||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(61);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/61||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(62);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/62||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(63);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/63||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||test_system.srr(64);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/64||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||test_system.srr(65);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/65||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||test_system.srr(66);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/66||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||test_system.srr(67);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/67||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||test_system.srr(68);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/68||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||test_system.srr(69);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/69||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||test_system.srr(70);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/70||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||test_system.srr(71);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/71||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||test_system.srr(72);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/72||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||test_system.srr(73);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/73||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||test_system.srr(74);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/74||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||test_system.srr(75);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/75||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||test_system.srr(76);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/76||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||test_system.srr(77);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/77||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||test_system.srr(78);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/78||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(79);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/79||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(80);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/80||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(81);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/81||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(82);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/82||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(83);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/83||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||test_system.srr(84);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/84||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||test_system.srr(85);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/85||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||test_system.srr(86);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/86||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||test_system.srr(87);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/87||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||test_system.srr(88);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/88||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||test_system.srr(89);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/89||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(100);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/100||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(101);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/101||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(102);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/102||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||test_system.srr(103);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/103||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance test_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance test_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||test_system.srr(244);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/244||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||test_system.srr(245);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/245||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||test_system.srr(246);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/246||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||test_system.srr(247);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/247||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||test_system.srr(248);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/248||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||test_system.srr(249);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/249||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||test_system.srr(250);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/250||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||test_system.srr(251);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/251||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||test_system.srr(252);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/252||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||test_system.srr(253);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/253||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||test_system.srr(254);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/254||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||test_system.srr(255);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/255||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance test_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||test_system.srr(256);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/256||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MT530 ||@W:Found inferred clock test_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 4 sequential elements including test_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base. This clock has no specified timing constraint which may adversely impact design performance. ||test_system.srr(341);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/341||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||test_system.srr(479);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/479||test_system_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'d:\projects\cubes\m2s010-mkr-kit_firstproj\component\work\test_system_sb\ccc_0\test_system_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock test_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_system_sb_0.CCC_0.GL0_net"||test_system.srr(480);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/480||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||test_system.srr(494);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/494||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||test_system.srr(496);liberoaction://cross_probe/hdl/file/'D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr'/linenumber/496||null;null
Implementation;Place and Route;RootName:test_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||test_system_layout_log.log;liberoaction://open_report/file/test_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||test_system_generateBitstream.log;liberoaction://open_report/file/test_system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:test_system
