Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Wed Feb 11 23:26:32 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.666        0.000                      0                38530        0.037        0.000                      0                38530        4.427        0.000                       0                 20213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.666        0.000                      0                38530        0.037        0.000                      0                38530        4.427        0.000                       0                 20213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/row_buffer_35_fu_348_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 0.914ns (12.571%)  route 6.357ns (87.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.080     0.080    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X5Y29         RAMB18E2                                     r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y29         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[6])
                                                      0.914     0.994 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOUTBDOUT[6]
                         net (fo=72, routed)          6.357     7.351    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/val_18_reg_3140_reg[23]_0[22]
    SLICE_X30Y176        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/row_buffer_35_fu_348_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/ap_clk
    SLICE_X30Y176        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/row_buffer_35_fu_348_reg[22]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X30Y176        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/row_buffer_35_fu_348_reg[22]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.858ns (40.340%)  route 4.227ns (59.660%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.426     7.122    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[12]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X35Y152        FDSE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[12]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.858ns (40.340%)  route 4.227ns (59.660%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.426     7.122    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[22]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X35Y152        FDSE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[22]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 2.858ns (40.346%)  route 4.226ns (59.655%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.425     7.121    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[11]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X35Y152        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[11]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 2.858ns (40.346%)  route 4.226ns (59.655%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.425     7.121    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[21]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X35Y152        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[21]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.858ns (40.365%)  route 4.222ns (59.635%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.421     7.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[23]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X35Y152        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[23]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 2.858ns (40.371%)  route 4.221ns (59.629%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.420     7.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[3]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X35Y152        FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[3]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.858ns (40.365%)  route 4.222ns (59.635%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.421     7.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[4]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X35Y152        FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[4]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 2.858ns (40.371%)  route 4.221ns (59.629%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.420     7.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[5]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X35Y152        FDSE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     9.947    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[5]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.858ns (40.365%)  route 4.222ns (59.635%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X16Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln296_reg_7487_reg[4]/Q
                         net (fo=145, routed)         2.090     2.222    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/DSP_A_B_DATA_INST[0]
    SLICE_X47Y169        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     2.400 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product_i_37__11/O
                         net (fo=1, routed)           0.472     2.872    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/A[4]
    DSP48E2_X3Y66        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.241     3.113 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y66        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.098     3.211 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     3.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y66        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.647     3.858 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y66        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     3.917 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     4.616 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     4.757 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.249     5.006    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/zext_ln299_24_fu_6079_p1
    SLICE_X38Y164        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     5.155 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3/O
                         net (fo=1, routed)           0.011     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[7]_i_3_n_2
    SLICE_X38Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.404 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.432    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[7]_i_2_n_2
    SLICE_X38Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.455 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.483    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[15]_i_2_n_2
    SLICE_X38Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.629 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971_reg[23]_i_5/O[7]
                         net (fo=3, routed)           0.352     5.981    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/tmp_113_fu_6089_p3
    SLICE_X39Y159        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.045 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6/O
                         net (fo=25, routed)          0.571     6.616    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_6_n_2
    SLICE_X32Y151        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     6.696 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109/select_ln299_51_reg_7971[23]_i_2/O
                         net (fo=24, routed)          0.421     7.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109_n_26
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X35Y152        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[6]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X35Y152        FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_51_reg_7971_reg[6]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  2.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.666%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X38Y49         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.025     0.077    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg_n_2_[0]
    SLICE_X38Y49         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.097 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0/O
                         net (fo=1, routed)           0.006     0.103    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0_n_2
    SLICE_X38Y49         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X38Y49         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/dividend0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/ap_clk
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/dividend0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/dividend0_reg[25]/Q
                         net (fo=2, routed)           0.027     0.079    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[25]_0
    SLICE_X26Y105        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0[25]_i_1__42/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_u[25]
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y105        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U286/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/dividend0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/ap_clk
    SLICE_X8Y79          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/dividend0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/dividend0_reg[17]/Q
                         net (fo=2, routed)           0.027     0.079    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[17]_0
    SLICE_X8Y79          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0[17]_i_1__35/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend_u[17]
    SLICE_X8Y79          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/ap_clk
    SLICE_X8Y79          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y79          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/sdiv_38ns_24s_38_42_seq_1_U290/top_kernel_sdiv_38ns_24s_38_42_seq_1_divseq_u/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X47Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[2]/Q
                         net (fo=5, routed)           0.029     0.081    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_2_[2]
    SLICE_X47Y73         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr[3]_i_1__5/O
                         net (fo=1, routed)           0.006     0.107    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr[3]_i_1__5_n_2
    SLICE_X47Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/ap_clk
    SLICE_X47Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X47Y73         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/ap_clk
    SLICE_X47Y71         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]
    SLICE_X47Y71         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt[4]_i_2__5/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt[4]_i_2__5_n_2
    SLICE_X47Y71         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/ap_clk
    SLICE_X47Y71         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y87         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg_n_2_[16]
    SLICE_X41Y87         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/select_ln290_11_reg_21801[16]_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/select_ln290_11_reg_21801[16]_i_1_n_2
    SLICE_X41Y87         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y87         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/select_ln290_11_reg_21801_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg_n_2_[16]
    SLICE_X18Y84         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/select_ln290_41_reg_21951[16]_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/select_ln290_41_reg_21951[16]_i_1_n_2
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/select_ln290_41_reg_21951_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg_n_2_[16]
    SLICE_X18Y84         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/select_ln290_9_reg_21791[16]_i_1/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/select_ln290_9_reg_21791[16]_i_1_n_2
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y84         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y84         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/select_ln290_9_reg_21791_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.327%)  route 0.041ns (43.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/flow_control_loop_pipe_sequential_init_U/first_iter_0_reg_7507_reg[0]_0
    SLICE_X30Y122        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/flow_control_loop_pipe_sequential_init_U/first_iter_0_reg_7507[0]_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/flow_control_loop_pipe_sequential_init_U_n_37
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/ap_clk
    SLICE_X30Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y122        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/first_iter_0_reg_7507_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.012     0.012    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[19]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq_n_76
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y59         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y52  bd_0_i/hls_inst/inst/A_internal_10_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y52  bd_0_i/hls_inst/inst/A_internal_10_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y32  bd_0_i/hls_inst/inst/A_internal_11_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y32  bd_0_i/hls_inst/inst/A_internal_11_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y68  bd_0_i/hls_inst/inst/A_internal_12_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y68  bd_0_i/hls_inst/inst/A_internal_12_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y62  bd_0_i/hls_inst/inst/A_internal_13_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y62  bd_0_i/hls_inst/inst/A_internal_13_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y51  bd_0_i/hls_inst/inst/A_internal_14_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y51  bd_0_i/hls_inst/inst/A_internal_14_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y69  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y69  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y69  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X43Y69  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X48Y46  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y121        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[15]
                                                                      r  m_axi_C_wdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y121        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[19]
                                                                      r  m_axi_C_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X35Y123        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[3]
                                                                      r  m_axi_C_wdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X33Y119        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wstrb[1]
                                                                      r  m_axi_C_wstrb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X32Y121        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wstrb[3]
                                                                      r  m_axi_C_wstrb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_rready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X45Y70         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/s_ready_t_reg/Q
                         net (fo=4, unset)            0.000     0.135    m_axi_A_rready
                                                                      r  m_axi_A_rready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X31Y118        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[16]
                                                                      r  m_axi_C_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X29Y120        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[1]
                                                                      r  m_axi_C_wdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X31Y122        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[22]
                                                                      r  m_axi_C_wdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X31Y118        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/Q
                         net (fo=0)                   0.000     0.134    m_axi_C_wdata[5]
                                                                      r  m_axi_C_wdata[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y49         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.000     0.050    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[4]
                                                                      r  m_axi_C_awaddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y55         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[50]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[50]
                                                                      r  m_axi_C_awaddr[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X43Y59         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[59]
                                                                      r  m_axi_C_awaddr[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y57         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.050    m_axi_C_awvalid
                                                                      r  m_axi_C_awvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X31Y118        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wdata[20]
                                                                      r  m_axi_C_wdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X29Y120        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wdata[2]
                                                                      r  m_axi_C_wdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[10]
                                                                      r  m_axi_C_awaddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y40         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[23]
                                                                      r  m_axi_C_awaddr[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X39Y47         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[30]
                                                                      r  m_axi_C_awaddr[30] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1313 Endpoints
Min Delay          1313 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.436ns  (logic 0.164ns (6.732%)  route 2.272ns (93.268%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/m_axi_C_WREADY
    SLICE_X38Y61         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/dout[35]_i_2/O
                         net (fo=1, routed)           0.101     0.165    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ready_for_beat__0
    SLICE_X38Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     0.265 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[35]_i_1/O
                         net (fo=40, routed)          2.171     2.436    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/pop
    SLICE_X31Y122        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/ap_clk
    SLICE_X31Y122        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[22]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.735%)  route 2.271ns (93.265%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/m_axi_C_WREADY
    SLICE_X38Y61         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/dout[35]_i_2/O
                         net (fo=1, routed)           0.101     0.165    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ready_for_beat__0
    SLICE_X38Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     0.265 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[35]_i_1/O
                         net (fo=40, routed)          2.170     2.435    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/pop
    SLICE_X31Y122        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/ap_clk
    SLICE_X31Y122        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/dout_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.444ns (18.345%)  route 1.976ns (81.655%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X44Y69         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1__0/O
                         net (fo=100, routed)         0.250     0.366    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X44Y65         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.515 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2__1/O
                         net (fo=62, routed)          0.302     0.817    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X45Y61         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.996 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1[95]_i_1__0/O
                         net (fo=92, routed)          1.424     2.420    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[61]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.444ns (18.345%)  route 1.976ns (81.655%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X44Y69         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1__0/O
                         net (fo=100, routed)         0.250     0.366    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X44Y65         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.515 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2__1/O
                         net (fo=62, routed)          0.302     0.817    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X45Y61         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.996 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1[95]_i_1__0/O
                         net (fo=92, routed)          1.424     2.420    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[90]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.444ns (18.345%)  route 1.976ns (81.655%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X44Y69         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1__0/O
                         net (fo=100, routed)         0.250     0.366    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X44Y65         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.515 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2__1/O
                         net (fo=62, routed)          0.302     0.817    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X45Y61         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.996 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1[95]_i_1__0/O
                         net (fo=92, routed)          1.424     2.420    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[92]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[95]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.444ns (18.345%)  route 1.976ns (81.655%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X44Y69         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     0.116 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1__0/O
                         net (fo=100, routed)         0.250     0.366    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X44Y65         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.515 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2__1/O
                         net (fo=62, routed)          0.302     0.817    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X45Y61         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.996 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1[95]_i_1__0/O
                         net (fo=92, routed)          1.424     2.420    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[95]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[95]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.348ns (14.551%)  route 2.044ns (85.449%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X38Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.366     0.513    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0
    SLICE_X37Y61         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     0.576 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.424     1.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X38Y61         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.098 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2/O
                         net (fo=13, routed)          0.266     1.364    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X38Y57         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     1.404 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.987     2.392    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/pop
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/ap_clk
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[12]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.348ns (14.551%)  route 2.044ns (85.449%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X38Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.366     0.513    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0
    SLICE_X37Y61         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     0.576 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.424     1.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X38Y61         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.098 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2/O
                         net (fo=13, routed)          0.266     1.364    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X38Y57         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     1.404 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.987     2.392    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/pop
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/ap_clk
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[15]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.348ns (14.551%)  route 2.044ns (85.449%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X38Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.366     0.513    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0
    SLICE_X37Y61         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     0.576 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.424     1.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X38Y61         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.098 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2/O
                         net (fo=13, routed)          0.266     1.364    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X38Y57         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     1.404 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.987     2.392    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/pop
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/ap_clk
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[17]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.348ns (14.551%)  route 2.044ns (85.449%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X38Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.366     0.513    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0
    SLICE_X37Y61         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     0.576 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.424     1.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X38Y61         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.098 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2/O
                         net (fo=13, routed)          0.266     1.364    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X38Y57         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     1.404 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.987     2.392    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/pop
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/ap_clk
    SLICE_X40Y41         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/dout_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[11]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[12]
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[15]
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[17]
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[18]
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[20]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=20307, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/C





