--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.453ns.
--------------------------------------------------------------------------------
Slack:                  3.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y75.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.281ns (1.981ns logic, 4.300ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  3.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X89Y72.C4      net (fanout=2)        0.816   df/count<30>
    SLICE_X89Y72.CMUX    Tilo                  0.356   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y72.B1      net (fanout=1)        0.951   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (2.213ns logic, 3.961ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  3.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y74.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X89Y75.A1      net (fanout=2)        0.845   df/count<19>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.990ns (1.981ns logic, 4.009ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X89Y72.C5      net (fanout=2)        0.649   df/count<31>
    SLICE_X89Y72.CMUX    Tilo                  0.323   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y72.B1      net (fanout=1)        0.951   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (2.180ns logic, 3.794ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_22 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_22 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.CQ      Tcko                  0.518   df/count<23>
                                                       df/count_22
    SLICE_X89Y75.A3      net (fanout=2)        0.712   df/count<22>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (1.981ns logic, 3.876ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.DMUX    Tshcko                0.594   df/count<4>
                                                       df/count_5
    SLICE_X89Y71.A2      net (fanout=2)        0.810   df/count<5>
    SLICE_X89Y71.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.057ns logic, 3.643ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  4.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_17 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_17 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y74.BQ      Tcko                  0.518   df/count<19>
                                                       df/count_17
    SLICE_X89Y73.A2      net (fanout=2)        0.808   df/count<17>
    SLICE_X89Y73.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B4      net (fanout=1)        0.711   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.981ns logic, 3.713ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  4.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X89Y71.A1      net (fanout=2)        0.817   df/count<3>
    SLICE_X89Y71.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.631ns (1.981ns logic, 3.650ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  4.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.BQ      Tcko                  0.518   df/count<23>
                                                       df/count_21
    SLICE_X89Y75.A4      net (fanout=2)        0.444   df/count<21>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.981ns logic, 3.608ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.AQ      Tcko                  0.518   df/count<31>
                                                       df/count_28
    SLICE_X89Y76.A2      net (fanout=2)        0.809   df/count<28>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B5      net (fanout=1)        0.582   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (1.981ns logic, 3.585ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  4.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_15 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_15 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y73.DQ      Tcko                  0.518   df/count<15>
                                                       df/count_15
    SLICE_X89Y73.A1      net (fanout=2)        0.676   df/count<15>
    SLICE_X89Y73.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B4      net (fanout=1)        0.711   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.981ns logic, 3.581ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  4.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y74.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X89Y73.A3      net (fanout=2)        0.645   df/count<16>
    SLICE_X89Y73.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B4      net (fanout=1)        0.711   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.981ns logic, 3.550ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_18 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_18 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y74.CQ      Tcko                  0.518   df/count<19>
                                                       df/count_18
    SLICE_X89Y75.A6      net (fanout=2)        0.334   df/count<18>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (1.981ns logic, 3.498ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_25 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_25 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y76.BQ      Tcko                  0.518   df/count<27>
                                                       df/count_25
    SLICE_X89Y76.A3      net (fanout=2)        0.693   df/count<25>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B5      net (fanout=1)        0.582   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.981ns logic, 3.469ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  4.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_27 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_27 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y76.DQ      Tcko                  0.518   df/count<27>
                                                       df/count_27
    SLICE_X89Y76.A1      net (fanout=2)        0.676   df/count<27>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B5      net (fanout=1)        0.582   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (1.981ns logic, 3.452ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  4.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.574 - 1.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.AQ      Tcko                  0.518   df/count<23>
                                                       df/count_20
    SLICE_X89Y75.A5      net (fanout=2)        0.272   df/count<20>
    SLICE_X89Y75.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B2      net (fanout=1)        0.970   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.981ns logic, 3.436ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  4.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X89Y71.A4      net (fanout=2)        0.584   df/count<2>
    SLICE_X89Y71.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.981ns logic, 3.417ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  4.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y72.DQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y71.A3      net (fanout=2)        0.647   df/count<4>
    SLICE_X89Y71.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (1.919ns logic, 3.480ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  4.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y71.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X89Y72.A2      net (fanout=2)        0.808   df/count<7>
    SLICE_X89Y72.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B6      net (fanout=1)        0.363   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.981ns logic, 3.365ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_29 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_29 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.BQ      Tcko                  0.518   df/count<31>
                                                       df/count_29
    SLICE_X89Y76.A4      net (fanout=2)        0.585   df/count<29>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y72.B5      net (fanout=1)        0.582   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (1.981ns logic, 3.361ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_13 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_13 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y73.BQ      Tcko                  0.518   df/count<15>
                                                       df/count_13
    SLICE_X89Y73.A4      net (fanout=2)        0.444   df/count<13>
    SLICE_X89Y73.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B4      net (fanout=1)        0.711   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (1.981ns logic, 3.349ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  4.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y70.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y71.A5      net (fanout=2)        0.414   df/count<0>
    SLICE_X89Y71.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>2
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.981ns logic, 3.247ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y72.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y72.A1      net (fanout=2)        0.676   df/count<11>
    SLICE_X89Y72.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B6      net (fanout=1)        0.363   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.981ns logic, 3.233ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y72.CQ      Tcko                  0.518   df/count<11>
                                                       df/count_10
    SLICE_X89Y72.A3      net (fanout=2)        0.654   df/count<10>
    SLICE_X89Y72.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y72.B6      net (fanout=1)        0.363   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.981ns logic, 3.211ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_12 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_12 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y73.AQ      Tcko                  0.518   df/count<15>
                                                       df/count_12
    SLICE_X89Y73.A5      net (fanout=2)        0.272   df/count<12>
    SLICE_X89Y73.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y72.B4      net (fanout=1)        0.711   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y72.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y74.A2      net (fanout=3)        0.798   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y74.AMUX    Tilo                  0.381   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.396   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.981ns logic, 3.177ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.453|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 105 connections

Design statistics:
   Minimum period:   6.453ns{1}   (Maximum frequency: 154.967MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 18:05:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



