;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <270, #1
	CMP @-127, 100
	CMP @62, 0
	SUB @-127, 104
	SLT 1, <-1
	CMP 210, 10
	SUB @-127, 104
	SLT 1, <-1
	SUB @-127, 104
	DAT #-207, #-120
	DAT #127, #103
	CMP 20, @12
	DAT #127, #103
	CMP 20, @12
	SLT 121, 1
	ADD #270, <1
	ADD #270, <1
	SUB 2, @20
	CMP 2, 20
	JMP <-127, 100
	MOV 1, <-1
	CMP -207, <-120
	JMP <-157, #100
	JMP <-127, 100
	CMP @-127, 104
	CMP @-127, 104
	SLT 1, <-1
	CMP #12, @200
	SPL 0, <332
	ADD #270, <1
	SPL <121, 103
	CMP #12, @200
	JMP <-127, 100
	CMP 12, @10
	MOV 1, <-1
	JMZ -7, @-20
	JMP -7, -120
	CMP 12, @10
	SPL 0, <332
	SUB -0, <103
	ADD #270, <1
	SUB -0, <103
	ADD #270, <1
	SPL 0, <332
	ADD #270, @21
	CMP -207, <-120
