
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1275 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/MCL/MCL86/MCL86jr/MCL86jr/pa.fromNetlist.tcl
# create_project -name MCL86jr -dir "C:/MCL/MCL86/MCL86jr/MCL86jr/planAhead_run_2" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/MCL/MCL86/MCL86jr/MCL86jr/MCL86jr.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/MCL/MCL86/MCL86jr/MCL86jr} {ipcore_dir} }
# add_files [list {ipcore_dir/EU4Kx32.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "MCL86jr.ucf" [current_fileset -constrset]
Adding file 'C:/MCL/MCL86/MCL86jr/MCL86jr/MCL86jr.ucf' to fileset 'constrs_1'
# add_files [list {MCL86jr.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MCL86jr.ngc ...
WARNING:NetListWriters:298 - No output is written to MCL86jr.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus EU_CORE/carry<16 : 3> on block MCL86jr
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EU_CORE/eu_opcode_jump_src[2]_eu_rom_address[12]_wide_mux_146_OUT<12 : 0> on
   block MCL86jr is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus EU_CORE/eu_operand0<15 : 5> on block
   MCL86jr is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file MCL86jr.edif ...
ngc2edif: Total memory usage is 82712 kilobytes

Parsing EDIF File [./planAhead_run_2/MCL86jr.data/cache/MCL86jr_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/MCL86jr.data/cache/MCL86jr_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design EU4Kx32.ngc ...
WARNING:NetListWriters:298 - No output is written to EU4Kx32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file EU4Kx32.edif ...
ngc2edif: Total memory usage is 78744 kilobytes

Reading core file 'C:/MCL/MCL86/MCL86jr/MCL86jr/ipcore_dir/EU4Kx32.ngc' for (cell view 'EU4Kx32', library 'MCL86jr_lib', file 'MCL86jr.ngc')
Parsing EDIF File [./planAhead_run_2/MCL86jr.data/cache/EU4Kx32_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/MCL86jr.data/cache/EU4Kx32_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'MCL86jr' is not ideal for floorplanning, since the cellview 'MCL86jr' defined in file 'MCL86jr.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/MCL/MCL86/MCL86jr/MCL86jr/ipcore_dir/EU4Kx32.ncf]
Finished Parsing UCF File [C:/MCL/MCL86/MCL86jr/MCL86jr/ipcore_dir/EU4Kx32.ncf]
Parsing UCF File [C:/MCL/MCL86/MCL86jr/MCL86jr/MCL86jr.ucf]
Finished Parsing UCF File [C:/MCL/MCL86/MCL86jr/MCL86jr/MCL86jr.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 8 instances

Phase 0 | Netlist Checksum: 1658b132
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 607.238 ; gain = 172.105
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Sep 26 22:59:55 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
