                            Datasheet  
Generated by mig Version 3.6.1
Fri Sep 2 22:23:59 2011


CORE Generator Options:
   FPGA Family                : spartan3a
   FPGA Part                  : xc3s50an-tqg144
   Speed Grade                : -4
   Synthesis Tool             : ISE
   HDL                        : vhdl

MIG Output Options:
   Component Name              : ddrbuffer
   No of Controllers           : 1
   Selected Compatible Devices : xc3s50a-tq144
   Hardware Test Bench           : disabled

    

Controller Options :
   Frequency                  : 133.00 MHz(7519 ps)
   Write Pipe Stages          : 4
   Memory                     : DDR_SDRAM
   Memory Type                : Components
   Memory Part                : MT46V64M8XX-6T
   Equivalent Part(s)         : --
   Row Address                : 13
   Column Address             : 11
   Bank Address               : 2
   Data Width                 : 8
   Data Mask                  : enabled

Memory Options :
   Burst Length                       : 2(001)
   Burst Type                         : sequential(0)
   CAS Latency                        : 2.5(110)

FPGA Options :
   DCM option                           : disabled
   SSTL Class for Address/Control       : Class II
   SSTL Class for Data                  : Class II
   Debug Signals for Memory Controller  : Enable
   System Clock                         : Single-Ended

Reserved Pins :
   --

    Banks for Data           : 1
    WASSO for Data banks     : 23, 
    WASSO for all banks      : Bank 0 - 17
                               Bank 1 - 23
                               Bank 2 - 22
                               Bank 3 - 23
                               Bank 4 - 0
                               Bank 5 - 0
                               Bank 6 - 0
                               Bank 7 - 0
    Data bits                : 8
    Banks for Address/Control: 1,3
    Banks for System Control : 1,2,3
    Banks for System Clock   : 


    ********************************************
