Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Michele/Documents/uni/VHDL/ISE/JKFlipFlop/jk_flipflop_testbench_isim_translate.exe -prj C:/Users/Michele/Documents/uni/VHDL/ISE/JKFlipFlop/jk_flipflop_testbench_translate.prj work.jk_flipflop_testbench 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Michele/Documents/uni/VHDL/ISE/JKFlipFlop/netgen/translate/jk_flipflop_translate.vhd" into library work
Parsing VHDL file "C:/Users/Michele/Documents/uni/VHDL/ISE/JKFlipFlop/jk_flipflop_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121012 KB
Fuse CPU Usage: 841 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_lut3_v of entity X_LUT3 [\X_LUT3(true,true,"UNPLACED",(0,...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity X_INV [\X_INV(true,true,"UNPLACED",(0,0...]
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity jk_flipflop [jk_flipflop_default]
Compiling architecture behavior of entity jk_flipflop_testbench
Time Resolution for simulation is 1ps.
Compiled 30 VHDL Units
Built simulation executable C:/Users/Michele/Documents/uni/VHDL/ISE/JKFlipFlop/jk_flipflop_testbench_isim_translate.exe
Fuse Memory Usage: 145444 KB
Fuse CPU Usage: 1247 ms
