Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 17 14:08:29 2020
| Host         : Alienware-baileys running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.719        0.000                      0                  568        0.171        0.000                      0                  568        9.500        0.000                       0                   514  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                14.719        0.000                      0                  568        0.171        0.000                      0                  568        9.500        0.000                       0                   514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       14.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.781ns (15.044%)  route 4.410ns (84.956%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.290     9.227    U1/Led_Time[63]_i_4_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  U1/Led_Time[23]_i_1/O
                         net (fo=1, routed)           0.000     9.324    U1/p_0_in[23]
    SLICE_X51Y49         FDCE                                         r  U1/Led_Time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X51Y49         FDCE                                         r  U1/Led_Time_reg[23]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X51Y49         FDCE (Setup_fdce_C_D)        0.032    24.043    U1/Led_Time_reg[23]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 14.719    

Slack (MET) :             14.791ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 0.781ns (15.252%)  route 4.340ns (84.748%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.219     9.156    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.097     9.253 r  U1/Led_Time[21]_i_1/O
                         net (fo=1, routed)           0.000     9.253    U1/p_0_in[21]
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[21]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y49         FDCE (Setup_fdce_C_D)        0.033    24.044    U1/Led_Time_reg[21]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 14.791    

Slack (MET) :             14.819ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.781ns (15.097%)  route 4.392ns (84.903%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 23.879 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.272     9.209    U1/Led_Time[63]_i_4_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.097     9.306 r  U1/Led_Time[26]_i_1/O
                         net (fo=1, routed)           0.000     9.306    U1/p_0_in[26]
    SLICE_X54Y51         FDCE                                         r  U1/Led_Time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.126    23.879    U1/CLK
    SLICE_X54Y51         FDCE                                         r  U1/Led_Time_reg[26]/C
                         clock pessimism              0.212    24.090    
                         clock uncertainty           -0.035    24.055    
    SLICE_X54Y51         FDCE (Setup_fdce_C_D)        0.069    24.124    U1/Led_Time_reg[26]
  -------------------------------------------------------------------
                         required time                         24.124    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                 14.819    

Slack (MET) :             14.914ns  (required time - arrival time)
  Source:                 U1/Time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Number_1to4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.650ns (33.315%)  route 3.303ns (66.685%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 23.931 - 20.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.307     4.211    U1/CLK
    SLICE_X62Y49         FDCE                                         r  U1/Time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.341     4.552 r  U1/Time_reg[1]/Q
                         net (fo=10, routed)          1.152     5.704    U1/Time[1]
    SLICE_X61Y54         LUT2 (Prop_lut2_I1_O)        0.097     5.801 r  U1/Number_1to4[3]_i_147/O
                         net (fo=1, routed)           0.000     5.801    U1/Number_1to4[3]_i_147_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.196 r  U1/Number_1to4_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.196    U1/Number_1to4_reg[3]_i_118_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.285 r  U1/Number_1to4_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.285    U1/Number_1to4_reg[3]_i_96_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  U1/Number_1to4_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.374    U1/Number_1to4_reg[3]_i_77_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.463 r  U1/Number_1to4_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.463    U1/Number_1to4_reg[3]_i_62_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.552 r  U1/Number_1to4_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.552    U1/Number_1to4_reg[3]_i_47_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.641 r  U1/Number_1to4_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.641    U1/Number_1to4_reg[3]_i_32_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.730 r  U1/Number_1to4_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.730    U1/Number_1to4_reg[3]_i_17_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.819 r  U1/Number_1to4_reg[3]_i_5/CO[3]
                         net (fo=12, routed)          1.439     8.258    U1/Number_1to4_reg[3]_i_5_n_0
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.097     8.355 r  U1/Number_1to4[0]_i_2/O
                         net (fo=1, routed)           0.712     9.067    U1/Number_1to4[0]_i_2_n_0
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.097     9.164 r  U1/Number_1to4[0]_i_1/O
                         net (fo=1, routed)           0.000     9.164    U1_n_41
    SLICE_X61Y65         FDCE                                         r  Number_1to4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.178    23.931    CLK_IBUF_BUFG
    SLICE_X61Y65         FDCE                                         r  Number_1to4_reg[0]/C
                         clock pessimism              0.152    24.083    
                         clock uncertainty           -0.035    24.048    
    SLICE_X61Y65         FDCE (Setup_fdce_C_D)        0.030    24.078    Number_1to4_reg[0]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 14.914    

Slack (MET) :             14.928ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.781ns (15.672%)  route 4.202ns (84.328%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.082     9.019    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.097     9.116 r  U1/Led_Time[6]_i_1/O
                         net (fo=1, routed)           0.000     9.116    U1/p_0_in[6]
    SLICE_X53Y48         FDCE                                         r  U1/Led_Time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y48         FDCE                                         r  U1/Led_Time_reg[6]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y48         FDCE (Setup_fdce_C_D)        0.033    24.044    U1/Led_Time_reg[6]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 14.928    

Slack (MET) :             14.940ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.781ns (15.710%)  route 4.190ns (84.290%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.070     9.007    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I1_O)        0.097     9.104 r  U1/Led_Time[7]_i_1/O
                         net (fo=1, routed)           0.000     9.104    U1/p_0_in[7]
    SLICE_X53Y46         FDCE                                         r  U1/Led_Time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y46         FDCE                                         r  U1/Led_Time_reg[7]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.033    24.044    U1/Led_Time_reg[7]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 14.940    

Slack (MET) :             14.941ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.781ns (15.716%)  route 4.188ns (84.284%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.068     9.005    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I1_O)        0.097     9.102 r  U1/Led_Time[4]_i_1/O
                         net (fo=1, routed)           0.000     9.102    U1/p_0_in[4]
    SLICE_X53Y46         FDCE                                         r  U1/Led_Time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y46         FDCE                                         r  U1/Led_Time_reg[4]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.032    24.043    U1/Led_Time_reg[4]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 14.941    

Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 0.781ns (15.859%)  route 4.144ns (84.141%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          2.023     8.960    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.097     9.057 r  U1/Led_Time[17]_i_1/O
                         net (fo=1, routed)           0.000     9.057    U1/p_0_in[17]
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[17]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y49         FDCE (Setup_fdce_C_D)        0.030    24.041    U1/Led_Time_reg[17]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 14.984    

Slack (MET) :             15.056ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.781ns (16.089%)  route 4.073ns (83.911%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          1.953     8.890    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.097     8.987 r  U1/Led_Time[12]_i_1/O
                         net (fo=1, routed)           0.000     8.987    U1/p_0_in[12]
    SLICE_X53Y47         FDCE                                         r  U1/Led_Time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y47         FDCE                                         r  U1/Led_Time_reg[12]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y47         FDCE (Setup_fdce_C_D)        0.032    24.043    U1/Led_Time_reg[12]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 15.056    

Slack (MET) :             15.108ns  (required time - arrival time)
  Source:                 U1/Led_Time_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.781ns (16.262%)  route 4.022ns (83.738%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 23.894 - 20.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.829    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.905 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.228     4.132    U1/CLK
    SLICE_X50Y54         FDCE                                         r  U1/Led_Time_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.393     4.525 r  U1/Led_Time_reg[36]/Q
                         net (fo=4, routed)           0.616     5.142    U1/Led_Time[36]
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.097     5.239 r  U1/Waterfall_Light[0]_i_8/O
                         net (fo=3, routed)           0.783     6.021    U1/Waterfall_Light[0]_i_8_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.097     6.118 r  U1/Waterfall_Light[0]_i_4/O
                         net (fo=4, routed)           0.722     6.840    U1/Waterfall_Light[0]_i_4_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.097     6.937 r  U1/Led_Time[63]_i_4/O
                         net (fo=65, routed)          1.901     8.838    U1/Led_Time[63]_i_4_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.097     8.935 r  U1/Led_Time[18]_i_1/O
                         net (fo=1, routed)           0.000     8.935    U1/p_0_in[18]
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    P17                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         1.259    21.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.680    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.752 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.142    23.894    U1/CLK
    SLICE_X53Y49         FDCE                                         r  U1/Led_Time_reg[18]/C
                         clock pessimism              0.152    24.047    
                         clock uncertainty           -0.035    24.011    
    SLICE_X53Y49         FDCE (Setup_fdce_C_D)        0.032    24.043    U1/Led_Time_reg[18]
  -------------------------------------------------------------------
                         required time                         24.043    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 15.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Number_8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Number_5to8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.588     1.494    CLK_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  Number_8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Number_8_reg[1]/Q
                         net (fo=1, routed)           0.092     1.727    U1/Number_8[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  U1/Number_5to8[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    U1_n_6
    SLICE_X61Y64         FDCE                                         r  Number_5to8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     2.008    CLK_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  Number_5to8_reg[1]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X61Y64         FDCE (Hold_fdce_C_D)         0.092     1.601    Number_5to8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Number_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Number_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.059%)  route 0.140ns (42.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.587     1.493    CLK_IBUF_BUFG
    SLICE_X63Y67         FDCE                                         r  Number_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Number_3_reg[0]/Q
                         net (fo=7, routed)           0.140     1.774    U1/Number_3_reg[1][0]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  U1/Number_3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U1_n_31
    SLICE_X64Y67         FDCE                                         r  Number_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.855     2.007    CLK_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  Number_3_reg[2]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.121     1.628    Number_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Number_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Verification_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.586     1.492    CLK_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  Number_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  Number_1_reg[3]/Q
                         net (fo=7, routed)           0.136     1.769    Number_1_reg_n_0_[3]
    SLICE_X59Y67         FDRE                                         r  Verification_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.005    CLK_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  Verification_1_reg[3]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.072     1.577    Verification_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Number_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Number_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.711%)  route 0.142ns (43.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.587     1.493    CLK_IBUF_BUFG
    SLICE_X63Y67         FDCE                                         r  Number_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Number_3_reg[0]/Q
                         net (fo=7, routed)           0.142     1.776    U1/Number_3_reg[1][0]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  U1/Number_3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U1_n_32
    SLICE_X64Y67         FDCE                                         r  Number_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.855     2.007    CLK_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  Number_3_reg[1]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.120     1.627    Number_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Number_6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Number_5to8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.588     1.494    CLK_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  Number_6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Number_6_reg[2]/Q
                         net (fo=2, routed)           0.131     1.766    U1/Q[0]
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  U1/Number_5to8[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U1_n_7
    SLICE_X61Y64         FDCE                                         r  Number_5to8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     2.008    CLK_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  Number_5to8_reg[0]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X61Y64         FDCE (Hold_fdce_C_D)         0.091     1.600    Number_5to8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Number_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Verification_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.700%)  route 0.168ns (54.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.587     1.493    CLK_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  Number_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Number_2_reg[3]/Q
                         net (fo=7, routed)           0.168     1.802    Number_2_reg_n_0_[3]
    SLICE_X59Y66         FDRE                                         r  Verification_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.855     2.006    CLK_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  Verification_2_reg[3]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.072     1.578    Verification_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Number_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Verification_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.732%)  route 0.197ns (58.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.586     1.492    CLK_IBUF_BUFG
    SLICE_X61Y67         FDCE                                         r  Number_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  Number_4_reg[1]/Q
                         net (fo=7, routed)           0.197     1.830    Number_4_reg_n_0_[1]
    SLICE_X63Y66         FDRE                                         r  Verification_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     2.008    CLK_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  Verification_4_reg[1]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.075     1.604    Verification_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U1/Led_Time_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/Led_Time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.231ns (38.880%)  route 0.363ns (61.120%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.470    U1/CLK
    SLICE_X53Y54         FDCE                                         r  U1/Led_Time_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U1/Led_Time_reg[40]/Q
                         net (fo=9, routed)           0.179     1.790    U1/Led_Time[40]
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  U1/Led_Time[63]_i_6/O
                         net (fo=64, routed)          0.185     2.019    U1/Led_Time[63]_i_6_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.064 r  U1/Led_Time[23]_i_1/O
                         net (fo=1, routed)           0.000     2.064    U1/p_0_in[23]
    SLICE_X51Y49         FDCE                                         r  U1/Led_Time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.838     1.989    U1/CLK
    SLICE_X51Y49         FDCE                                         r  U1/Led_Time_reg[23]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X51Y49         FDCE (Hold_fdce_C_D)         0.092     1.836    U1/Led_Time_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Number_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Verification_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.586     1.492    CLK_IBUF_BUFG
    SLICE_X58Y67         FDCE                                         r  Number_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  Number_1_reg[1]/Q
                         net (fo=7, routed)           0.171     1.804    Number_1_reg_n_0_[1]
    SLICE_X59Y67         FDRE                                         r  Verification_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.005    CLK_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  Verification_1_reg[1]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.066     1.571    Verification_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Number_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Verification_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.972%)  route 0.173ns (55.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.587     1.493    CLK_IBUF_BUFG
    SLICE_X58Y66         FDCE                                         r  Number_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Number_2_reg[1]/Q
                         net (fo=7, routed)           0.173     1.807    Number_2_reg_n_0_[1]
    SLICE_X59Y66         FDRE                                         r  Verification_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  CLK_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.855     2.006    CLK_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  Verification_2_reg[1]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.066     1.572    Verification_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X57Y64   FSM_sequential_Current_Position_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X57Y64   FSM_sequential_Current_Position_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X57Y60   Lock_State_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y67   Number_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y67   Number_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y67   Number_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y67   Number_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X61Y65   Number_1to4_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y69   U1/Down_Time_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y52   U1/Led_Time_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y50   U1/Led_Time_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y50   U1/Led_Time_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y52   U1/Led_Time_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y52   U1/Led_Time_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y53   U1/Led_Time_reg[34]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y53   U1/Led_Time_reg[35]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y54   U1/Led_Time_reg[36]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y56   U1/Left_Time_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y56   U1/Middle_Time_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X61Y65   Number_1to4_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y51   U1/Led_Time_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X55Y52   U1/Led_Time_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y54   U1/Led_Time_reg[32]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y53   U1/Led_Time_reg[33]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y66   U1/Left_Time_reg[45]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y66   U1/Left_Time_reg[46]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y66   U1/Left_Time_reg[47]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y67   U1/Left_Time_reg[48]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y67   U1/Left_Time_reg[49]/C



