// Seed: 2662893360
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wire id_7
);
  wire id_9;
  assign id_6 = (id_1);
  assign id_6 = 1;
endmodule
module module_1 (
    output logic id_0,
    inout  wire  id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output tri1  id_5
);
  always begin
    id_0 <= (1);
  end
  module_0(
      id_3, id_4, id_3, id_1, id_1, id_3, id_5, id_5
  );
endmodule
