idk if this matters
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi	2024-03-28 14:14:27.431424230 +0800
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi	2024-03-28 14:14:01.366582092 +0800
@@ -36,7 +36,7 @@
 
 		CPU0: cpu@0 {
 			device_type = "cpu";
-			compatible = "arm,cortex-a53";
+			compatible = "arm,cortex-a73";
 			reg = <0x0>;
 			enable-method = "psci";
 			next-level-cache = <&L2_0>;
@@ -49,7 +49,7 @@
 
 		CPU1: cpu@1 {
 			device_type = "cpu";
-			compatible = "arm,cortex-a53";
+			compatible = "arm,cortex-a73";
 			enable-method = "psci";
 			reg = <0x1>;
 			next-level-cache = <&L2_0>;
@@ -62,7 +62,7 @@
 
 		CPU2: cpu@2 {
 			device_type = "cpu";
-			compatible = "arm,cortex-a53";
+			compatible = "arm,cortex-a73";
 			enable-method = "psci";
 			reg = <0x2>;
 			next-level-cache = <&L2_0>;
@@ -75,7 +75,7 @@
 
 		CPU3: cpu@3 {
 			device_type = "cpu";
-			compatible = "arm,cortex-a53";
+			compatible = "arm,cortex-a73";
 			enable-method = "psci";
 			reg = <0x3>;
 			next-level-cache = <&L2_0>;
@@ -155,7 +155,7 @@
 	};
 
 	pmuv8: pmu {
-		compatible = "arm,cortex-a53-pmu";
+		compatible = "arm,cortex-a73-pmu";
 		interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
 	};
 

