

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
================================================================
* Date:           Tue Feb 21 09:47:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   150016|   150016|  1.500 ms|  1.500 ms|  150016|  150016|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |   150014|   150014|        16|          1|          1|  150000|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 22 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten139 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten139"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %p"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten40"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc124.19"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_1 = load i8 %p" [real_matmul.cpp:66]   --->   Operation 30 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten139_load = load i18 %indvar_flatten139" [real_matmul.cpp:66]   --->   Operation 31 'load' 'indvar_flatten139_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [12/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 32 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %p_1" [real_matmul.cpp:66]   --->   Operation 33 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (4.52ns)   --->   "%mul160 = mul i17 %p_cast, i17 410" [real_matmul.cpp:66]   --->   Operation 34 'mul' 'mul160' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul160, i32 13, i32 16" [real_matmul.cpp:66]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %tmp_1" [real_matmul.cpp:68]   --->   Operation 36 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.05ns) (grouped into DSP with root node empty_33)   --->   "%mul_ln68 = mul i11 %zext_ln68, i11 200" [real_matmul.cpp:68]   --->   Operation 37 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%icmp_ln66 = icmp_eq  i18 %indvar_flatten139_load, i18 150000" [real_matmul.cpp:66]   --->   Operation 38 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.13ns)   --->   "%add_ln66_1 = add i18 %indvar_flatten139_load, i18 1" [real_matmul.cpp:66]   --->   Operation 39 'add' 'add_ln66_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc133, void %MAT_C_ROWS.exitStub" [real_matmul.cpp:66]   --->   Operation 40 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i11 %indvar_flatten40" [real_matmul.cpp:68]   --->   Operation 41 'load' 'indvar_flatten40_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln66 = add i8 %p_1, i8 1" [real_matmul.cpp:66]   --->   Operation 42 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln68 = icmp_eq  i11 %indvar_flatten40_load, i11 1000" [real_matmul.cpp:68]   --->   Operation 43 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.24ns)   --->   "%select_ln66_2 = select i1 %icmp_ln68, i8 %add_ln66, i8 %p_1" [real_matmul.cpp:66]   --->   Operation 44 'select' 'select_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [12/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 45 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln66_cast = zext i8 %add_ln66" [real_matmul.cpp:66]   --->   Operation 46 'zext' 'add_ln66_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.52ns)   --->   "%mul164 = mul i17 %add_ln66_cast, i17 410" [real_matmul.cpp:66]   --->   Operation 47 'mul' 'mul164' <Predicate = (!icmp_ln66)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul164, i32 13, i32 16" [real_matmul.cpp:66]   --->   Operation 48 'partselect' 'tmp_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln68_1 = add i11 %indvar_flatten40_load, i11 1" [real_matmul.cpp:68]   --->   Operation 49 'add' 'add_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln68_3 = select i1 %icmp_ln68, i11 1, i11 %add_ln68_1" [real_matmul.cpp:68]   --->   Operation 50 'select' 'select_ln68_3' <Predicate = (!icmp_ln66)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln70 = store i18 %add_ln66_1, i18 %indvar_flatten139" [real_matmul.cpp:70]   --->   Operation 51 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln70 = store i8 %select_ln66_2, i8 %p" [real_matmul.cpp:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln70 = store i11 %select_ln68_3, i11 %indvar_flatten40" [real_matmul.cpp:70]   --->   Operation 53 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 54 [11/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 54 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node empty_33)   --->   "%mul_ln68 = mul i11 %zext_ln68, i11 200" [real_matmul.cpp:68]   --->   Operation 55 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [11/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 56 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_mid_cast = zext i4 %tmp_2" [real_matmul.cpp:66]   --->   Operation 57 'zext' 'p_mid_cast' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.35ns)   --->   "%empty_35 = mul i16 %p_mid_cast, i16 200" [real_matmul.cpp:66]   --->   Operation 58 'mul' 'empty_35' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln66_4 = select i1 %icmp_ln68, i4 %tmp_2, i4 %tmp_1" [real_matmul.cpp:66]   --->   Operation 59 'select' 'select_ln66_4' <Predicate = (!icmp_ln66)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%select_ln66_4_cast = zext i4 %select_ln66_4" [real_matmul.cpp:66]   --->   Operation 60 'zext' 'select_ln66_4_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 61 [3/3] (1.05ns) (grouped into DSP with root node empty_37)   --->   "%empty_36 = mul i11 %select_ln66_4_cast, i11 200" [real_matmul.cpp:66]   --->   Operation 61 'mul' 'empty_36' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j"   --->   Operation 62 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [10/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 63 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node empty_33)   --->   "%mul_ln68 = mul i11 %zext_ln68, i11 200" [real_matmul.cpp:68]   --->   Operation 64 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%j_3_cast = zext i8 %j_1"   --->   Operation 65 'zext' 'j_3_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_33 = add i11 %mul_ln68, i11 %j_3_cast" [real_matmul.cpp:68]   --->   Operation 66 'add' 'empty_33' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:70]   --->   Operation 67 'load' 'i_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.24ns)   --->   "%select_ln66 = select i1 %icmp_ln68, i8 0, i8 %j_1" [real_matmul.cpp:66]   --->   Operation 68 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln68)   --->   "%select_ln66_1 = select i1 %icmp_ln68, i7 0, i7 %i_load" [real_matmul.cpp:66]   --->   Operation 69 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [10/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 70 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i16 %empty_35" [real_matmul.cpp:66]   --->   Operation 71 'zext' 'zext_ln66' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node empty_37)   --->   "%empty_36 = mul i11 %select_ln66_4_cast, i11 200" [real_matmul.cpp:66]   --->   Operation 72 'mul' 'empty_36' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%MatB_V_addr_1 = getelementptr i16 %MatB_V, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 73 'getelementptr' 'MatB_V_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%MatB_V_1_addr_1 = getelementptr i16 %MatB_V_1, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 74 'getelementptr' 'MatB_V_1_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%MatB_V_2_addr_1 = getelementptr i16 %MatB_V_2, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 75 'getelementptr' 'MatB_V_2_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%MatB_V_3_addr_1 = getelementptr i16 %MatB_V_3, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 76 'getelementptr' 'MatB_V_3_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%MatB_V_4_addr_1 = getelementptr i16 %MatB_V_4, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 77 'getelementptr' 'MatB_V_4_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%MatB_V_5_addr_1 = getelementptr i16 %MatB_V_5, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 78 'getelementptr' 'MatB_V_5_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%MatB_V_6_addr_1 = getelementptr i16 %MatB_V_6, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 79 'getelementptr' 'MatB_V_6_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%MatB_V_7_addr_1 = getelementptr i16 %MatB_V_7, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 80 'getelementptr' 'MatB_V_7_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%MatB_V_8_addr_1 = getelementptr i16 %MatB_V_8, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 81 'getelementptr' 'MatB_V_8_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%MatB_V_9_addr_1 = getelementptr i16 %MatB_V_9, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 82 'getelementptr' 'MatB_V_9_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%MatB_V_10_addr_1 = getelementptr i16 %MatB_V_10, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 83 'getelementptr' 'MatB_V_10_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%MatB_V_11_addr_1 = getelementptr i16 %MatB_V_11, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 84 'getelementptr' 'MatB_V_11_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%MatB_V_12_addr_1 = getelementptr i16 %MatB_V_12, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 85 'getelementptr' 'MatB_V_12_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%MatB_V_13_addr_1 = getelementptr i16 %MatB_V_13, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 86 'getelementptr' 'MatB_V_13_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%MatB_V_14_addr_1 = getelementptr i16 %MatB_V_14, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 87 'getelementptr' 'MatB_V_14_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%MatB_V_15_addr_1 = getelementptr i16 %MatB_V_15, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 88 'getelementptr' 'MatB_V_15_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%MatB_V_16_addr_1 = getelementptr i16 %MatB_V_16, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 89 'getelementptr' 'MatB_V_16_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%MatB_V_17_addr_1 = getelementptr i16 %MatB_V_17, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 90 'getelementptr' 'MatB_V_17_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%MatB_V_18_addr_1 = getelementptr i16 %MatB_V_18, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 91 'getelementptr' 'MatB_V_18_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%MatB_V_19_addr_1 = getelementptr i16 %MatB_V_19, i64 0, i64 %zext_ln66" [real_matmul.cpp:66]   --->   Operation 92 'getelementptr' 'MatB_V_19_addr_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (3.25ns)   --->   "%MatB_V_load_1 = load i11 %MatB_V_addr_1" [real_matmul.cpp:66]   --->   Operation 93 'load' 'MatB_V_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1" [real_matmul.cpp:66]   --->   Operation 94 'load' 'MatB_V_1_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1" [real_matmul.cpp:66]   --->   Operation 95 'load' 'MatB_V_2_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 96 [2/2] (3.25ns)   --->   "%MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1" [real_matmul.cpp:66]   --->   Operation 96 'load' 'MatB_V_3_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1" [real_matmul.cpp:66]   --->   Operation 97 'load' 'MatB_V_4_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1" [real_matmul.cpp:66]   --->   Operation 98 'load' 'MatB_V_5_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1" [real_matmul.cpp:66]   --->   Operation 99 'load' 'MatB_V_6_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1" [real_matmul.cpp:66]   --->   Operation 100 'load' 'MatB_V_7_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1" [real_matmul.cpp:66]   --->   Operation 101 'load' 'MatB_V_8_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1" [real_matmul.cpp:66]   --->   Operation 102 'load' 'MatB_V_9_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1" [real_matmul.cpp:66]   --->   Operation 103 'load' 'MatB_V_10_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1" [real_matmul.cpp:66]   --->   Operation 104 'load' 'MatB_V_11_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1" [real_matmul.cpp:66]   --->   Operation 105 'load' 'MatB_V_12_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1" [real_matmul.cpp:66]   --->   Operation 106 'load' 'MatB_V_13_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1" [real_matmul.cpp:66]   --->   Operation 107 'load' 'MatB_V_14_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1" [real_matmul.cpp:66]   --->   Operation 108 'load' 'MatB_V_15_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1" [real_matmul.cpp:66]   --->   Operation 109 'load' 'MatB_V_16_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1" [real_matmul.cpp:66]   --->   Operation 110 'load' 'MatB_V_17_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1" [real_matmul.cpp:66]   --->   Operation 111 'load' 'MatB_V_18_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1" [real_matmul.cpp:66]   --->   Operation 112 'load' 'MatB_V_19_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 113 [1/1] (1.48ns)   --->   "%icmp_ln70 = icmp_ult  i7 %i_load, i7 100" [real_matmul.cpp:70]   --->   Operation 113 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%or_ln66 = or i1 %icmp_ln68, i1 %icmp_ln70" [real_matmul.cpp:66]   --->   Operation 114 'or' 'or_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln68 = add i8 %select_ln66, i8 1" [real_matmul.cpp:68]   --->   Operation 115 'add' 'add_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln68 = select i1 %or_ln66, i7 %select_ln66_1, i7 0" [real_matmul.cpp:68]   --->   Operation 116 'select' 'select_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.24ns)   --->   "%select_ln68_1 = select i1 %or_ln66, i8 %select_ln66, i8 %add_ln68" [real_matmul.cpp:68]   --->   Operation 117 'select' 'select_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln70 = add i7 %select_ln68, i7 20" [real_matmul.cpp:70]   --->   Operation 118 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln70 = store i8 %select_ln68_1, i8 %j" [real_matmul.cpp:70]   --->   Operation 119 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_4 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln70 = store i7 %add_ln70, i7 %i" [real_matmul.cpp:70]   --->   Operation 120 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 121 [9/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 121 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_33 = add i11 %mul_ln68, i11 %j_3_cast" [real_matmul.cpp:68]   --->   Operation 122 'add' 'empty_33' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast3 = zext i11 %empty_33" [real_matmul.cpp:68]   --->   Operation 123 'zext' 'p_cast3' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%MatB_V_addr = getelementptr i16 %MatB_V, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 124 'getelementptr' 'MatB_V_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%MatB_V_1_addr = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 125 'getelementptr' 'MatB_V_1_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%MatB_V_2_addr = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 126 'getelementptr' 'MatB_V_2_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%MatB_V_3_addr = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 127 'getelementptr' 'MatB_V_3_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%MatB_V_4_addr = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 128 'getelementptr' 'MatB_V_4_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%MatB_V_5_addr = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 129 'getelementptr' 'MatB_V_5_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%MatB_V_6_addr = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 130 'getelementptr' 'MatB_V_6_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%MatB_V_7_addr = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 131 'getelementptr' 'MatB_V_7_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%MatB_V_8_addr = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 132 'getelementptr' 'MatB_V_8_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%MatB_V_9_addr = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 133 'getelementptr' 'MatB_V_9_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%MatB_V_10_addr = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 134 'getelementptr' 'MatB_V_10_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%MatB_V_11_addr = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 135 'getelementptr' 'MatB_V_11_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%MatB_V_12_addr = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 136 'getelementptr' 'MatB_V_12_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%MatB_V_13_addr = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 137 'getelementptr' 'MatB_V_13_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%MatB_V_14_addr = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 138 'getelementptr' 'MatB_V_14_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%MatB_V_15_addr = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 139 'getelementptr' 'MatB_V_15_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%MatB_V_16_addr = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 140 'getelementptr' 'MatB_V_16_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%MatB_V_17_addr = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 141 'getelementptr' 'MatB_V_17_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%MatB_V_18_addr = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 142 'getelementptr' 'MatB_V_18_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%MatB_V_19_addr = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast3" [real_matmul.cpp:68]   --->   Operation 143 'getelementptr' 'MatB_V_19_addr' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%MatB_V_load = load i11 %MatB_V_addr" [real_matmul.cpp:68]   --->   Operation 144 'load' 'MatB_V_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%MatB_V_1_load = load i11 %MatB_V_1_addr" [real_matmul.cpp:68]   --->   Operation 145 'load' 'MatB_V_1_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 146 [2/2] (3.25ns)   --->   "%MatB_V_2_load = load i11 %MatB_V_2_addr" [real_matmul.cpp:68]   --->   Operation 146 'load' 'MatB_V_2_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%MatB_V_3_load = load i11 %MatB_V_3_addr" [real_matmul.cpp:68]   --->   Operation 147 'load' 'MatB_V_3_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%MatB_V_4_load = load i11 %MatB_V_4_addr" [real_matmul.cpp:68]   --->   Operation 148 'load' 'MatB_V_4_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 149 [2/2] (3.25ns)   --->   "%MatB_V_5_load = load i11 %MatB_V_5_addr" [real_matmul.cpp:68]   --->   Operation 149 'load' 'MatB_V_5_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 150 [2/2] (3.25ns)   --->   "%MatB_V_6_load = load i11 %MatB_V_6_addr" [real_matmul.cpp:68]   --->   Operation 150 'load' 'MatB_V_6_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%MatB_V_7_load = load i11 %MatB_V_7_addr" [real_matmul.cpp:68]   --->   Operation 151 'load' 'MatB_V_7_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 152 [2/2] (3.25ns)   --->   "%MatB_V_8_load = load i11 %MatB_V_8_addr" [real_matmul.cpp:68]   --->   Operation 152 'load' 'MatB_V_8_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 153 [2/2] (3.25ns)   --->   "%MatB_V_9_load = load i11 %MatB_V_9_addr" [real_matmul.cpp:68]   --->   Operation 153 'load' 'MatB_V_9_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 154 [2/2] (3.25ns)   --->   "%MatB_V_10_load = load i11 %MatB_V_10_addr" [real_matmul.cpp:68]   --->   Operation 154 'load' 'MatB_V_10_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%MatB_V_11_load = load i11 %MatB_V_11_addr" [real_matmul.cpp:68]   --->   Operation 155 'load' 'MatB_V_11_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%MatB_V_12_load = load i11 %MatB_V_12_addr" [real_matmul.cpp:68]   --->   Operation 156 'load' 'MatB_V_12_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 157 [2/2] (3.25ns)   --->   "%MatB_V_13_load = load i11 %MatB_V_13_addr" [real_matmul.cpp:68]   --->   Operation 157 'load' 'MatB_V_13_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%MatB_V_14_load = load i11 %MatB_V_14_addr" [real_matmul.cpp:68]   --->   Operation 158 'load' 'MatB_V_14_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 159 [2/2] (3.25ns)   --->   "%MatB_V_15_load = load i11 %MatB_V_15_addr" [real_matmul.cpp:68]   --->   Operation 159 'load' 'MatB_V_15_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 160 [2/2] (3.25ns)   --->   "%MatB_V_16_load = load i11 %MatB_V_16_addr" [real_matmul.cpp:68]   --->   Operation 160 'load' 'MatB_V_16_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%MatB_V_17_load = load i11 %MatB_V_17_addr" [real_matmul.cpp:68]   --->   Operation 161 'load' 'MatB_V_17_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%MatB_V_18_load = load i11 %MatB_V_18_addr" [real_matmul.cpp:68]   --->   Operation 162 'load' 'MatB_V_18_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 163 [2/2] (3.25ns)   --->   "%MatB_V_19_load = load i11 %MatB_V_19_addr" [real_matmul.cpp:68]   --->   Operation 163 'load' 'MatB_V_19_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 164 [9/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 164 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node empty_37)   --->   "%empty_36 = mul i11 %select_ln66_4_cast, i11 200" [real_matmul.cpp:66]   --->   Operation 165 'mul' 'empty_36' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/2] (3.25ns)   --->   "%MatB_V_load_1 = load i11 %MatB_V_addr_1" [real_matmul.cpp:66]   --->   Operation 166 'load' 'MatB_V_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 167 [1/2] (3.25ns)   --->   "%MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1" [real_matmul.cpp:66]   --->   Operation 167 'load' 'MatB_V_1_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 168 [1/2] (3.25ns)   --->   "%MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1" [real_matmul.cpp:66]   --->   Operation 168 'load' 'MatB_V_2_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 169 [1/2] (3.25ns)   --->   "%MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1" [real_matmul.cpp:66]   --->   Operation 169 'load' 'MatB_V_3_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 170 [1/2] (3.25ns)   --->   "%MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1" [real_matmul.cpp:66]   --->   Operation 170 'load' 'MatB_V_4_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 171 [1/2] (3.25ns)   --->   "%MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1" [real_matmul.cpp:66]   --->   Operation 171 'load' 'MatB_V_5_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 172 [1/2] (3.25ns)   --->   "%MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1" [real_matmul.cpp:66]   --->   Operation 172 'load' 'MatB_V_6_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 173 [1/2] (3.25ns)   --->   "%MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1" [real_matmul.cpp:66]   --->   Operation 173 'load' 'MatB_V_7_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 174 [1/2] (3.25ns)   --->   "%MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1" [real_matmul.cpp:66]   --->   Operation 174 'load' 'MatB_V_8_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 175 [1/2] (3.25ns)   --->   "%MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1" [real_matmul.cpp:66]   --->   Operation 175 'load' 'MatB_V_9_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 176 [1/2] (3.25ns)   --->   "%MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1" [real_matmul.cpp:66]   --->   Operation 176 'load' 'MatB_V_10_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 177 [1/2] (3.25ns)   --->   "%MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1" [real_matmul.cpp:66]   --->   Operation 177 'load' 'MatB_V_11_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 178 [1/2] (3.25ns)   --->   "%MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1" [real_matmul.cpp:66]   --->   Operation 178 'load' 'MatB_V_12_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 179 [1/2] (3.25ns)   --->   "%MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1" [real_matmul.cpp:66]   --->   Operation 179 'load' 'MatB_V_13_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 180 [1/2] (3.25ns)   --->   "%MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1" [real_matmul.cpp:66]   --->   Operation 180 'load' 'MatB_V_14_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 181 [1/2] (3.25ns)   --->   "%MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1" [real_matmul.cpp:66]   --->   Operation 181 'load' 'MatB_V_15_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 182 [1/2] (3.25ns)   --->   "%MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1" [real_matmul.cpp:66]   --->   Operation 182 'load' 'MatB_V_16_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 183 [1/2] (3.25ns)   --->   "%MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1" [real_matmul.cpp:66]   --->   Operation 183 'load' 'MatB_V_17_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 184 [1/2] (3.25ns)   --->   "%MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1" [real_matmul.cpp:66]   --->   Operation 184 'load' 'MatB_V_18_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 185 [1/2] (3.25ns)   --->   "%MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1" [real_matmul.cpp:66]   --->   Operation 185 'load' 'MatB_V_19_load_1' <Predicate = (!icmp_ln66 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%add_ln68_cast = zext i8 %add_ln68" [real_matmul.cpp:68]   --->   Operation 186 'zext' 'add_ln68_cast' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_37 = add i11 %empty_36, i11 %add_ln68_cast" [real_matmul.cpp:66]   --->   Operation 187 'add' 'empty_37' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i7 %select_ln68"   --->   Operation 188 'zext' 'zext_ln232' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (4.35ns)   --->   "%mul_ln232 = mul i15 %zext_ln232, i15 205"   --->   Operation 189 'mul' 'mul_ln232' <Predicate = (!icmp_ln66)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln232, i32 12, i32 14"   --->   Operation 190 'partselect' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i3 %tmp_3"   --->   Operation 191 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 192 [3/3] (1.05ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 192 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i3 %tmp_3"   --->   Operation 193 'zext' 'zext_ln886' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 194 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_20)   --->   "%mul_ln886_20 = mul i10 %zext_ln886, i10 200"   --->   Operation 194 'mul' 'mul_ln886_20' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 195 [8/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 195 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/2] (3.25ns)   --->   "%MatB_V_load = load i11 %MatB_V_addr" [real_matmul.cpp:68]   --->   Operation 196 'load' 'MatB_V_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 197 [1/2] (3.25ns)   --->   "%MatB_V_1_load = load i11 %MatB_V_1_addr" [real_matmul.cpp:68]   --->   Operation 197 'load' 'MatB_V_1_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 198 [1/2] (3.25ns)   --->   "%MatB_V_2_load = load i11 %MatB_V_2_addr" [real_matmul.cpp:68]   --->   Operation 198 'load' 'MatB_V_2_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 199 [1/2] (3.25ns)   --->   "%MatB_V_3_load = load i11 %MatB_V_3_addr" [real_matmul.cpp:68]   --->   Operation 199 'load' 'MatB_V_3_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 200 [1/2] (3.25ns)   --->   "%MatB_V_4_load = load i11 %MatB_V_4_addr" [real_matmul.cpp:68]   --->   Operation 200 'load' 'MatB_V_4_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 201 [1/2] (3.25ns)   --->   "%MatB_V_5_load = load i11 %MatB_V_5_addr" [real_matmul.cpp:68]   --->   Operation 201 'load' 'MatB_V_5_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 202 [1/2] (3.25ns)   --->   "%MatB_V_6_load = load i11 %MatB_V_6_addr" [real_matmul.cpp:68]   --->   Operation 202 'load' 'MatB_V_6_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 203 [1/2] (3.25ns)   --->   "%MatB_V_7_load = load i11 %MatB_V_7_addr" [real_matmul.cpp:68]   --->   Operation 203 'load' 'MatB_V_7_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 204 [1/2] (3.25ns)   --->   "%MatB_V_8_load = load i11 %MatB_V_8_addr" [real_matmul.cpp:68]   --->   Operation 204 'load' 'MatB_V_8_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 205 [1/2] (3.25ns)   --->   "%MatB_V_9_load = load i11 %MatB_V_9_addr" [real_matmul.cpp:68]   --->   Operation 205 'load' 'MatB_V_9_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%MatB_V_10_load = load i11 %MatB_V_10_addr" [real_matmul.cpp:68]   --->   Operation 206 'load' 'MatB_V_10_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 207 [1/2] (3.25ns)   --->   "%MatB_V_11_load = load i11 %MatB_V_11_addr" [real_matmul.cpp:68]   --->   Operation 207 'load' 'MatB_V_11_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 208 [1/2] (3.25ns)   --->   "%MatB_V_12_load = load i11 %MatB_V_12_addr" [real_matmul.cpp:68]   --->   Operation 208 'load' 'MatB_V_12_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 209 [1/2] (3.25ns)   --->   "%MatB_V_13_load = load i11 %MatB_V_13_addr" [real_matmul.cpp:68]   --->   Operation 209 'load' 'MatB_V_13_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 210 [1/2] (3.25ns)   --->   "%MatB_V_14_load = load i11 %MatB_V_14_addr" [real_matmul.cpp:68]   --->   Operation 210 'load' 'MatB_V_14_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 211 [1/2] (3.25ns)   --->   "%MatB_V_15_load = load i11 %MatB_V_15_addr" [real_matmul.cpp:68]   --->   Operation 211 'load' 'MatB_V_15_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 212 [1/2] (3.25ns)   --->   "%MatB_V_16_load = load i11 %MatB_V_16_addr" [real_matmul.cpp:68]   --->   Operation 212 'load' 'MatB_V_16_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 213 [1/2] (3.25ns)   --->   "%MatB_V_17_load = load i11 %MatB_V_17_addr" [real_matmul.cpp:68]   --->   Operation 213 'load' 'MatB_V_17_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 214 [1/2] (3.25ns)   --->   "%MatB_V_18_load = load i11 %MatB_V_18_addr" [real_matmul.cpp:68]   --->   Operation 214 'load' 'MatB_V_18_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 215 [1/2] (3.25ns)   --->   "%MatB_V_19_load = load i11 %MatB_V_19_addr" [real_matmul.cpp:68]   --->   Operation 215 'load' 'MatB_V_19_load' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 216 [8/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 216 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_37 = add i11 %empty_36, i11 %add_ln68_cast" [real_matmul.cpp:66]   --->   Operation 217 'add' 'empty_37' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast5 = zext i11 %empty_37" [real_matmul.cpp:66]   --->   Operation 218 'zext' 'p_cast5' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%MatB_V_addr_2 = getelementptr i16 %MatB_V, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 219 'getelementptr' 'MatB_V_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%MatB_V_1_addr_2 = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 220 'getelementptr' 'MatB_V_1_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%MatB_V_2_addr_2 = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 221 'getelementptr' 'MatB_V_2_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%MatB_V_3_addr_2 = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 222 'getelementptr' 'MatB_V_3_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%MatB_V_4_addr_2 = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 223 'getelementptr' 'MatB_V_4_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%MatB_V_5_addr_2 = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 224 'getelementptr' 'MatB_V_5_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%MatB_V_6_addr_2 = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 225 'getelementptr' 'MatB_V_6_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%MatB_V_7_addr_2 = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 226 'getelementptr' 'MatB_V_7_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%MatB_V_8_addr_2 = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 227 'getelementptr' 'MatB_V_8_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%MatB_V_9_addr_2 = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 228 'getelementptr' 'MatB_V_9_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%MatB_V_10_addr_2 = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 229 'getelementptr' 'MatB_V_10_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%MatB_V_11_addr_2 = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 230 'getelementptr' 'MatB_V_11_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%MatB_V_12_addr_2 = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 231 'getelementptr' 'MatB_V_12_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%MatB_V_13_addr_2 = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 232 'getelementptr' 'MatB_V_13_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%MatB_V_14_addr_2 = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 233 'getelementptr' 'MatB_V_14_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%MatB_V_15_addr_2 = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 234 'getelementptr' 'MatB_V_15_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%MatB_V_16_addr_2 = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 235 'getelementptr' 'MatB_V_16_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%MatB_V_17_addr_2 = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 236 'getelementptr' 'MatB_V_17_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%MatB_V_18_addr_2 = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 237 'getelementptr' 'MatB_V_18_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%MatB_V_19_addr_2 = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast5" [real_matmul.cpp:66]   --->   Operation 238 'getelementptr' 'MatB_V_19_addr_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 0.00>
ST_6 : Operation 239 [2/2] (3.25ns)   --->   "%MatB_V_load_2 = load i11 %MatB_V_addr_2" [real_matmul.cpp:66]   --->   Operation 239 'load' 'MatB_V_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 240 [2/2] (3.25ns)   --->   "%MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2" [real_matmul.cpp:66]   --->   Operation 240 'load' 'MatB_V_1_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 241 [2/2] (3.25ns)   --->   "%MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2" [real_matmul.cpp:66]   --->   Operation 241 'load' 'MatB_V_2_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 242 [2/2] (3.25ns)   --->   "%MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2" [real_matmul.cpp:66]   --->   Operation 242 'load' 'MatB_V_3_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 243 [2/2] (3.25ns)   --->   "%MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2" [real_matmul.cpp:66]   --->   Operation 243 'load' 'MatB_V_4_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 244 [2/2] (3.25ns)   --->   "%MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2" [real_matmul.cpp:66]   --->   Operation 244 'load' 'MatB_V_5_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 245 [2/2] (3.25ns)   --->   "%MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2" [real_matmul.cpp:66]   --->   Operation 245 'load' 'MatB_V_6_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2" [real_matmul.cpp:66]   --->   Operation 246 'load' 'MatB_V_7_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 247 [2/2] (3.25ns)   --->   "%MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2" [real_matmul.cpp:66]   --->   Operation 247 'load' 'MatB_V_8_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 248 [2/2] (3.25ns)   --->   "%MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2" [real_matmul.cpp:66]   --->   Operation 248 'load' 'MatB_V_9_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 249 [2/2] (3.25ns)   --->   "%MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2" [real_matmul.cpp:66]   --->   Operation 249 'load' 'MatB_V_10_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 250 [2/2] (3.25ns)   --->   "%MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2" [real_matmul.cpp:66]   --->   Operation 250 'load' 'MatB_V_11_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 251 [2/2] (3.25ns)   --->   "%MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2" [real_matmul.cpp:66]   --->   Operation 251 'load' 'MatB_V_12_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 252 [2/2] (3.25ns)   --->   "%MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2" [real_matmul.cpp:66]   --->   Operation 252 'load' 'MatB_V_13_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 253 [2/2] (3.25ns)   --->   "%MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2" [real_matmul.cpp:66]   --->   Operation 253 'load' 'MatB_V_14_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 254 [2/2] (3.25ns)   --->   "%MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2" [real_matmul.cpp:66]   --->   Operation 254 'load' 'MatB_V_15_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 255 [2/2] (3.25ns)   --->   "%MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2" [real_matmul.cpp:66]   --->   Operation 255 'load' 'MatB_V_16_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 256 [2/2] (3.25ns)   --->   "%MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2" [real_matmul.cpp:66]   --->   Operation 256 'load' 'MatB_V_17_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 257 [2/2] (3.25ns)   --->   "%MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2" [real_matmul.cpp:66]   --->   Operation 257 'load' 'MatB_V_18_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 258 [2/2] (3.25ns)   --->   "%MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2" [real_matmul.cpp:66]   --->   Operation 258 'load' 'MatB_V_19_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 259 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_20)   --->   "%mul_ln886_20 = mul i10 %zext_ln886, i10 200"   --->   Operation 260 'mul' 'mul_ln886_20' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 261 [7/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 261 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%select_ln66_2_cast = zext i8 %select_ln66_2" [real_matmul.cpp:66]   --->   Operation 262 'zext' 'select_ln66_2_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 263 [7/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 263 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%select_ln68_1_cast = zext i8 %select_ln68_1" [real_matmul.cpp:68]   --->   Operation 264 'zext' 'select_ln68_1_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 265 [1/2] (3.25ns)   --->   "%MatB_V_load_2 = load i11 %MatB_V_addr_2" [real_matmul.cpp:66]   --->   Operation 265 'load' 'MatB_V_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 266 [1/2] (3.25ns)   --->   "%MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2" [real_matmul.cpp:66]   --->   Operation 266 'load' 'MatB_V_1_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 267 [1/2] (3.25ns)   --->   "%MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2" [real_matmul.cpp:66]   --->   Operation 267 'load' 'MatB_V_2_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 268 [1/2] (3.25ns)   --->   "%MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2" [real_matmul.cpp:66]   --->   Operation 268 'load' 'MatB_V_3_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 269 [1/2] (3.25ns)   --->   "%MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2" [real_matmul.cpp:66]   --->   Operation 269 'load' 'MatB_V_4_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 270 [1/2] (3.25ns)   --->   "%MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2" [real_matmul.cpp:66]   --->   Operation 270 'load' 'MatB_V_5_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 271 [1/2] (3.25ns)   --->   "%MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2" [real_matmul.cpp:66]   --->   Operation 271 'load' 'MatB_V_6_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 272 [1/2] (3.25ns)   --->   "%MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2" [real_matmul.cpp:66]   --->   Operation 272 'load' 'MatB_V_7_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 273 [1/2] (3.25ns)   --->   "%MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2" [real_matmul.cpp:66]   --->   Operation 273 'load' 'MatB_V_8_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 274 [1/2] (3.25ns)   --->   "%MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2" [real_matmul.cpp:66]   --->   Operation 274 'load' 'MatB_V_9_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 275 [1/2] (3.25ns)   --->   "%MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2" [real_matmul.cpp:66]   --->   Operation 275 'load' 'MatB_V_10_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 276 [1/2] (3.25ns)   --->   "%MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2" [real_matmul.cpp:66]   --->   Operation 276 'load' 'MatB_V_11_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 277 [1/2] (3.25ns)   --->   "%MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2" [real_matmul.cpp:66]   --->   Operation 277 'load' 'MatB_V_12_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 278 [1/2] (3.25ns)   --->   "%MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2" [real_matmul.cpp:66]   --->   Operation 278 'load' 'MatB_V_13_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 279 [1/2] (3.25ns)   --->   "%MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2" [real_matmul.cpp:66]   --->   Operation 279 'load' 'MatB_V_14_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 280 [1/2] (3.25ns)   --->   "%MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2" [real_matmul.cpp:66]   --->   Operation 280 'load' 'MatB_V_15_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 281 [1/2] (3.25ns)   --->   "%MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2" [real_matmul.cpp:66]   --->   Operation 281 'load' 'MatB_V_16_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 282 [1/2] (3.25ns)   --->   "%MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2" [real_matmul.cpp:66]   --->   Operation 282 'load' 'MatB_V_17_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 283 [1/2] (3.25ns)   --->   "%MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2" [real_matmul.cpp:66]   --->   Operation 283 'load' 'MatB_V_18_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 284 [1/2] (3.25ns)   --->   "%MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2" [real_matmul.cpp:66]   --->   Operation 284 'load' 'MatB_V_19_load_2' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 285 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232 = add i10 %mul_ln232_1, i10 %select_ln66_2_cast"   --->   Operation 286 'add' 'add_ln232' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_20)   --->   "%mul_ln886_20 = mul i10 %zext_ln886, i10 200"   --->   Operation 287 'mul' 'mul_ln886_20' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_20 = add i10 %mul_ln886_20, i10 %select_ln68_1_cast"   --->   Operation 288 'add' 'add_ln886_20' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 289 [6/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 289 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [6/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 290 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232 = add i10 %mul_ln232_1, i10 %select_ln66_2_cast"   --->   Operation 291 'add' 'add_ln232' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_20 = add i10 %mul_ln886_20, i10 %select_ln68_1_cast"   --->   Operation 292 'add' 'add_ln886_20' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 293 [5/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 293 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [5/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 294 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 295 [4/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 295 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [4/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 296 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 297 [3/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 297 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [3/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 298 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 299 [2/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 299 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [2/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 300 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.38>
ST_13 : Operation 301 [1/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [real_matmul.cpp:66]   --->   Operation 301 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/12] (4.38ns)   --->   "%p_mid1 = urem i8 %add_ln66, i8 20" [real_matmul.cpp:66]   --->   Operation 302 'urem' 'p_mid1' <Predicate = (!icmp_ln66)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i8 %p_mid1" [real_matmul.cpp:66]   --->   Operation 303 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66 & icmp_ln68 & !or_ln66)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %add_ln232"   --->   Operation 304 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln232_2"   --->   Operation 305 'getelementptr' 'MatA_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln232_2"   --->   Operation 306 'getelementptr' 'MatA_V_1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln232_2"   --->   Operation 307 'getelementptr' 'MatA_V_2_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln232_2"   --->   Operation 308 'getelementptr' 'MatA_V_3_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln232_2"   --->   Operation 309 'getelementptr' 'MatA_V_4_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln232_2"   --->   Operation 310 'getelementptr' 'MatA_V_5_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln232_2"   --->   Operation 311 'getelementptr' 'MatA_V_6_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln232_2"   --->   Operation 312 'getelementptr' 'MatA_V_7_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln232_2"   --->   Operation 313 'getelementptr' 'MatA_V_8_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln232_2"   --->   Operation 314 'getelementptr' 'MatA_V_9_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln232_2"   --->   Operation 315 'getelementptr' 'MatA_V_10_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln232_2"   --->   Operation 316 'getelementptr' 'MatA_V_11_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln232_2"   --->   Operation 317 'getelementptr' 'MatA_V_12_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln232_2"   --->   Operation 318 'getelementptr' 'MatA_V_13_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln232_2"   --->   Operation 319 'getelementptr' 'MatA_V_14_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln232_2"   --->   Operation 320 'getelementptr' 'MatA_V_15_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln232_2"   --->   Operation 321 'getelementptr' 'MatA_V_16_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln232_2"   --->   Operation 322 'getelementptr' 'MatA_V_17_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln232_2"   --->   Operation 323 'getelementptr' 'MatA_V_18_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln232_2"   --->   Operation 324 'getelementptr' 'MatA_V_19_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_13 : Operation 325 [2/2] (3.25ns)   --->   "%MatA_V_load = load i10 %MatA_V_addr"   --->   Operation 325 'load' 'MatA_V_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 326 [2/2] (3.25ns)   --->   "%MatA_V_1_load = load i10 %MatA_V_1_addr"   --->   Operation 326 'load' 'MatA_V_1_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 327 [2/2] (3.25ns)   --->   "%MatA_V_2_load = load i10 %MatA_V_2_addr"   --->   Operation 327 'load' 'MatA_V_2_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%MatA_V_3_load = load i10 %MatA_V_3_addr"   --->   Operation 328 'load' 'MatA_V_3_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 329 [2/2] (3.25ns)   --->   "%MatA_V_4_load = load i10 %MatA_V_4_addr"   --->   Operation 329 'load' 'MatA_V_4_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 330 [2/2] (3.25ns)   --->   "%MatA_V_5_load = load i10 %MatA_V_5_addr"   --->   Operation 330 'load' 'MatA_V_5_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 331 [2/2] (3.25ns)   --->   "%MatA_V_6_load = load i10 %MatA_V_6_addr"   --->   Operation 331 'load' 'MatA_V_6_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 332 [2/2] (3.25ns)   --->   "%MatA_V_7_load = load i10 %MatA_V_7_addr"   --->   Operation 332 'load' 'MatA_V_7_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 333 [2/2] (3.25ns)   --->   "%MatA_V_8_load = load i10 %MatA_V_8_addr"   --->   Operation 333 'load' 'MatA_V_8_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 334 [2/2] (3.25ns)   --->   "%MatA_V_9_load = load i10 %MatA_V_9_addr"   --->   Operation 334 'load' 'MatA_V_9_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 335 [2/2] (3.25ns)   --->   "%MatA_V_10_load = load i10 %MatA_V_10_addr"   --->   Operation 335 'load' 'MatA_V_10_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 336 [2/2] (3.25ns)   --->   "%MatA_V_11_load = load i10 %MatA_V_11_addr"   --->   Operation 336 'load' 'MatA_V_11_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 337 [2/2] (3.25ns)   --->   "%MatA_V_12_load = load i10 %MatA_V_12_addr"   --->   Operation 337 'load' 'MatA_V_12_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%MatA_V_13_load = load i10 %MatA_V_13_addr"   --->   Operation 338 'load' 'MatA_V_13_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 339 [2/2] (3.25ns)   --->   "%MatA_V_14_load = load i10 %MatA_V_14_addr"   --->   Operation 339 'load' 'MatA_V_14_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 340 [2/2] (3.25ns)   --->   "%MatA_V_15_load = load i10 %MatA_V_15_addr"   --->   Operation 340 'load' 'MatA_V_15_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 341 [2/2] (3.25ns)   --->   "%MatA_V_16_load = load i10 %MatA_V_16_addr"   --->   Operation 341 'load' 'MatA_V_16_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 342 [2/2] (3.25ns)   --->   "%MatA_V_17_load = load i10 %MatA_V_17_addr"   --->   Operation 342 'load' 'MatA_V_17_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 343 [2/2] (3.25ns)   --->   "%MatA_V_18_load = load i10 %MatA_V_18_addr"   --->   Operation 343 'load' 'MatA_V_18_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 344 [2/2] (3.25ns)   --->   "%MatA_V_19_load = load i10 %MatA_V_19_addr"   --->   Operation 344 'load' 'MatA_V_19_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>

State 14 <SV = 13> <Delay = 6.09>
ST_14 : Operation 345 [1/1] (3.02ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load, i16 %MatB_V_1_load, i16 %MatB_V_2_load, i16 %MatB_V_3_load, i16 %MatB_V_4_load, i16 %MatB_V_5_load, i16 %MatB_V_6_load, i16 %MatB_V_7_load, i16 %MatB_V_8_load, i16 %MatB_V_9_load, i16 %MatB_V_10_load, i16 %MatB_V_11_load, i16 %MatB_V_12_load, i16 %MatB_V_13_load, i16 %MatB_V_14_load, i16 %MatB_V_15_load, i16 %MatB_V_16_load, i16 %MatB_V_17_load, i16 %MatB_V_18_load, i16 %MatB_V_19_load, i8 %empty"   --->   Operation 345 'mux' 'tmp' <Predicate = (!icmp_ln68 & or_ln66)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i8 %empty" [real_matmul.cpp:66]   --->   Operation 346 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln66 & !icmp_ln68 & !or_ln66)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (1.21ns)   --->   "%select_ln66_3 = select i1 %icmp_ln68, i5 %trunc_ln66, i5 %trunc_ln66_1" [real_matmul.cpp:66]   --->   Operation 347 'select' 'select_ln66_3' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (3.02ns)   --->   "%tmp_mid = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load_1, i16 %MatB_V_1_load_1, i16 %MatB_V_2_load_1, i16 %MatB_V_3_load_1, i16 %MatB_V_4_load_1, i16 %MatB_V_5_load_1, i16 %MatB_V_6_load_1, i16 %MatB_V_7_load_1, i16 %MatB_V_8_load_1, i16 %MatB_V_9_load_1, i16 %MatB_V_10_load_1, i16 %MatB_V_11_load_1, i16 %MatB_V_12_load_1, i16 %MatB_V_13_load_1, i16 %MatB_V_14_load_1, i16 %MatB_V_15_load_1, i16 %MatB_V_16_load_1, i16 %MatB_V_17_load_1, i16 %MatB_V_18_load_1, i16 %MatB_V_19_load_1, i8 %p_mid1"   --->   Operation 348 'mux' 'tmp_mid' <Predicate = (!icmp_ln66 & icmp_ln68 & or_ln66)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_2)   --->   "%select_ln66_5 = select i1 %icmp_ln68, i16 %tmp_mid, i16 %tmp" [real_matmul.cpp:66]   --->   Operation 349 'select' 'select_ln66_5' <Predicate = (!icmp_ln66 & or_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 350 [1/1] (3.02ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i5, i16 %MatB_V_load_2, i16 %MatB_V_1_load_2, i16 %MatB_V_2_load_2, i16 %MatB_V_3_load_2, i16 %MatB_V_4_load_2, i16 %MatB_V_5_load_2, i16 %MatB_V_6_load_2, i16 %MatB_V_7_load_2, i16 %MatB_V_8_load_2, i16 %MatB_V_9_load_2, i16 %MatB_V_10_load_2, i16 %MatB_V_11_load_2, i16 %MatB_V_12_load_2, i16 %MatB_V_13_load_2, i16 %MatB_V_14_load_2, i16 %MatB_V_15_load_2, i16 %MatB_V_16_load_2, i16 %MatB_V_17_load_2, i16 %MatB_V_18_load_2, i16 %MatB_V_19_load_2, i5 %select_ln66_3"   --->   Operation 350 'mux' 'tmp_mid1' <Predicate = (!icmp_ln66 & !or_ln66)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln68_2 = select i1 %or_ln66, i16 %select_ln66_5, i16 %tmp_mid1" [real_matmul.cpp:68]   --->   Operation 351 'select' 'select_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 352 [1/2] (3.25ns)   --->   "%MatA_V_load = load i10 %MatA_V_addr"   --->   Operation 352 'load' 'MatA_V_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 353 [3/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2"   --->   Operation 353 'mul' 'mul_ln886' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 354 [1/2] (3.25ns)   --->   "%MatA_V_1_load = load i10 %MatA_V_1_addr"   --->   Operation 354 'load' 'MatA_V_1_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 355 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2"   --->   Operation 355 'mul' 'mul_ln886_1' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 356 [1/2] (3.25ns)   --->   "%MatA_V_2_load = load i10 %MatA_V_2_addr"   --->   Operation 356 'load' 'MatA_V_2_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 357 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_2)   --->   "%mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2"   --->   Operation 357 'mul' 'mul_ln886_2' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 358 [1/2] (3.25ns)   --->   "%MatA_V_3_load = load i10 %MatA_V_3_addr"   --->   Operation 358 'load' 'MatA_V_3_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 359 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2"   --->   Operation 359 'mul' 'mul_ln886_3' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 360 [1/2] (3.25ns)   --->   "%MatA_V_4_load = load i10 %MatA_V_4_addr"   --->   Operation 360 'load' 'MatA_V_4_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 361 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2"   --->   Operation 361 'mul' 'mul_ln886_4' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 362 [1/2] (3.25ns)   --->   "%MatA_V_5_load = load i10 %MatA_V_5_addr"   --->   Operation 362 'load' 'MatA_V_5_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 363 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_5)   --->   "%mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2"   --->   Operation 363 'mul' 'mul_ln886_5' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 364 [1/2] (3.25ns)   --->   "%MatA_V_6_load = load i10 %MatA_V_6_addr"   --->   Operation 364 'load' 'MatA_V_6_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 365 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2"   --->   Operation 365 'mul' 'mul_ln886_6' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 366 [1/2] (3.25ns)   --->   "%MatA_V_7_load = load i10 %MatA_V_7_addr"   --->   Operation 366 'load' 'MatA_V_7_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 367 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2"   --->   Operation 367 'mul' 'mul_ln886_7' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 368 [1/2] (3.25ns)   --->   "%MatA_V_8_load = load i10 %MatA_V_8_addr"   --->   Operation 368 'load' 'MatA_V_8_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 369 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_8)   --->   "%mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2"   --->   Operation 369 'mul' 'mul_ln886_8' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 370 [1/2] (3.25ns)   --->   "%MatA_V_9_load = load i10 %MatA_V_9_addr"   --->   Operation 370 'load' 'MatA_V_9_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 371 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2"   --->   Operation 371 'mul' 'mul_ln886_9' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 372 [1/2] (3.25ns)   --->   "%MatA_V_10_load = load i10 %MatA_V_10_addr"   --->   Operation 372 'load' 'MatA_V_10_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 373 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2"   --->   Operation 373 'mul' 'mul_ln886_10' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 374 [1/2] (3.25ns)   --->   "%MatA_V_11_load = load i10 %MatA_V_11_addr"   --->   Operation 374 'load' 'MatA_V_11_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 375 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2"   --->   Operation 375 'mul' 'mul_ln886_11' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 376 [1/2] (3.25ns)   --->   "%MatA_V_12_load = load i10 %MatA_V_12_addr"   --->   Operation 376 'load' 'MatA_V_12_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 377 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2"   --->   Operation 377 'mul' 'mul_ln886_12' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 378 [1/2] (3.25ns)   --->   "%MatA_V_13_load = load i10 %MatA_V_13_addr"   --->   Operation 378 'load' 'MatA_V_13_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 379 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2"   --->   Operation 379 'mul' 'mul_ln886_13' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 380 [1/2] (3.25ns)   --->   "%MatA_V_14_load = load i10 %MatA_V_14_addr"   --->   Operation 380 'load' 'MatA_V_14_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 381 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_14)   --->   "%mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2"   --->   Operation 381 'mul' 'mul_ln886_14' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 382 [1/2] (3.25ns)   --->   "%MatA_V_15_load = load i10 %MatA_V_15_addr"   --->   Operation 382 'load' 'MatA_V_15_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 383 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2"   --->   Operation 383 'mul' 'mul_ln886_15' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 384 [1/2] (3.25ns)   --->   "%MatA_V_16_load = load i10 %MatA_V_16_addr"   --->   Operation 384 'load' 'MatA_V_16_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 385 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2"   --->   Operation 385 'mul' 'mul_ln886_16' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 386 [1/2] (3.25ns)   --->   "%MatA_V_17_load = load i10 %MatA_V_17_addr"   --->   Operation 386 'load' 'MatA_V_17_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 387 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_17)   --->   "%mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2"   --->   Operation 387 'mul' 'mul_ln886_17' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 388 [1/2] (3.25ns)   --->   "%MatA_V_18_load = load i10 %MatA_V_18_addr"   --->   Operation 388 'load' 'MatA_V_18_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 389 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2"   --->   Operation 389 'mul' 'mul_ln886_18' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 390 [1/2] (3.25ns)   --->   "%MatA_V_19_load = load i10 %MatA_V_19_addr"   --->   Operation 390 'load' 'MatA_V_19_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 391 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2"   --->   Operation 391 'mul' 'mul_ln886_19' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i10 %add_ln886_20"   --->   Operation 392 'zext' 'zext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln886_1"   --->   Operation 393 'getelementptr' 'MatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln886_1"   --->   Operation 394 'getelementptr' 'MatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln886_1"   --->   Operation 395 'getelementptr' 'MatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln886_1"   --->   Operation 396 'getelementptr' 'MatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln886_1"   --->   Operation 397 'getelementptr' 'MatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln886_1"   --->   Operation 398 'getelementptr' 'MatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln886_1"   --->   Operation 399 'getelementptr' 'MatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln886_1"   --->   Operation 400 'getelementptr' 'MatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln886_1"   --->   Operation 401 'getelementptr' 'MatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln886_1"   --->   Operation 402 'getelementptr' 'MatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln886_1"   --->   Operation 403 'getelementptr' 'MatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln886_1"   --->   Operation 404 'getelementptr' 'MatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln886_1"   --->   Operation 405 'getelementptr' 'MatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln886_1"   --->   Operation 406 'getelementptr' 'MatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln886_1"   --->   Operation 407 'getelementptr' 'MatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln886_1"   --->   Operation 408 'getelementptr' 'MatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln886_1"   --->   Operation 409 'getelementptr' 'MatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln886_1"   --->   Operation 410 'getelementptr' 'MatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln886_1"   --->   Operation 411 'getelementptr' 'MatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln886_1"   --->   Operation 412 'getelementptr' 'MatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [2/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2"   --->   Operation 413 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 414 [2/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr"   --->   Operation 414 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 415 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2"   --->   Operation 415 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 416 [2/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr"   --->   Operation 416 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 417 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_2)   --->   "%mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2"   --->   Operation 417 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 418 [2/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr"   --->   Operation 418 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 419 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2"   --->   Operation 419 'mul' 'mul_ln886_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 420 [2/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr"   --->   Operation 420 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 421 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2"   --->   Operation 421 'mul' 'mul_ln886_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 422 [2/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr"   --->   Operation 422 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 423 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_5)   --->   "%mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2"   --->   Operation 423 'mul' 'mul_ln886_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 424 [2/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr"   --->   Operation 424 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 425 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2"   --->   Operation 425 'mul' 'mul_ln886_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 426 [2/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr"   --->   Operation 426 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 427 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2"   --->   Operation 427 'mul' 'mul_ln886_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 428 [2/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr"   --->   Operation 428 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 429 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_8)   --->   "%mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2"   --->   Operation 429 'mul' 'mul_ln886_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 430 [2/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr"   --->   Operation 430 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 431 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2"   --->   Operation 431 'mul' 'mul_ln886_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 432 [2/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr"   --->   Operation 432 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 433 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2"   --->   Operation 433 'mul' 'mul_ln886_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 434 [2/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr"   --->   Operation 434 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 435 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2"   --->   Operation 435 'mul' 'mul_ln886_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 436 [2/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr"   --->   Operation 436 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 437 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2"   --->   Operation 437 'mul' 'mul_ln886_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 438 [2/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr"   --->   Operation 438 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 439 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2"   --->   Operation 439 'mul' 'mul_ln886_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 440 [2/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr"   --->   Operation 440 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 441 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_14)   --->   "%mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2"   --->   Operation 441 'mul' 'mul_ln886_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 442 [2/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr"   --->   Operation 442 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 443 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2"   --->   Operation 443 'mul' 'mul_ln886_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 444 [2/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr"   --->   Operation 444 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 445 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2"   --->   Operation 445 'mul' 'mul_ln886_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 446 [2/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr"   --->   Operation 446 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 447 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_17)   --->   "%mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2"   --->   Operation 447 'mul' 'mul_ln886_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 448 [2/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr"   --->   Operation 448 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 449 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2"   --->   Operation 449 'mul' 'mul_ln886_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 450 [2/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr"   --->   Operation 450 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 451 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2"   --->   Operation 451 'mul' 'mul_ln886_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 452 [2/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr"   --->   Operation 452 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 16 <SV = 15> <Delay = 5.35>
ST_16 : Operation 453 [1/3] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln68_2"   --->   Operation 453 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 454 [1/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr"   --->   Operation 454 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886"   --->   Operation 455 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 456 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_1_load, i16 %select_ln68_2"   --->   Operation 456 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 457 [1/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr"   --->   Operation 457 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 458 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_1 = add i16 %MatC_V_1_load, i16 %mul_ln886_1"   --->   Operation 458 'add' 'add_ln886_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 459 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_2)   --->   "%mul_ln886_2 = mul i16 %MatA_V_2_load, i16 %select_ln68_2"   --->   Operation 459 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 460 [1/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr"   --->   Operation 460 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 461 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_2 = add i16 %MatC_V_2_load, i16 %mul_ln886_2"   --->   Operation 461 'add' 'add_ln886_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 462 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_3_load, i16 %select_ln68_2"   --->   Operation 462 'mul' 'mul_ln886_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 463 [1/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr"   --->   Operation 463 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 464 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_3 = add i16 %MatC_V_3_load, i16 %mul_ln886_3"   --->   Operation 464 'add' 'add_ln886_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 465 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_4_load, i16 %select_ln68_2"   --->   Operation 465 'mul' 'mul_ln886_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 466 [1/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr"   --->   Operation 466 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 467 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_4 = add i16 %MatC_V_4_load, i16 %mul_ln886_4"   --->   Operation 467 'add' 'add_ln886_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 468 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_5)   --->   "%mul_ln886_5 = mul i16 %MatA_V_5_load, i16 %select_ln68_2"   --->   Operation 468 'mul' 'mul_ln886_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 469 [1/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr"   --->   Operation 469 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 470 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_5 = add i16 %MatC_V_5_load, i16 %mul_ln886_5"   --->   Operation 470 'add' 'add_ln886_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_6_load, i16 %select_ln68_2"   --->   Operation 471 'mul' 'mul_ln886_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 472 [1/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr"   --->   Operation 472 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 473 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_6 = add i16 %MatC_V_6_load, i16 %mul_ln886_6"   --->   Operation 473 'add' 'add_ln886_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_7_load, i16 %select_ln68_2"   --->   Operation 474 'mul' 'mul_ln886_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 475 [1/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr"   --->   Operation 475 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 476 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_7 = add i16 %MatC_V_7_load, i16 %mul_ln886_7"   --->   Operation 476 'add' 'add_ln886_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 477 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_8)   --->   "%mul_ln886_8 = mul i16 %MatA_V_8_load, i16 %select_ln68_2"   --->   Operation 477 'mul' 'mul_ln886_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 478 [1/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr"   --->   Operation 478 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 479 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_8 = add i16 %MatC_V_8_load, i16 %mul_ln886_8"   --->   Operation 479 'add' 'add_ln886_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 480 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_9_load, i16 %select_ln68_2"   --->   Operation 480 'mul' 'mul_ln886_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 481 [1/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr"   --->   Operation 481 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 482 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_9 = add i16 %MatC_V_9_load, i16 %mul_ln886_9"   --->   Operation 482 'add' 'add_ln886_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_10_load, i16 %select_ln68_2"   --->   Operation 483 'mul' 'mul_ln886_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 484 [1/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr"   --->   Operation 484 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 485 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_10 = add i16 %MatC_V_10_load, i16 %mul_ln886_10"   --->   Operation 485 'add' 'add_ln886_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_11 = mul i16 %MatA_V_11_load, i16 %select_ln68_2"   --->   Operation 486 'mul' 'mul_ln886_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 487 [1/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr"   --->   Operation 487 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 488 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_11 = add i16 %MatC_V_11_load, i16 %mul_ln886_11"   --->   Operation 488 'add' 'add_ln886_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 489 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_12_load, i16 %select_ln68_2"   --->   Operation 489 'mul' 'mul_ln886_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 490 [1/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr"   --->   Operation 490 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 491 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_12 = add i16 %MatC_V_12_load, i16 %mul_ln886_12"   --->   Operation 491 'add' 'add_ln886_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 492 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_13_load, i16 %select_ln68_2"   --->   Operation 492 'mul' 'mul_ln886_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 493 [1/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr"   --->   Operation 493 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_13 = add i16 %MatC_V_13_load, i16 %mul_ln886_13"   --->   Operation 494 'add' 'add_ln886_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 495 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_14)   --->   "%mul_ln886_14 = mul i16 %MatA_V_14_load, i16 %select_ln68_2"   --->   Operation 495 'mul' 'mul_ln886_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 496 [1/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr"   --->   Operation 496 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 497 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_14 = add i16 %MatC_V_14_load, i16 %mul_ln886_14"   --->   Operation 497 'add' 'add_ln886_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 498 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_15_load, i16 %select_ln68_2"   --->   Operation 498 'mul' 'mul_ln886_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 499 [1/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr"   --->   Operation 499 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 500 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_15 = add i16 %MatC_V_15_load, i16 %mul_ln886_15"   --->   Operation 500 'add' 'add_ln886_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 501 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_16_load, i16 %select_ln68_2"   --->   Operation 501 'mul' 'mul_ln886_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 502 [1/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr"   --->   Operation 502 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 503 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_16 = add i16 %MatC_V_16_load, i16 %mul_ln886_16"   --->   Operation 503 'add' 'add_ln886_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 504 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_17)   --->   "%mul_ln886_17 = mul i16 %MatA_V_17_load, i16 %select_ln68_2"   --->   Operation 504 'mul' 'mul_ln886_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 505 [1/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr"   --->   Operation 505 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 506 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_17 = add i16 %MatC_V_17_load, i16 %mul_ln886_17"   --->   Operation 506 'add' 'add_ln886_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 507 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_18_load, i16 %select_ln68_2"   --->   Operation 507 'mul' 'mul_ln886_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 508 [1/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr"   --->   Operation 508 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 509 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_18 = add i16 %MatC_V_18_load, i16 %mul_ln886_18"   --->   Operation 509 'add' 'add_ln886_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 510 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_19_load, i16 %select_ln68_2"   --->   Operation 510 'mul' 'mul_ln886_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 511 [1/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr"   --->   Operation 511 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 512 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_19 = add i16 %MatC_V_19_load, i16 %mul_ln886_19"   --->   Operation 512 'add' 'add_ln886_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 559 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.35>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_str"   --->   Operation 513 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 150000, i64 150000, i64 150000"   --->   Operation 514 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_COLS_INNER_ROW_COL_PIPELINE_str"   --->   Operation 515 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [real_matmul.cpp:71]   --->   Operation 516 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [real_matmul.cpp:70]   --->   Operation 517 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 518 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886"   --->   Operation 518 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886, i10 %MatC_V_addr"   --->   Operation 519 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 520 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_1 = add i16 %MatC_V_1_load, i16 %mul_ln886_1"   --->   Operation 520 'add' 'add_ln886_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 521 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_1, i10 %MatC_V_1_addr"   --->   Operation 521 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 522 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_2 = add i16 %MatC_V_2_load, i16 %mul_ln886_2"   --->   Operation 522 'add' 'add_ln886_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 523 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_2, i10 %MatC_V_2_addr"   --->   Operation 523 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 524 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_3 = add i16 %MatC_V_3_load, i16 %mul_ln886_3"   --->   Operation 524 'add' 'add_ln886_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 525 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_3, i10 %MatC_V_3_addr"   --->   Operation 525 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 526 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_4 = add i16 %MatC_V_4_load, i16 %mul_ln886_4"   --->   Operation 526 'add' 'add_ln886_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 527 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_4, i10 %MatC_V_4_addr"   --->   Operation 527 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 528 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_5 = add i16 %MatC_V_5_load, i16 %mul_ln886_5"   --->   Operation 528 'add' 'add_ln886_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 529 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_5, i10 %MatC_V_5_addr"   --->   Operation 529 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 530 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_6 = add i16 %MatC_V_6_load, i16 %mul_ln886_6"   --->   Operation 530 'add' 'add_ln886_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 531 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_6, i10 %MatC_V_6_addr"   --->   Operation 531 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 532 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_7 = add i16 %MatC_V_7_load, i16 %mul_ln886_7"   --->   Operation 532 'add' 'add_ln886_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 533 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_7, i10 %MatC_V_7_addr"   --->   Operation 533 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 534 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_8 = add i16 %MatC_V_8_load, i16 %mul_ln886_8"   --->   Operation 534 'add' 'add_ln886_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_8, i10 %MatC_V_8_addr"   --->   Operation 535 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 536 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_9 = add i16 %MatC_V_9_load, i16 %mul_ln886_9"   --->   Operation 536 'add' 'add_ln886_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 537 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_9, i10 %MatC_V_9_addr"   --->   Operation 537 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 538 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_10 = add i16 %MatC_V_10_load, i16 %mul_ln886_10"   --->   Operation 538 'add' 'add_ln886_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 539 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_10, i10 %MatC_V_10_addr"   --->   Operation 539 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 540 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_11 = add i16 %MatC_V_11_load, i16 %mul_ln886_11"   --->   Operation 540 'add' 'add_ln886_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 541 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_11, i10 %MatC_V_11_addr"   --->   Operation 541 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 542 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_12 = add i16 %MatC_V_12_load, i16 %mul_ln886_12"   --->   Operation 542 'add' 'add_ln886_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 543 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_12, i10 %MatC_V_12_addr"   --->   Operation 543 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 544 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_13 = add i16 %MatC_V_13_load, i16 %mul_ln886_13"   --->   Operation 544 'add' 'add_ln886_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 545 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_13, i10 %MatC_V_13_addr"   --->   Operation 545 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 546 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_14 = add i16 %MatC_V_14_load, i16 %mul_ln886_14"   --->   Operation 546 'add' 'add_ln886_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 547 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_14, i10 %MatC_V_14_addr"   --->   Operation 547 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 548 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_15 = add i16 %MatC_V_15_load, i16 %mul_ln886_15"   --->   Operation 548 'add' 'add_ln886_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_15, i10 %MatC_V_15_addr"   --->   Operation 549 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 550 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_16 = add i16 %MatC_V_16_load, i16 %mul_ln886_16"   --->   Operation 550 'add' 'add_ln886_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 551 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_16, i10 %MatC_V_16_addr"   --->   Operation 551 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_17 = add i16 %MatC_V_17_load, i16 %mul_ln886_17"   --->   Operation 552 'add' 'add_ln886_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 553 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_17, i10 %MatC_V_17_addr"   --->   Operation 553 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 554 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_18 = add i16 %MatC_V_18_load, i16 %mul_ln886_18"   --->   Operation 554 'add' 'add_ln886_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 555 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_18, i10 %MatC_V_18_addr"   --->   Operation 555 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 556 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_19 = add i16 %MatC_V_19_load, i16 %mul_ln886_19"   --->   Operation 556 'add' 'add_ln886_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 557 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_19, i10 %MatC_V_19_addr"   --->   Operation 557 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc124.19" [real_matmul.cpp:70]   --->   Operation 558 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten139') [65]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten139' [66]  (1.59 ns)

 <State 2>: 6.43ns
The critical path consists of the following:
	'load' operation ('p', real_matmul.cpp:66) on local variable 'p' [74]  (0 ns)
	'add' operation ('add_ln66', real_matmul.cpp:66) [132]  (1.92 ns)
	'mul' operation ('mul164', real_matmul.cpp:66) [145]  (4.52 ns)

 <State 3>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'load' operation ('i_load', real_matmul.cpp:70) on local variable 'i' [130]  (0 ns)
	'icmp' operation ('icmp_ln70', real_matmul.cpp:70) [195]  (1.49 ns)
	'or' operation ('or_ln66', real_matmul.cpp:66) [196]  (0.978 ns)
	'select' operation ('select_ln68', real_matmul.cpp:68) [199]  (0.993 ns)
	'add' operation ('add_ln70', real_matmul.cpp:70) [400]  (1.87 ns)
	'store' operation ('store_ln70', real_matmul.cpp:70) of variable 'add_ln70', real_matmul.cpp:70 on local variable 'i' [407]  (1.59 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'mul' operation ('mul_ln232') [250]  (4.35 ns)
	'mul' operation of DSP[254] ('mul_ln232_1') [253]  (1.05 ns)

 <State 6>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[201] ('empty_37', real_matmul.cpp:66) [201]  (2.1 ns)
	'getelementptr' operation ('MatB_V_addr_2', real_matmul.cpp:66) [203]  (0 ns)
	'load' operation ('MatB_V_load_2', real_matmul.cpp:66) on array 'MatB_V' [225]  (3.25 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 13>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', real_matmul.cpp:66) [76]  (4.39 ns)

 <State 14>: 6.09ns
The critical path consists of the following:
	'select' operation ('select_ln66_3', real_matmul.cpp:66) [143]  (1.22 ns)
	'mux' operation ('tmp_mid1') [245]  (3.02 ns)
	'select' operation ('select_ln68_2', real_matmul.cpp:68) [246]  (0.805 ns)
	'mul' operation of DSP[303] ('mul_ln886') [301]  (1.05 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('MatC_V_addr') [280]  (0 ns)
	'load' operation ('MatC_V_load') on array 'MatC_V' [302]  (3.25 ns)

 <State 16>: 5.35ns
The critical path consists of the following:
	'load' operation ('MatC_V_load') on array 'MatC_V' [302]  (3.25 ns)
	'add' operation of DSP[303] ('add_ln886') [303]  (2.1 ns)

 <State 17>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[303] ('add_ln886') [303]  (2.1 ns)
	'store' operation ('store_ln886') of variable 'add_ln886' on array 'MatC_V' [304]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
