0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Shell/Documents/GitHub/MIET_FPGA_practicum/lab2/rtl/counter.v,1588882679,verilog,,,,counter,,,,,,,,
C:/Users/Shell/Documents/GitHub/MIET_FPGA_practicum/lab2/tmp/Lab_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
