
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1a8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  0800c380  0800c380  0000d380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c410  0800c410  0000e19c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c410  0800c410  0000d410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c418  0800c418  0000e19c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c418  0800c418  0000d418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c41c  0800c41c  0000d41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  0800c420  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001da0  2000019c  0800c5bc  0000e19c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f3c  0800c5bc  0000ef3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e19c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b872  00000000  00000000  0000e1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000495c  00000000  00000000  00029a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  0002e3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f92  00000000  00000000  0002f848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000700b  00000000  00000000  000307da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dfa3  00000000  00000000  000377e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1b63  00000000  00000000  00055788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001472eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005274  00000000  00000000  00147330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014c5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000019c 	.word	0x2000019c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c368 	.word	0x0800c368

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001a0 	.word	0x200001a0
 8000214:	0800c368 	.word	0x0800c368

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000550:	4b12      	ldr	r3, [pc, #72]	@ (800059c <io_coil_add_channel+0x58>)
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	2b07      	cmp	r3, #7
 8000556:	d81b      	bhi.n	8000590 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000558:	4b10      	ldr	r3, [pc, #64]	@ (800059c <io_coil_add_channel+0x58>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	4619      	mov	r1, r3
 800055e:	4a10      	ldr	r2, [pc, #64]	@ (80005a0 <io_coil_add_channel+0x5c>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <io_coil_add_channel+0x58>)
 8000568:	881b      	ldrh	r3, [r3, #0]
 800056a:	4a0d      	ldr	r2, [pc, #52]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800056c:	00db      	lsls	r3, r3, #3
 800056e:	4413      	add	r3, r2
 8000570:	887a      	ldrh	r2, [r7, #2]
 8000572:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <io_coil_add_channel+0x58>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	4a09      	ldr	r2, [pc, #36]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800057a:	00db      	lsls	r3, r3, #3
 800057c:	4413      	add	r3, r2
 800057e:	2200      	movs	r2, #0
 8000580:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <io_coil_add_channel+0x58>)
 8000584:	881b      	ldrh	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b29a      	uxth	r2, r3
 800058a:	4b04      	ldr	r3, [pc, #16]	@ (800059c <io_coil_add_channel+0x58>)
 800058c:	801a      	strh	r2, [r3, #0]
 800058e:	e000      	b.n	8000592 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000590:	bf00      	nop
}
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001f8 	.word	0x200001f8
 80005a0:	200001b8 	.word	0x200001b8

080005a4 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel is invalid or not an input channel.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <io_coil_read+0x30>)
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d205      	bcs.n	80005c4 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <io_coil_read+0x34>)
 80005bc:	00db      	lsls	r3, r3, #3
 80005be:	4413      	add	r3, r2
 80005c0:	799b      	ldrb	r3, [r3, #6]
 80005c2:	e000      	b.n	80005c6 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	200001f8 	.word	0x200001f8
 80005d8:	200001b8 	.word	0x200001b8

080005dc <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	460a      	mov	r2, r1
 80005e6:	80fb      	strh	r3, [r7, #6]
 80005e8:	4613      	mov	r3, r2
 80005ea:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <io_coil_write+0x48>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	88fa      	ldrh	r2, [r7, #6]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d212      	bcs.n	800061c <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000628 <io_coil_write+0x4c>)
 80005fa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	4a09      	ldr	r2, [pc, #36]	@ (8000628 <io_coil_write+0x4c>)
 8000602:	00db      	lsls	r3, r3, #3
 8000604:	4413      	add	r3, r2
 8000606:	889b      	ldrh	r3, [r3, #4]
 8000608:	797a      	ldrb	r2, [r7, #5]
 800060a:	4619      	mov	r1, r3
 800060c:	f002 fcdc 	bl	8002fc8 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	4a05      	ldr	r2, [pc, #20]	@ (8000628 <io_coil_write+0x4c>)
 8000614:	00db      	lsls	r3, r3, #3
 8000616:	4413      	add	r3, r2
 8000618:	797a      	ldrb	r2, [r7, #5]
 800061a:	719a      	strb	r2, [r3, #6]
	}
}
 800061c:	bf00      	nop
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200001f8 	.word	0x200001f8
 8000628:	200001b8 	.word	0x200001b8

0800062c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2b00      	cmp	r3, #0
 800063c:	db18      	blt.n	8000670 <io_digital_write+0x44>
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <io_digital_write+0x4c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	da13      	bge.n	8000670 <io_digital_write+0x44>
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <io_digital_write+0x50>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	00db      	lsls	r3, r3, #3
 800064e:	4413      	add	r3, r2
 8000650:	799b      	ldrb	r3, [r3, #6]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d10c      	bne.n	8000670 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000656:	4a09      	ldr	r2, [pc, #36]	@ (800067c <io_digital_write+0x50>)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800065e:	4a07      	ldr	r2, [pc, #28]	@ (800067c <io_digital_write+0x50>)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	4413      	add	r3, r2
 8000666:	889b      	ldrh	r3, [r3, #4]
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	4619      	mov	r1, r3
 800066c:	f002 fcac 	bl	8002fc8 <HAL_GPIO_WritePin>
	}
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	2000027c 	.word	0x2000027c
 800067c:	200001fc 	.word	0x200001fc

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000686:	f001 fe3c 	bl	8002302 <HAL_Init>

  /* USER CODE BEGIN Init */
  //io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);

  // Add Coils
  io_coil_add_channel(GPIOC, GPIO_PIN_6);
 800068a:	2140      	movs	r1, #64	@ 0x40
 800068c:	4816      	ldr	r0, [pc, #88]	@ (80006e8 <main+0x68>)
 800068e:	f7ff ff59 	bl	8000544 <io_coil_add_channel>
  //io_coil_add_channel(GPIOC, GPIO_PIN_13, IO_COIL_INPUT);

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f82d 	bl	80006f0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f000 f935 	bl	8000904 <MX_GPIO_Init>
  MX_DMA_Init();
 800069a:	f000 f901 	bl	80008a0 <MX_DMA_Init>
  MX_USB_Device_Init();
 800069e:	f00b f945 	bl	800b92c <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006a2:	f000 f8af 	bl	8000804 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006a6:	f000 f86f 	bl	8000788 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80006aa:	f009 fc61 	bl	8009f70 <MX_FATFS_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <main+0x38>
    Error_Handler();
 80006b4:	f000 f99e 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80006b8:	2110      	movs	r1, #16
 80006ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006be:	f001 f82f 	bl	8001720 <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80006c2:	2100      	movs	r1, #0
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ffb1 	bl	800062c <io_digital_write>
	HAL_Delay(5000);
 80006ca:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ce:	f001 fe89 	bl	80023e4 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 80006d2:	4a06      	ldr	r2, [pc, #24]	@ (80006ec <main+0x6c>)
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006da:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80006de:	2308      	movs	r3, #8
 80006e0:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 80006e2:	bf00      	nop
 80006e4:	e7fd      	b.n	80006e2 <main+0x62>
 80006e6:	bf00      	nop
 80006e8:	48000800 	.word	0x48000800
 80006ec:	0800c380 	.word	0x0800c380

080006f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0318 	add.w	r3, r7, #24
 80006fa:	2238      	movs	r2, #56	@ 0x38
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f00b fdf8 	bl	800c2f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000712:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000716:	f004 f971 	bl	80049fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800071a:	2301      	movs	r3, #1
 800071c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800071e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000722:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000724:	2302      	movs	r3, #2
 8000726:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000728:	2303      	movs	r3, #3
 800072a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800072c:	2301      	movs	r3, #1
 800072e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000730:	2324      	movs	r3, #36	@ 0x24
 8000732:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000734:	2302      	movs	r3, #2
 8000736:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000738:	2306      	movs	r3, #6
 800073a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800073c:	2302      	movs	r3, #2
 800073e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0318 	add.w	r3, r7, #24
 8000744:	4618      	mov	r0, r3
 8000746:	f004 fa0d 	bl	8004b64 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000750:	f000 f950 	bl	80009f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2303      	movs	r3, #3
 800075a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800075c:	2380      	movs	r3, #128	@ 0x80
 800075e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000760:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	2102      	movs	r1, #2
 800076e:	4618      	mov	r0, r3
 8000770:	f004 fd0a 	bl	8005188 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800077a:	f000 f93b 	bl	80009f4 <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3750      	adds	r7, #80	@ 0x50
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <MX_SPI1_Init+0x74>)
 800078e:	4a1c      	ldr	r2, [pc, #112]	@ (8000800 <MX_SPI1_Init+0x78>)
 8000790:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000792:	4b1a      	ldr	r3, [pc, #104]	@ (80007fc <MX_SPI1_Init+0x74>)
 8000794:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000798:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800079a:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <MX_SPI1_Init+0x74>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a0:	4b16      	ldr	r3, [pc, #88]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007a8:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ae:	4b13      	ldr	r3, [pc, #76]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007d6:	2207      	movs	r2, #7
 80007d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007da:	4b08      	ldr	r3, [pc, #32]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007dc:	2200      	movs	r2, #0
 80007de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007e0:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007e2:	2208      	movs	r2, #8
 80007e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	@ (80007fc <MX_SPI1_Init+0x74>)
 80007e8:	f005 f938 	bl	8005a5c <HAL_SPI_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80007f2:	f000 f8ff 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000280 	.word	0x20000280
 8000800:	40013000 	.word	0x40013000

08000804 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000808:	4b23      	ldr	r3, [pc, #140]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 800080a:	4a24      	ldr	r2, [pc, #144]	@ (800089c <MX_USART2_UART_Init+0x98>)
 800080c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800080e:	4b22      	ldr	r3, [pc, #136]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000810:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b20      	ldr	r3, [pc, #128]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800081c:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 800081e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000822:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000824:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800082a:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 800082c:	220c      	movs	r2, #12
 800082e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000830:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000836:	4b18      	ldr	r3, [pc, #96]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000838:	2200      	movs	r2, #0
 800083a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083c:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 800083e:	2200      	movs	r2, #0
 8000840:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000842:	4b15      	ldr	r3, [pc, #84]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000844:	2200      	movs	r2, #0
 8000846:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000848:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 800084a:	2200      	movs	r2, #0
 800084c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800084e:	4812      	ldr	r0, [pc, #72]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000850:	f005 fea8 	bl	80065a4 <HAL_UART_Init>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800085a:	f000 f8cb 	bl	80009f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085e:	2100      	movs	r1, #0
 8000860:	480d      	ldr	r0, [pc, #52]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000862:	f007 fbce 	bl	8008002 <HAL_UARTEx_SetTxFifoThreshold>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800086c:	f000 f8c2 	bl	80009f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000870:	2100      	movs	r1, #0
 8000872:	4809      	ldr	r0, [pc, #36]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000874:	f007 fc03 	bl	800807e <HAL_UARTEx_SetRxFifoThreshold>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800087e:	f000 f8b9 	bl	80009f4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART2_UART_Init+0x94>)
 8000884:	f007 fb84 	bl	8007f90 <HAL_UARTEx_DisableFifoMode>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800088e:	f000 f8b1 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200002e4 	.word	0x200002e4
 800089c:	40004400 	.word	0x40004400

080008a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008a6:	4b16      	ldr	r3, [pc, #88]	@ (8000900 <MX_DMA_Init+0x60>)
 80008a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008aa:	4a15      	ldr	r2, [pc, #84]	@ (8000900 <MX_DMA_Init+0x60>)
 80008ac:	f043 0304 	orr.w	r3, r3, #4
 80008b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <MX_DMA_Init+0x60>)
 80008b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008b6:	f003 0304 	and.w	r3, r3, #4
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <MX_DMA_Init+0x60>)
 80008c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000900 <MX_DMA_Init+0x60>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <MX_DMA_Init+0x60>)
 80008cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2101      	movs	r1, #1
 80008da:	200b      	movs	r0, #11
 80008dc:	f001 fe7f 	bl	80025de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008e0:	200b      	movs	r0, #11
 80008e2:	f001 fe96 	bl	8002612 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2101      	movs	r1, #1
 80008ea:	200c      	movs	r0, #12
 80008ec:	f001 fe77 	bl	80025de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008f0:	200c      	movs	r0, #12
 80008f2:	f001 fe8e 	bl	8002612 <HAL_NVIC_EnableIRQ>

}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	4b34      	ldr	r3, [pc, #208]	@ (80009ec <MX_GPIO_Init+0xe8>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a33      	ldr	r2, [pc, #204]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000926:	4b31      	ldr	r3, [pc, #196]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000932:	4b2e      	ldr	r3, [pc, #184]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000936:	4a2d      	ldr	r2, [pc, #180]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000938:	f043 0320 	orr.w	r3, r3, #32
 800093c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093e:	4b2b      	ldr	r3, [pc, #172]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000942:	f003 0320 	and.w	r3, r3, #32
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b28      	ldr	r3, [pc, #160]	@ (80009ec <MX_GPIO_Init+0xe8>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a27      	ldr	r2, [pc, #156]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b25      	ldr	r3, [pc, #148]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a21      	ldr	r2, [pc, #132]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <MX_GPIO_Init+0xe8>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	2130      	movs	r1, #48	@ 0x30
 800097e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000982:	f002 fb21 	bl	8002fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	2150      	movs	r1, #80	@ 0x50
 800098a:	4819      	ldr	r0, [pc, #100]	@ (80009f0 <MX_GPIO_Init+0xec>)
 800098c:	f002 fb1c 	bl	8002fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000990:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800099a:	2302      	movs	r3, #2
 800099c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	4812      	ldr	r0, [pc, #72]	@ (80009f0 <MX_GPIO_Init+0xec>)
 80009a6:	f002 f98d 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009aa:	2330      	movs	r3, #48	@ 0x30
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	4619      	mov	r1, r3
 80009c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c4:	f002 f97e 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 80009c8:	2350      	movs	r3, #80	@ 0x50
 80009ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4619      	mov	r1, r3
 80009de:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_GPIO_Init+0xec>)
 80009e0:	f002 f970 	bl	8002cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009e4:	bf00      	nop
 80009e6:	3728      	adds	r7, #40	@ 0x28
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40021000 	.word	0x40021000
 80009f0:	48000800 	.word	0x48000800

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a16:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a3a:	f004 f883 	bl	8004b44 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000

08000a4c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	@ 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a25      	ldr	r2, [pc, #148]	@ (8000b00 <HAL_SPI_MspInit+0xb4>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d144      	bne.n	8000af8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a6e:	4b25      	ldr	r3, [pc, #148]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a72:	4a24      	ldr	r2, [pc, #144]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a7a:	4b22      	ldr	r3, [pc, #136]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b1f      	ldr	r3, [pc, #124]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9e:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a18      	ldr	r2, [pc, #96]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <HAL_SPI_MspInit+0xb8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ab6:	23c0      	movs	r3, #192	@ 0xc0
 8000ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aba:	2302      	movs	r3, #2
 8000abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ac6:	2305      	movs	r3, #5
 8000ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	4619      	mov	r1, r3
 8000ad0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ad4:	f002 f8f6 	bl	8002cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ad8:	2308      	movs	r3, #8
 8000ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000adc:	2302      	movs	r3, #2
 8000ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ae8:	2305      	movs	r3, #5
 8000aea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4805      	ldr	r0, [pc, #20]	@ (8000b08 <HAL_SPI_MspInit+0xbc>)
 8000af4:	f002 f8e6 	bl	8002cc4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	@ 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40013000 	.word	0x40013000
 8000b04:	40021000 	.word	0x40021000
 8000b08:	48000400 	.word	0x48000400

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b09e      	sub	sp, #120	@ 0x78
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b24:	f107 0310 	add.w	r3, r7, #16
 8000b28:	2254      	movs	r2, #84	@ 0x54
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f00b fbe1 	bl	800c2f4 <memset>
  if(huart->Instance==USART2)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a4e      	ldr	r2, [pc, #312]	@ (8000c70 <HAL_UART_MspInit+0x164>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	f040 8094 	bne.w	8000c66 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f004 fd38 	bl	80055c0 <HAL_RCCEx_PeriphCLKConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b56:	f7ff ff4d 	bl	80009f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b5a:	4b46      	ldr	r3, [pc, #280]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b5e:	4a45      	ldr	r2, [pc, #276]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b66:	4b43      	ldr	r3, [pc, #268]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b72:	4b40      	ldr	r3, [pc, #256]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	4a3f      	ldr	r2, [pc, #252]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c74 <HAL_UART_MspInit+0x168>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b8a:	230c      	movs	r3, #12
 8000b8c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b9a:	2307      	movs	r3, #7
 8000b9c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba8:	f002 f88c 	bl	8002cc4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000bac:	4b32      	ldr	r3, [pc, #200]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bae:	4a33      	ldr	r2, [pc, #204]	@ (8000c7c <HAL_UART_MspInit+0x170>)
 8000bb0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000bb2:	4b31      	ldr	r3, [pc, #196]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bb4:	221a      	movs	r2, #26
 8000bb6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bc6:	2280      	movs	r2, #128	@ 0x80
 8000bc8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bca:	4b2b      	ldr	r3, [pc, #172]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bd0:	4b29      	ldr	r3, [pc, #164]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000bd6:	4b28      	ldr	r3, [pc, #160]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bde:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000be2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000be4:	4824      	ldr	r0, [pc, #144]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000be6:	f001 fd2f 	bl	8002648 <HAL_DMA_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000bf0:	f7ff ff00 	bl	80009f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bf8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000bfc:	4a1e      	ldr	r2, [pc, #120]	@ (8000c78 <HAL_UART_MspInit+0x16c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000c02:	4b1f      	ldr	r3, [pc, #124]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c04:	4a1f      	ldr	r2, [pc, #124]	@ (8000c84 <HAL_UART_MspInit+0x178>)
 8000c06:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000c08:	4b1d      	ldr	r3, [pc, #116]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c0a:	221b      	movs	r2, #27
 8000c0c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c10:	2210      	movs	r2, #16
 8000c12:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c14:	4b1a      	ldr	r3, [pc, #104]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c1a:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c1c:	2280      	movs	r2, #128	@ 0x80
 8000c1e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c20:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c32:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c3a:	4811      	ldr	r0, [pc, #68]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c3c:	f001 fd04 	bl	8002648 <HAL_DMA_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000c46:	f7ff fed5 	bl	80009f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c4e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000c50:	4a0b      	ldr	r2, [pc, #44]	@ (8000c80 <HAL_UART_MspInit+0x174>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2102      	movs	r1, #2
 8000c5a:	2026      	movs	r0, #38	@ 0x26
 8000c5c:	f001 fcbf 	bl	80025de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c60:	2026      	movs	r0, #38	@ 0x26
 8000c62:	f001 fcd6 	bl	8002612 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c66:	bf00      	nop
 8000c68:	3778      	adds	r7, #120	@ 0x78
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40004400 	.word	0x40004400
 8000c74:	40021000 	.word	0x40021000
 8000c78:	20000378 	.word	0x20000378
 8000c7c:	40020008 	.word	0x40020008
 8000c80:	200003d8 	.word	0x200003d8
 8000c84:	4002001c 	.word	0x4002001c

08000c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <NMI_Handler+0x4>

08000c90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <HardFault_Handler+0x4>

08000c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <MemManage_Handler+0x4>

08000ca0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <BusFault_Handler+0x4>

08000ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <UsageFault_Handler+0x4>

08000cb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cde:	f001 fb63 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000cec:	4802      	ldr	r0, [pc, #8]	@ (8000cf8 <DMA1_Channel1_IRQHandler+0x10>)
 8000cee:	f001 fe8e 	bl	8002a0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000378 	.word	0x20000378

08000cfc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d00:	4802      	ldr	r0, [pc, #8]	@ (8000d0c <DMA1_Channel2_IRQHandler+0x10>)
 8000d02:	f001 fe84 	bl	8002a0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200003d8 	.word	0x200003d8

08000d10 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d14:	4802      	ldr	r0, [pc, #8]	@ (8000d20 <USB_LP_IRQHandler+0x10>)
 8000d16:	f002 fa5f 	bl	80031d8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20001a40 	.word	0x20001a40

08000d24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <USART2_IRQHandler+0x38>)
 8000d2a:	f005 fe19 	bl	8006960 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <USART2_IRQHandler+0x38>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	69db      	ldr	r3, [r3, #28]
 8000d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d38:	2b40      	cmp	r3, #64	@ 0x40
 8000d3a:	d10d      	bne.n	8000d58 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000d3c:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <USART2_IRQHandler+0x38>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2240      	movs	r2, #64	@ 0x40
 8000d42:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000d44:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <USART2_IRQHandler+0x38>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	4b04      	ldr	r3, [pc, #16]	@ (8000d5c <USART2_IRQHandler+0x38>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d52:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000d54:	f000 fdbe 	bl	80018d4 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	200002e4 	.word	0x200002e4

08000d60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <SystemInit+0x20>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6a:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <SystemInit+0x20>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b0d8      	sub	sp, #352	@ 0x160
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000d8e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000d92:	6018      	str	r0, [r3, #0]
 8000d94:	460a      	mov	r2, r1
 8000d96:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000d9a:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000d9e:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8000da0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000da4:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	2b05      	cmp	r3, #5
 8000dac:	f240 83f6 	bls.w	800159c <modbus_handle_frame+0x818>

	uint8_t address = frame[0];
 8000db0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000db4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143

	uint8_t function = frame[1];
 8000dc0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000dc4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	785b      	ldrb	r3, [r3, #1]
 8000dcc:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000dd0:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	f040 83e3 	bne.w	80015a0 <modbus_handle_frame+0x81c>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8000dda:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000dde:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	3b01      	subs	r3, #1
 8000de6:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8000dea:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8000dee:	6812      	ldr	r2, [r2, #0]
 8000df0:	4413      	add	r3, r2
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	021b      	lsls	r3, r3, #8
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000dfe:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000e02:	881b      	ldrh	r3, [r3, #0]
 8000e04:	3b02      	subs	r3, #2
 8000e06:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8000e0a:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 8000e0e:	6809      	ldr	r1, [r1, #0]
 8000e10:	440b      	add	r3, r1
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	4313      	orrs	r3, r2
 8000e18:	b21b      	sxth	r3, r3
 8000e1a:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8000e1e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000e22:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	3b02      	subs	r3, #2
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000e30:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000e34:	4611      	mov	r1, r2
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	f000 fbbe 	bl	80015b8 <modbus_crc16>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8000e42:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8000e46:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f040 83aa 	bne.w	80015a4 <modbus_handle_frame+0x820>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000e50:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 8000e54:	3b01      	subs	r3, #1
 8000e56:	2b0f      	cmp	r3, #15
 8000e58:	f200 8397 	bhi.w	800158a <modbus_handle_frame+0x806>
 8000e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e64 <modbus_handle_frame+0xe0>)
 8000e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e62:	bf00      	nop
 8000e64:	08000ea5 	.word	0x08000ea5
 8000e68:	0800158b 	.word	0x0800158b
 8000e6c:	08001045 	.word	0x08001045
 8000e70:	0800158b 	.word	0x0800158b
 8000e74:	080011a1 	.word	0x080011a1
 8000e78:	08001255 	.word	0x08001255
 8000e7c:	0800158b 	.word	0x0800158b
 8000e80:	0800158b 	.word	0x0800158b
 8000e84:	0800158b 	.word	0x0800158b
 8000e88:	0800158b 	.word	0x0800158b
 8000e8c:	0800158b 	.word	0x0800158b
 8000e90:	0800158b 	.word	0x0800158b
 8000e94:	0800158b 	.word	0x0800158b
 8000e98:	0800158b 	.word	0x0800158b
 8000e9c:	080012e7 	.word	0x080012e7
 8000ea0:	0800144f 	.word	0x0800144f
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8000ea4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000ea8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	3302      	adds	r3, #2
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	b21b      	sxth	r3, r3
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	b21a      	sxth	r2, r3
 8000eb8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000ebc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	3303      	adds	r3, #3
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	b21b      	sxth	r3, r3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8000ed0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000ed4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	3304      	adds	r3, #4
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	b21b      	sxth	r3, r3
 8000ee0:	021b      	lsls	r3, r3, #8
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000ee8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3305      	adds	r3, #5
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b21b      	sxth	r3, r3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	b21b      	sxth	r3, r3
 8000ef8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8000efc:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d003      	beq.n	8000f0c <modbus_handle_frame+0x188>
 8000f04:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000f08:	2b08      	cmp	r3, #8
 8000f0a:	d908      	bls.n	8000f1e <modbus_handle_frame+0x19a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000f0c:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8000f10:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8000f14:	2203      	movs	r2, #3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fbb6 	bl	8001688 <send_exception>
				return;
 8000f1c:	e343      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8000f1e:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8000f22:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000f26:	4413      	add	r3, r2
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8000f30:	4bc6      	ldr	r3, [pc, #792]	@ (800124c <modbus_handle_frame+0x4c8>)
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	f8b7 2110 	ldrh.w	r2, [r7, #272]	@ 0x110
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d308      	bcc.n	8000f4e <modbus_handle_frame+0x1ca>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000f3c:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8000f40:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8000f44:	2202      	movs	r2, #2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fb9e 	bl	8001688 <send_exception>
				return;
 8000f4c:	e32b      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000f4e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f52:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000f5a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f5e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000f62:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 8000f66:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8000f68:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000f6c:	3307      	adds	r3, #7
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	da00      	bge.n	8000f74 <modbus_handle_frame+0x1f0>
 8000f72:	3307      	adds	r3, #7
 8000f74:	10db      	asrs	r3, r3, #3
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000f7c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000f80:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000f82:	2303      	movs	r3, #3
 8000f84:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t bitIndex = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000f9a:	e044      	b.n	8001026 <modbus_handle_frame+0x2a2>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8000f9c:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff faff 	bl	80005a4 <io_coil_read>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

				if (coilValue == GPIO_PIN_SET) {
 8000fac:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d10b      	bne.n	8000fcc <modbus_handle_frame+0x248>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8000fb4:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8000fb8:	2201      	movs	r2, #1
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	b25a      	sxtb	r2, r3
 8000fc0:	f997 315b 	ldrsb.w	r3, [r7, #347]	@ 0x15b
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b25b      	sxtb	r3, r3
 8000fc8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
				}

				bitIndex++; // Move to next bit
 8000fcc:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

				if (bitIndex == 8 || i == coilCount - 1) {
 8000fd6:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d006      	beq.n	8000fec <modbus_handle_frame+0x268>
 8000fde:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d112      	bne.n	8001012 <modbus_handle_frame+0x28e>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8000fec:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8000ffc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001000:	f897 215b 	ldrb.w	r2, [r7, #347]	@ 0x15b
 8001004:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
					bitIndex = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
				}

				startAddress++;
 8001012:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001016:	3301      	adds	r3, #1
 8001018:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < coilCount; i++) {
 800101c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001020:	3301      	adds	r3, #1
 8001022:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001026:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 800102a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800102e:	429a      	cmp	r2, r3
 8001030:	dbb4      	blt.n	8000f9c <modbus_handle_frame+0x218>
			}

			send_response(responseData, responseLen);
 8001032:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8001036:	f107 030c 	add.w	r3, r7, #12
 800103a:	4611      	mov	r1, r2
 800103c:	4618      	mov	r0, r3
 800103e:	f000 faf9 	bl	8001634 <send_response>
 8001042:	e2b0      	b.n	80015a6 <modbus_handle_frame+0x822>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8001044:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001048:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3302      	adds	r3, #2
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	b21b      	sxth	r3, r3
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b21a      	sxth	r2, r3
 8001058:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800105c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	3303      	adds	r3, #3
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	b21b      	sxth	r3, r3
 8001068:	4313      	orrs	r3, r2
 800106a:	b21b      	sxth	r3, r3
 800106c:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8001070:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001074:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	3304      	adds	r3, #4
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b21b      	sxth	r3, r3
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	b21a      	sxth	r2, r3
 8001084:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001088:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3305      	adds	r3, #5
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21b      	sxth	r3, r3
 8001098:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > MODBUS_REGISTER_COUNT) {
 800109c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d003      	beq.n	80010ac <modbus_handle_frame+0x328>
 80010a4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80010a8:	2b06      	cmp	r3, #6
 80010aa:	d908      	bls.n	80010be <modbus_handle_frame+0x33a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80010ac:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80010b0:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80010b4:	2203      	movs	r2, #3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 fae6 	bl	8001688 <send_exception>
				return;
 80010bc:	e273      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80010be:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80010c2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80010c6:	4413      	add	r3, r2
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	3b01      	subs	r3, #1
 80010cc:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored registers
			if (endAddress >= MODBUS_REGISTER_COUNT) {
 80010d0:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80010d4:	2b05      	cmp	r3, #5
 80010d6:	d908      	bls.n	80010ea <modbus_handle_frame+0x366>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80010d8:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80010dc:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80010e0:	2202      	movs	r2, #2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fad0 	bl	8001688 <send_exception>
				return;
 80010e8:	e25d      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80010ea:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80010ee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80010f6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80010fa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80010fe:	f897 2142 	ldrb.w	r2, [r7, #322]	@ 0x142
 8001102:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8001104:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001108:	b2db      	uxtb	r3, r3
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	b2da      	uxtb	r2, r3
 800110e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001112:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001116:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001118:	2303      	movs	r3, #3
 800111a:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800111e:	2300      	movs	r3, #0
 8001120:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001124:	e02d      	b.n	8001182 <modbus_handle_frame+0x3fe>
				responseData[responseLen++] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8001126:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 800112a:	4a49      	ldr	r2, [pc, #292]	@ (8001250 <modbus_handle_frame+0x4cc>)
 800112c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b299      	uxth	r1, r3
 8001134:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 8001138:	1c5a      	adds	r2, r3, #1
 800113a:	f8a7 2150 	strh.w	r2, [r7, #336]	@ 0x150
 800113e:	461a      	mov	r2, r3
 8001140:	b2c9      	uxtb	r1, r1
 8001142:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001146:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800114a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 800114c:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8001150:	4a3f      	ldr	r2, [pc, #252]	@ (8001250 <modbus_handle_frame+0x4cc>)
 8001152:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001156:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 800115a:	1c5a      	adds	r2, r3, #1
 800115c:	f8a7 2150 	strh.w	r2, [r7, #336]	@ 0x150
 8001160:	461a      	mov	r2, r3
 8001162:	b2c9      	uxtb	r1, r1
 8001164:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001168:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800116c:	5499      	strb	r1, [r3, r2]
				startAddress++;
 800116e:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8001172:	3301      	adds	r3, #1
 8001174:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
			for (int i = 0; i < regCount; i++) {
 8001178:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800117c:	3301      	adds	r3, #1
 800117e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001182:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001186:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800118a:	429a      	cmp	r2, r3
 800118c:	dbcb      	blt.n	8001126 <modbus_handle_frame+0x3a2>
			// DEBUG
			//static char debug_msg[256];
			//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
			//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

			send_response(responseData, responseLen);
 800118e:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	4611      	mov	r1, r2
 8001198:	4618      	mov	r0, r3
 800119a:	f000 fa4b 	bl	8001634 <send_response>
 800119e:	e202      	b.n	80015a6 <modbus_handle_frame+0x822>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80011a0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011a4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3302      	adds	r3, #2
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	021b      	lsls	r3, r3, #8
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011b8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	3303      	adds	r3, #3
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80011cc:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011d0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	3304      	adds	r3, #4
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21a      	sxth	r2, r3
 80011e0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80011e4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3305      	adds	r3, #5
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <modbus_handle_frame+0x4c8>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8001200:	429a      	cmp	r2, r3
 8001202:	d308      	bcc.n	8001216 <modbus_handle_frame+0x492>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001204:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001208:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800120c:	2202      	movs	r2, #2
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fa3a 	bl	8001688 <send_exception>
				return;
 8001214:	e1c7      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8001216:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800121a:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800121e:	bf0c      	ite	eq
 8001220:	2301      	moveq	r3, #1
 8001222:	2300      	movne	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800122a:	f897 2119 	ldrb.w	r2, [r7, #281]	@ 0x119
 800122e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001232:	4611      	mov	r1, r2
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f9d1 	bl	80005dc <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 800123a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800123e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001242:	2106      	movs	r1, #6
 8001244:	6818      	ldr	r0, [r3, #0]
 8001246:	f000 f9f5 	bl	8001634 <send_response>
			break;
 800124a:	e1ac      	b.n	80015a6 <modbus_handle_frame+0x822>
 800124c:	200001f8 	.word	0x200001f8
 8001250:	20000438 	.word	0x20000438
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001254:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001258:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	3302      	adds	r3, #2
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b21b      	sxth	r3, r3
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b21a      	sxth	r2, r3
 8001268:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800126c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3303      	adds	r3, #3
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001280:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001284:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3304      	adds	r3, #4
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	b21b      	sxth	r3, r3
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001298:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	3305      	adds	r3, #5
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 80012ac:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 80012b0:	2b05      	cmp	r3, #5
 80012b2:	d908      	bls.n	80012c6 <modbus_handle_frame+0x542>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80012b4:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80012b8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80012bc:	2202      	movs	r2, #2
 80012be:	4618      	mov	r0, r3
 80012c0:	f000 f9e2 	bl	8001688 <send_exception>
				return;
 80012c4:	e16f      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 80012c6:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 80012ca:	49b9      	ldr	r1, [pc, #740]	@ (80015b0 <modbus_handle_frame+0x82c>)
 80012cc:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 80012d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80012d4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012d8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80012dc:	2106      	movs	r1, #6
 80012de:	6818      	ldr	r0, [r3, #0]
 80012e0:	f000 f9a8 	bl	8001634 <send_response>
			break;
 80012e4:	e15f      	b.n	80015a6 <modbus_handle_frame+0x822>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80012e6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012ea:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	3302      	adds	r3, #2
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80012fe:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	3303      	adds	r3, #3
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	b21b      	sxth	r3, r3
 800130a:	4313      	orrs	r3, r2
 800130c:	b21b      	sxth	r3, r3
 800130e:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001312:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001316:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	3304      	adds	r3, #4
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b21b      	sxth	r3, r3
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	b21a      	sxth	r2, r3
 8001326:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800132a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	3305      	adds	r3, #5
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	b21b      	sxth	r3, r3
 800133a:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130
			uint8_t byteCount = frame[6];
 800133e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001342:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	799b      	ldrb	r3, [r3, #6]
 800134a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
			uint16_t expectedBytes = (coilCount + 7) / 8;
 800134e:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001352:	3307      	adds	r3, #7
 8001354:	2b00      	cmp	r3, #0
 8001356:	da00      	bge.n	800135a <modbus_handle_frame+0x5d6>
 8001358:	3307      	adds	r3, #7
 800135a:	10db      	asrs	r3, r3, #3
 800135c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001360:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 8001364:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001368:	4413      	add	r3, r2
 800136a:	4a92      	ldr	r2, [pc, #584]	@ (80015b4 <modbus_handle_frame+0x830>)
 800136c:	8812      	ldrh	r2, [r2, #0]
 800136e:	4293      	cmp	r3, r2
 8001370:	dd08      	ble.n	8001384 <modbus_handle_frame+0x600>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001372:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001376:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800137a:	2202      	movs	r2, #2
 800137c:	4618      	mov	r0, r3
 800137e:	f000 f983 	bl	8001688 <send_exception>
				return;
 8001382:	e110      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8001384:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8001388:	b29b      	uxth	r3, r3
 800138a:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 800138e:	429a      	cmp	r2, r3
 8001390:	d008      	beq.n	80013a4 <modbus_handle_frame+0x620>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001392:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 8001396:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800139a:	2203      	movs	r2, #3
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f973 	bl	8001688 <send_exception>
				return;
 80013a2:	e100      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80013a4:	2307      	movs	r3, #7
 80013a6:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80013b0:	e03e      	b.n	8001430 <modbus_handle_frame+0x6ac>
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80013b2:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 80013b6:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80013ba:	4413      	add	r3, r2
 80013bc:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128

				uint16_t byte_index = i / 8;
 80013c0:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80013c4:	08db      	lsrs	r3, r3, #3
 80013c6:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
				uint16_t bit_index = i % 8;
 80013ca:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80013d6:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80013da:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80013de:	4413      	add	r3, r2
 80013e0:	461a      	mov	r2, r3
 80013e2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80013e6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4413      	add	r3, r2
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80013f6:	fa42 f303 	asr.w	r3, r2, r3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8001404:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8001408:	2b00      	cmp	r3, #0
 800140a:	bf14      	ite	ne
 800140c:	2301      	movne	r3, #1
 800140e:	2300      	moveq	r3, #0
 8001410:	b2db      	uxtb	r3, r3
 8001412:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8001416:	f897 2122 	ldrb.w	r2, [r7, #290]	@ 0x122
 800141a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f8db 	bl	80005dc <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8001426:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800142a:	3301      	adds	r3, #1
 800142c:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8001430:	f8b7 214a 	ldrh.w	r2, [r7, #330]	@ 0x14a
 8001434:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001438:	429a      	cmp	r2, r3
 800143a:	d3ba      	bcc.n	80013b2 <modbus_handle_frame+0x62e>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800143c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001440:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001444:	2106      	movs	r1, #6
 8001446:	6818      	ldr	r0, [r3, #0]
 8001448:	f000 f8f4 	bl	8001634 <send_response>
			break;
 800144c:	e0ab      	b.n	80015a6 <modbus_handle_frame+0x822>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800144e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001452:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	3302      	adds	r3, #2
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b21b      	sxth	r3, r3
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001466:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	3303      	adds	r3, #3
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	b21b      	sxth	r3, r3
 8001472:	4313      	orrs	r3, r2
 8001474:	b21b      	sxth	r3, r3
 8001476:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800147a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800147e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	3304      	adds	r3, #4
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b21b      	sxth	r3, r3
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001492:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3305      	adds	r3, #5
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
			uint8_t byteCount = frame[6];
 80014a6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80014aa:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	799b      	ldrb	r3, [r3, #6]
 80014b2:	f887 3139 	strb.w	r3, [r7, #313]	@ 0x139

			if (startAddress + regCount > MODBUS_REGISTER_COUNT) {
 80014b6:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 80014ba:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 80014be:	4413      	add	r3, r2
 80014c0:	2b06      	cmp	r3, #6
 80014c2:	dd08      	ble.n	80014d6 <modbus_handle_frame+0x752>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80014c4:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80014c8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80014cc:	2202      	movs	r2, #2
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 f8da 	bl	8001688 <send_exception>
				return;
 80014d4:	e067      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80014d6:	f897 2139 	ldrb.w	r2, [r7, #313]	@ 0x139
 80014da:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d008      	beq.n	80014f6 <modbus_handle_frame+0x772>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80014e4:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 80014e8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80014ec:	2203      	movs	r2, #3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 f8ca 	bl	8001688 <send_exception>
				return;
 80014f4:	e057      	b.n	80015a6 <modbus_handle_frame+0x822>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80014f6:	2307      	movs	r3, #7
 80014f8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001502:	e033      	b.n	800156c <modbus_handle_frame+0x7e8>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8001504:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001508:	b29a      	uxth	r2, r3
 800150a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800150e:	4413      	add	r3, r2
 8001510:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8001514:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001518:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800151c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	4413      	add	r3, r2
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b21b      	sxth	r3, r3
 8001528:	021b      	lsls	r3, r3, #8
 800152a:	b21a      	sxth	r2, r3
 800152c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001530:	3301      	adds	r3, #1
 8001532:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8001536:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 800153a:	6809      	ldr	r1, [r1, #0]
 800153c:	440b      	add	r3, r1
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b21b      	sxth	r3, r3
 8001546:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 800154a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800154e:	4918      	ldr	r1, [pc, #96]	@ (80015b0 <modbus_handle_frame+0x82c>)
 8001550:	f8b7 2134 	ldrh.w	r2, [r7, #308]	@ 0x134
 8001554:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8001558:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 800155c:	3302      	adds	r3, #2
 800155e:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < regCount; i++) {
 8001562:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001566:	3301      	adds	r3, #1
 8001568:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800156c:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001570:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001574:	429a      	cmp	r2, r3
 8001576:	dbc5      	blt.n	8001504 <modbus_handle_frame+0x780>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001578:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800157c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001580:	2106      	movs	r1, #6
 8001582:	6818      	ldr	r0, [r3, #0]
 8001584:	f000 f856 	bl	8001634 <send_response>
			break;
 8001588:	e00d      	b.n	80015a6 <modbus_handle_frame+0x822>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800158a:	f897 1142 	ldrb.w	r1, [r7, #322]	@ 0x142
 800158e:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001592:	2201      	movs	r2, #1
 8001594:	4618      	mov	r0, r3
 8001596:	f000 f877 	bl	8001688 <send_exception>
			break;
 800159a:	e004      	b.n	80015a6 <modbus_handle_frame+0x822>
	if (len < 6) return;
 800159c:	bf00      	nop
 800159e:	e002      	b.n	80015a6 <modbus_handle_frame+0x822>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 80015a0:	bf00      	nop
 80015a2:	e000      	b.n	80015a6 <modbus_handle_frame+0x822>
		return;
 80015a4:	bf00      	nop
	}
}
 80015a6:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000438 	.word	0x20000438
 80015b4:	200001f8 	.word	0x200001f8

080015b8 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80015c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015c8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80015ca:	2300      	movs	r3, #0
 80015cc:	81bb      	strh	r3, [r7, #12]
 80015ce:	e026      	b.n	800161e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80015d0:	89bb      	ldrh	r3, [r7, #12]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4413      	add	r3, r2
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	4053      	eors	r3, r2
 80015de:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80015e0:	2300      	movs	r3, #0
 80015e2:	72fb      	strb	r3, [r7, #11]
 80015e4:	e015      	b.n	8001612 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80015e6:	89fb      	ldrh	r3, [r7, #14]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00a      	beq.n	8001606 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80015f0:	89fb      	ldrh	r3, [r7, #14]
 80015f2:	085b      	lsrs	r3, r3, #1
 80015f4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80015fc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001600:	43db      	mvns	r3, r3
 8001602:	81fb      	strh	r3, [r7, #14]
 8001604:	e002      	b.n	800160c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8001606:	89fb      	ldrh	r3, [r7, #14]
 8001608:	085b      	lsrs	r3, r3, #1
 800160a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 800160c:	7afb      	ldrb	r3, [r7, #11]
 800160e:	3301      	adds	r3, #1
 8001610:	72fb      	strb	r3, [r7, #11]
 8001612:	7afb      	ldrb	r3, [r7, #11]
 8001614:	2b07      	cmp	r3, #7
 8001616:	d9e6      	bls.n	80015e6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8001618:	89bb      	ldrh	r3, [r7, #12]
 800161a:	3301      	adds	r3, #1
 800161c:	81bb      	strh	r3, [r7, #12]
 800161e:	89ba      	ldrh	r2, [r7, #12]
 8001620:	887b      	ldrh	r3, [r7, #2]
 8001622:	429a      	cmp	r2, r3
 8001624:	d3d4      	bcc.n	80015d0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8001626:	89fb      	ldrh	r3, [r7, #14]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8001640:	887b      	ldrh	r3, [r7, #2]
 8001642:	4619      	mov	r1, r3
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffb7 	bl	80015b8 <modbus_crc16>
 800164a:	4603      	mov	r3, r0
 800164c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800164e:	887b      	ldrh	r3, [r7, #2]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	807a      	strh	r2, [r7, #2]
 8001654:	461a      	mov	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	89fa      	ldrh	r2, [r7, #14]
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001660:	89fb      	ldrh	r3, [r7, #14]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	b29a      	uxth	r2, r3
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	1c59      	adds	r1, r3, #1
 800166a:	8079      	strh	r1, [r7, #2]
 800166c:	4619      	mov	r1, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	440b      	add	r3, r1
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001676:	887b      	ldrh	r3, [r7, #2]
 8001678:	4619      	mov	r1, r3
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 f876 	bl	800176c <RS485_Transmit>
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
 8001692:	460b      	mov	r3, r1
 8001694:	71bb      	strb	r3, [r7, #6]
 8001696:	4613      	mov	r3, r2
 8001698:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 800169e:	79bb      	ldrb	r3, [r7, #6]
 80016a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80016a8:	797b      	ldrb	r3, [r7, #5]
 80016aa:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	2103      	movs	r1, #3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff80 	bl	80015b8 <modbus_crc16>
 80016b8:	4603      	mov	r3, r0
 80016ba:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80016bc:	89fb      	ldrh	r3, [r7, #14]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80016c2:	89fb      	ldrh	r3, [r7, #14]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	2105      	movs	r1, #5
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f84a 	bl	800176c <RS485_Transmit>
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80016e4:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <RS485_SetTransmitMode+0x18>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a04      	ldr	r2, [pc, #16]	@ (80016fc <RS485_SetTransmitMode+0x1c>)
 80016ea:	8811      	ldrh	r1, [r2, #0]
 80016ec:	2201      	movs	r2, #1
 80016ee:	4618      	mov	r0, r3
 80016f0:	f001 fc6a 	bl	8002fc8 <HAL_GPIO_WritePin>
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000444 	.word	0x20000444
 80016fc:	20000448 	.word	0x20000448

08001700 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001704:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <RS485_SetReceiveMode+0x18>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a04      	ldr	r2, [pc, #16]	@ (800171c <RS485_SetReceiveMode+0x1c>)
 800170a:	8811      	ldrh	r1, [r2, #0]
 800170c:	2200      	movs	r2, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f001 fc5a 	bl	8002fc8 <HAL_GPIO_WritePin>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000444 	.word	0x20000444
 800171c:	20000448 	.word	0x20000448

08001720 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 800172c:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <RS485_Setup+0x38>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8001732:	4a0a      	ldr	r2, [pc, #40]	@ (800175c <RS485_Setup+0x3c>)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001738:	4a09      	ldr	r2, [pc, #36]	@ (8001760 <RS485_Setup+0x40>)
 800173a:	887b      	ldrh	r3, [r7, #2]
 800173c:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800173e:	f7ff ffdf 	bl	8001700 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001742:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001746:	4907      	ldr	r1, [pc, #28]	@ (8001764 <RS485_Setup+0x44>)
 8001748:	4807      	ldr	r0, [pc, #28]	@ (8001768 <RS485_Setup+0x48>)
 800174a:	f006 fcd6 	bl	80080fa <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	2000054e 	.word	0x2000054e
 800175c:	20000444 	.word	0x20000444
 8001760:	20000448 	.word	0x20000448
 8001764:	2000044c 	.word	0x2000044c
 8001768:	200002e4 	.word	0x200002e4

0800176c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001778:	4b22      	ldr	r3, [pc, #136]	@ (8001804 <RS485_Transmit+0x98>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d13b      	bne.n	80017fa <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 8001782:	4b21      	ldr	r3, [pc, #132]	@ (8001808 <RS485_Transmit+0x9c>)
 8001784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001788:	2b20      	cmp	r3, #32
 800178a:	d104      	bne.n	8001796 <RS485_Transmit+0x2a>
 800178c:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <RS485_Transmit+0x9c>)
 800178e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001792:	2b00      	cmp	r3, #0
 8001794:	d005      	beq.n	80017a2 <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001796:	481c      	ldr	r0, [pc, #112]	@ (8001808 <RS485_Transmit+0x9c>)
 8001798:	f004 ffd4 	bl	8006744 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 800179c:	481a      	ldr	r0, [pc, #104]	@ (8001808 <RS485_Transmit+0x9c>)
 800179e:	f004 ff01 	bl	80065a4 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 80017a2:	4b18      	ldr	r3, [pc, #96]	@ (8001804 <RS485_Transmit+0x98>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 80017a8:	f7ff ff9a 	bl	80016e0 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 80017ac:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <RS485_Transmit+0x9c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <RS485_Transmit+0x9c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017ba:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 80017bc:	887b      	ldrh	r3, [r7, #2]
 80017be:	461a      	mov	r2, r3
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	4811      	ldr	r0, [pc, #68]	@ (8001808 <RS485_Transmit+0x9c>)
 80017c4:	f004 ff3e 	bl	8006644 <HAL_UART_Transmit_DMA>
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d014      	beq.n	80017fc <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 80017d2:	f7ff ff95 	bl	8001700 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <RS485_Transmit+0x98>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 80017dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <RS485_Transmit+0x9c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <RS485_Transmit+0x9c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017ea:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80017ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017f0:	4906      	ldr	r1, [pc, #24]	@ (800180c <RS485_Transmit+0xa0>)
 80017f2:	4805      	ldr	r0, [pc, #20]	@ (8001808 <RS485_Transmit+0x9c>)
 80017f4:	f006 fc81 	bl	80080fa <HAL_UARTEx_ReceiveToIdle_DMA>
 80017f8:	e000      	b.n	80017fc <RS485_Transmit+0x90>
    	return;
 80017fa:	bf00      	nop
	}
}
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	2000054e 	.word	0x2000054e
 8001808:	200002e4 	.word	0x200002e4
 800180c:	2000044c 	.word	0x2000044c

08001810 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001814:	b085      	sub	sp, #20
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	460b      	mov	r3, r1
 800181c:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a23      	ldr	r2, [pc, #140]	@ (80018b0 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d13d      	bne.n	80018a4 <HAL_UARTEx_RxEventCallback+0x94>
 8001828:	466b      	mov	r3, sp
 800182a:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 800182c:	4a21      	ldr	r2, [pc, #132]	@ (80018b4 <HAL_UARTEx_RxEventCallback+0xa4>)
 800182e:	887b      	ldrh	r3, [r7, #2]
 8001830:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 8001832:	8879      	ldrh	r1, [r7, #2]
 8001834:	460b      	mov	r3, r1
 8001836:	3b01      	subs	r3, #1
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	b28b      	uxth	r3, r1
 800183c:	2200      	movs	r2, #0
 800183e:	4698      	mov	r8, r3
 8001840:	4691      	mov	r9, r2
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800184e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001856:	b28b      	uxth	r3, r1
 8001858:	2200      	movs	r2, #0
 800185a:	461c      	mov	r4, r3
 800185c:	4615      	mov	r5, r2
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	00eb      	lsls	r3, r5, #3
 8001868:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800186c:	00e2      	lsls	r2, r4, #3
 800186e:	460b      	mov	r3, r1
 8001870:	3307      	adds	r3, #7
 8001872:	08db      	lsrs	r3, r3, #3
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	ebad 0d03 	sub.w	sp, sp, r3
 800187a:	466b      	mov	r3, sp
 800187c:	3300      	adds	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 8001880:	887b      	ldrh	r3, [r7, #2]
 8001882:	461a      	mov	r2, r3
 8001884:	490c      	ldr	r1, [pc, #48]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001886:	68b8      	ldr	r0, [r7, #8]
 8001888:	f00a fd60 	bl	800c34c <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	4619      	mov	r1, r3
 8001890:	68b8      	ldr	r0, [r7, #8]
 8001892:	f7ff fa77 	bl	8000d84 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001896:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800189a:	4907      	ldr	r1, [pc, #28]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xa8>)
 800189c:	4807      	ldr	r0, [pc, #28]	@ (80018bc <HAL_UARTEx_RxEventCallback+0xac>)
 800189e:	f006 fc2c 	bl	80080fa <HAL_UARTEx_ReceiveToIdle_DMA>
 80018a2:	46b5      	mov	sp, r6
	}
}
 80018a4:	bf00      	nop
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018ae:	bf00      	nop
 80018b0:	40004400 	.word	0x40004400
 80018b4:	2000054c 	.word	0x2000054c
 80018b8:	2000044c 	.word	0x2000044c
 80018bc:	200002e4 	.word	0x200002e4

080018c0 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80018d8:	f7ff ff12 	bl	8001700 <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <RS485_TCCallback+0x20>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80018e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018e6:	4904      	ldr	r1, [pc, #16]	@ (80018f8 <RS485_TCCallback+0x24>)
 80018e8:	4804      	ldr	r0, [pc, #16]	@ (80018fc <RS485_TCCallback+0x28>)
 80018ea:	f006 fc06 	bl	80080fa <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	2000054e 	.word	0x2000054e
 80018f8:	2000044c 	.word	0x2000044c
 80018fc:	200002e4 	.word	0x200002e4

08001900 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001908:	f000 fd60 	bl	80023cc <HAL_GetTick>
 800190c:	4603      	mov	r3, r0
 800190e:	4a04      	ldr	r2, [pc, #16]	@ (8001920 <SPI_Timer_On+0x20>)
 8001910:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8001912:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <SPI_Timer_On+0x24>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6013      	str	r3, [r2, #0]
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20000550 	.word	0x20000550
 8001924:	20000554 	.word	0x20000554

08001928 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800192c:	f000 fd4e 	bl	80023cc <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	4b06      	ldr	r3, [pc, #24]	@ (800194c <SPI_Timer_Status+0x24>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	1ad2      	subs	r2, r2, r3
 8001938:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <SPI_Timer_Status+0x28>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	429a      	cmp	r2, r3
 800193e:	bf34      	ite	cc
 8001940:	2301      	movcc	r3, #1
 8001942:	2300      	movcs	r3, #0
 8001944:	b2db      	uxtb	r3, r3
}
 8001946:	4618      	mov	r0, r3
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000550 	.word	0x20000550
 8001950:	20000554 	.word	0x20000554

08001954 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af02      	add	r7, sp, #8
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800195e:	f107 020f 	add.w	r2, r7, #15
 8001962:	1df9      	adds	r1, r7, #7
 8001964:	2332      	movs	r3, #50	@ 0x32
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2301      	movs	r3, #1
 800196a:	4804      	ldr	r0, [pc, #16]	@ (800197c <xchg_spi+0x28>)
 800196c:	f004 fa97 	bl	8005e9e <HAL_SPI_TransmitReceive>
    return rxDat;
 8001970:	7bfb      	ldrb	r3, [r7, #15]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000280 	.word	0x20000280

08001980 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	e00a      	b.n	80019a6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	18d4      	adds	r4, r2, r3
 8001996:	20ff      	movs	r0, #255	@ 0xff
 8001998:	f7ff ffdc 	bl	8001954 <xchg_spi>
 800199c:	4603      	mov	r3, r0
 800199e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3301      	adds	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d3f0      	bcc.n	8001990 <rcvr_spi_multi+0x10>
	}
}
 80019ae:	bf00      	nop
 80019b0:	bf00      	nop
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd90      	pop	{r4, r7, pc}

080019b8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	4803      	ldr	r0, [pc, #12]	@ (80019dc <xmit_spi_multi+0x24>)
 80019ce:	f004 f8f0 	bl	8005bb2 <HAL_SPI_Transmit>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000280 	.word	0x20000280

080019e0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80019e8:	f000 fcf0 	bl	80023cc <HAL_GetTick>
 80019ec:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80019f2:	20ff      	movs	r0, #255	@ 0xff
 80019f4:	f7ff ffae 	bl	8001954 <xchg_spi>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2bff      	cmp	r3, #255	@ 0xff
 8001a00:	d007      	beq.n	8001a12 <wait_ready+0x32>
 8001a02:	f000 fce3 	bl	80023cc <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d8ef      	bhi.n	80019f2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2bff      	cmp	r3, #255	@ 0xff
 8001a16:	bf0c      	ite	eq
 8001a18:	2301      	moveq	r3, #1
 8001a1a:	2300      	movne	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	2110      	movs	r1, #16
 8001a30:	4803      	ldr	r0, [pc, #12]	@ (8001a40 <despiselect+0x18>)
 8001a32:	f001 fac9 	bl	8002fc8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001a36:	20ff      	movs	r0, #255	@ 0xff
 8001a38:	f7ff ff8c 	bl	8001954 <xchg_spi>

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	48000800 	.word	0x48000800

08001a44 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2110      	movs	r1, #16
 8001a4c:	4809      	ldr	r0, [pc, #36]	@ (8001a74 <spiselect+0x30>)
 8001a4e:	f001 fabb 	bl	8002fc8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8001a52:	20ff      	movs	r0, #255	@ 0xff
 8001a54:	f7ff ff7e 	bl	8001954 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001a58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a5c:	f7ff ffc0 	bl	80019e0 <wait_ready>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <spiselect+0x26>
 8001a66:	2301      	movs	r3, #1
 8001a68:	e002      	b.n	8001a70 <spiselect+0x2c>

	despiselect();
 8001a6a:	f7ff ffdd 	bl	8001a28 <despiselect>
	return 0;	/* Timeout */
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	48000800 	.word	0x48000800

08001a78 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8001a82:	20c8      	movs	r0, #200	@ 0xc8
 8001a84:	f7ff ff3c 	bl	8001900 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001a88:	20ff      	movs	r0, #255	@ 0xff
 8001a8a:	f7ff ff63 	bl	8001954 <xchg_spi>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	2bff      	cmp	r3, #255	@ 0xff
 8001a96:	d104      	bne.n	8001aa2 <rcvr_datablock+0x2a>
 8001a98:	f7ff ff46 	bl	8001928 <SPI_Timer_Status>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f2      	bne.n	8001a88 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	2bfe      	cmp	r3, #254	@ 0xfe
 8001aa6:	d001      	beq.n	8001aac <rcvr_datablock+0x34>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	e00a      	b.n	8001ac2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001aac:	6839      	ldr	r1, [r7, #0]
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ff66 	bl	8001980 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001ab4:	20ff      	movs	r0, #255	@ 0xff
 8001ab6:	f7ff ff4d 	bl	8001954 <xchg_spi>
 8001aba:	20ff      	movs	r0, #255	@ 0xff
 8001abc:	f7ff ff4a 	bl	8001954 <xchg_spi>

	return 1;						/* Function succeeded */
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001ad6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ada:	f7ff ff81 	bl	80019e0 <wait_ready>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <xmit_datablock+0x1e>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e01e      	b.n	8001b26 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8001ae8:	78fb      	ldrb	r3, [r7, #3]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff ff32 	bl	8001954 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8001af0:	78fb      	ldrb	r3, [r7, #3]
 8001af2:	2bfd      	cmp	r3, #253	@ 0xfd
 8001af4:	d016      	beq.n	8001b24 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8001af6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ff5c 	bl	80019b8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8001b00:	20ff      	movs	r0, #255	@ 0xff
 8001b02:	f7ff ff27 	bl	8001954 <xchg_spi>
 8001b06:	20ff      	movs	r0, #255	@ 0xff
 8001b08:	f7ff ff24 	bl	8001954 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8001b0c:	20ff      	movs	r0, #255	@ 0xff
 8001b0e:	f7ff ff21 	bl	8001954 <xchg_spi>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	f003 031f 	and.w	r3, r3, #31
 8001b1c:	2b05      	cmp	r3, #5
 8001b1e:	d001      	beq.n	8001b24 <xmit_datablock+0x5a>
 8001b20:	2300      	movs	r3, #0
 8001b22:	e000      	b.n	8001b26 <xmit_datablock+0x5c>
	}
	return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	4603      	mov	r3, r0
 8001b36:	6039      	str	r1, [r7, #0]
 8001b38:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8001b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	da0e      	bge.n	8001b60 <send_cmd+0x32>
		cmd &= 0x7F;
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b48:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	2037      	movs	r0, #55	@ 0x37
 8001b4e:	f7ff ffee 	bl	8001b2e <send_cmd>
 8001b52:	4603      	mov	r3, r0
 8001b54:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001b56:	7bbb      	ldrb	r3, [r7, #14]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d901      	bls.n	8001b60 <send_cmd+0x32>
 8001b5c:	7bbb      	ldrb	r3, [r7, #14]
 8001b5e:	e051      	b.n	8001c04 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	d008      	beq.n	8001b78 <send_cmd+0x4a>
		despiselect();
 8001b66:	f7ff ff5f 	bl	8001a28 <despiselect>
		if (!spiselect()) return 0xFF;
 8001b6a:	f7ff ff6b 	bl	8001a44 <spiselect>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <send_cmd+0x4a>
 8001b74:	23ff      	movs	r3, #255	@ 0xff
 8001b76:	e045      	b.n	8001c04 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fee7 	bl	8001954 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	0e1b      	lsrs	r3, r3, #24
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fee1 	bl	8001954 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	0c1b      	lsrs	r3, r3, #16
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fedb 	bl	8001954 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fed5 	bl	8001954 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fed0 	bl	8001954 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <send_cmd+0x94>
 8001bbe:	2395      	movs	r3, #149	@ 0x95
 8001bc0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	2b08      	cmp	r3, #8
 8001bc6:	d101      	bne.n	8001bcc <send_cmd+0x9e>
 8001bc8:	2387      	movs	r3, #135	@ 0x87
 8001bca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fec0 	bl	8001954 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d102      	bne.n	8001be0 <send_cmd+0xb2>
 8001bda:	20ff      	movs	r0, #255	@ 0xff
 8001bdc:	f7ff feba 	bl	8001954 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8001be0:	230a      	movs	r3, #10
 8001be2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8001be4:	20ff      	movs	r0, #255	@ 0xff
 8001be6:	f7ff feb5 	bl	8001954 <xchg_spi>
 8001bea:	4603      	mov	r3, r0
 8001bec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8001bee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da05      	bge.n	8001c02 <send_cmd+0xd4>
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	73fb      	strb	r3, [r7, #15]
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8001c02:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001c0c:	b590      	push	{r4, r7, lr}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <USER_SPI_initialize+0x14>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0d4      	b.n	8001dca <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8001c20:	4b6c      	ldr	r3, [pc, #432]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <USER_SPI_initialize+0x2a>
 8001c2e:	4b69      	ldr	r3, [pc, #420]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	e0c9      	b.n	8001dca <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8001c36:	4b68      	ldr	r3, [pc, #416]	@ (8001dd8 <USER_SPI_initialize+0x1cc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b66      	ldr	r3, [pc, #408]	@ (8001dd8 <USER_SPI_initialize+0x1cc>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001c44:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001c46:	230a      	movs	r3, #10
 8001c48:	73fb      	strb	r3, [r7, #15]
 8001c4a:	e005      	b.n	8001c58 <USER_SPI_initialize+0x4c>
 8001c4c:	20ff      	movs	r0, #255	@ 0xff
 8001c4e:	f7ff fe81 	bl	8001954 <xchg_spi>
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	3b01      	subs	r3, #1
 8001c56:	73fb      	strb	r3, [r7, #15]
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1f6      	bne.n	8001c4c <USER_SPI_initialize+0x40>

	ty = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff ff62 	bl	8001b2e <send_cmd>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	f040 808b 	bne.w	8001d88 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8001c72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c76:	f7ff fe43 	bl	8001900 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8001c7a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001c7e:	2008      	movs	r0, #8
 8001c80:	f7ff ff55 	bl	8001b2e <send_cmd>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d151      	bne.n	8001d2e <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	e00d      	b.n	8001cac <USER_SPI_initialize+0xa0>
 8001c90:	7bfc      	ldrb	r4, [r7, #15]
 8001c92:	20ff      	movs	r0, #255	@ 0xff
 8001c94:	f7ff fe5e 	bl	8001954 <xchg_spi>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	f104 0310 	add.w	r3, r4, #16
 8001ca0:	443b      	add	r3, r7
 8001ca2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d9ee      	bls.n	8001c90 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8001cb2:	7abb      	ldrb	r3, [r7, #10]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d167      	bne.n	8001d88 <USER_SPI_initialize+0x17c>
 8001cb8:	7afb      	ldrb	r3, [r7, #11]
 8001cba:	2baa      	cmp	r3, #170	@ 0xaa
 8001cbc:	d164      	bne.n	8001d88 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8001cbe:	bf00      	nop
 8001cc0:	f7ff fe32 	bl	8001928 <SPI_Timer_Status>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d007      	beq.n	8001cda <USER_SPI_initialize+0xce>
 8001cca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001cce:	20a9      	movs	r0, #169	@ 0xa9
 8001cd0:	f7ff ff2d 	bl	8001b2e <send_cmd>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f2      	bne.n	8001cc0 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8001cda:	f7ff fe25 	bl	8001928 <SPI_Timer_Status>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d051      	beq.n	8001d88 <USER_SPI_initialize+0x17c>
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	203a      	movs	r0, #58	@ 0x3a
 8001ce8:	f7ff ff21 	bl	8001b2e <send_cmd>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d14a      	bne.n	8001d88 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	73fb      	strb	r3, [r7, #15]
 8001cf6:	e00d      	b.n	8001d14 <USER_SPI_initialize+0x108>
 8001cf8:	7bfc      	ldrb	r4, [r7, #15]
 8001cfa:	20ff      	movs	r0, #255	@ 0xff
 8001cfc:	f7ff fe2a 	bl	8001954 <xchg_spi>
 8001d00:	4603      	mov	r3, r0
 8001d02:	461a      	mov	r2, r3
 8001d04:	f104 0310 	add.w	r3, r4, #16
 8001d08:	443b      	add	r3, r7
 8001d0a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	3301      	adds	r3, #1
 8001d12:	73fb      	strb	r3, [r7, #15]
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d9ee      	bls.n	8001cf8 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8001d1a:	7a3b      	ldrb	r3, [r7, #8]
 8001d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <USER_SPI_initialize+0x11c>
 8001d24:	230c      	movs	r3, #12
 8001d26:	e000      	b.n	8001d2a <USER_SPI_initialize+0x11e>
 8001d28:	2304      	movs	r3, #4
 8001d2a:	737b      	strb	r3, [r7, #13]
 8001d2c:	e02c      	b.n	8001d88 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8001d2e:	2100      	movs	r1, #0
 8001d30:	20a9      	movs	r0, #169	@ 0xa9
 8001d32:	f7ff fefc 	bl	8001b2e <send_cmd>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d804      	bhi.n	8001d46 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	737b      	strb	r3, [r7, #13]
 8001d40:	23a9      	movs	r3, #169	@ 0xa9
 8001d42:	73bb      	strb	r3, [r7, #14]
 8001d44:	e003      	b.n	8001d4e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001d46:	2301      	movs	r3, #1
 8001d48:	737b      	strb	r3, [r7, #13]
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8001d4e:	bf00      	nop
 8001d50:	f7ff fdea 	bl	8001928 <SPI_Timer_Status>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d007      	beq.n	8001d6a <USER_SPI_initialize+0x15e>
 8001d5a:	7bbb      	ldrb	r3, [r7, #14]
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fee5 	bl	8001b2e <send_cmd>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f2      	bne.n	8001d50 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001d6a:	f7ff fddd 	bl	8001928 <SPI_Timer_Status>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d007      	beq.n	8001d84 <USER_SPI_initialize+0x178>
 8001d74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d78:	2010      	movs	r0, #16
 8001d7a:	f7ff fed8 	bl	8001b2e <send_cmd>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001d88:	4a14      	ldr	r2, [pc, #80]	@ (8001ddc <USER_SPI_initialize+0x1d0>)
 8001d8a:	7b7b      	ldrb	r3, [r7, #13]
 8001d8c:	7013      	strb	r3, [r2, #0]
	despiselect();
 8001d8e:	f7ff fe4b 	bl	8001a28 <despiselect>

	if (ty) {			/* OK */
 8001d92:	7b7b      	ldrb	r3, [r7, #13]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d012      	beq.n	8001dbe <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001d98:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <USER_SPI_initialize+0x1cc>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001da2:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd8 <USER_SPI_initialize+0x1cc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 0210 	orr.w	r2, r2, #16
 8001daa:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001dac:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	f023 0301 	bic.w	r3, r3, #1
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e002      	b.n	8001dc4 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8001dbe:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <USER_SPI_initialize+0x1c8>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	b2db      	uxtb	r3, r3
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000004 	.word	0x20000004
 8001dd8:	20000280 	.word	0x20000280
 8001ddc:	2000054f 	.word	0x2000054f

08001de0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <USER_SPI_status+0x14>
 8001df0:	2301      	movs	r3, #1
 8001df2:	e002      	b.n	8001dfa <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <USER_SPI_status+0x28>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b2db      	uxtb	r3, r3
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	20000004 	.word	0x20000004

08001e0c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
 8001e16:	603b      	str	r3, [r7, #0]
 8001e18:	4603      	mov	r3, r0
 8001e1a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d102      	bne.n	8001e28 <USER_SPI_read+0x1c>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <USER_SPI_read+0x20>
 8001e28:	2304      	movs	r3, #4
 8001e2a:	e04d      	b.n	8001ec8 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001e2c:	4b28      	ldr	r3, [pc, #160]	@ (8001ed0 <USER_SPI_read+0xc4>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <USER_SPI_read+0x32>
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e044      	b.n	8001ec8 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001e3e:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <USER_SPI_read+0xc8>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <USER_SPI_read+0x44>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	025b      	lsls	r3, r3, #9
 8001e4e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d111      	bne.n	8001e7a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	2011      	movs	r0, #17
 8001e5a:	f7ff fe68 	bl	8001b2e <send_cmd>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d129      	bne.n	8001eb8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001e64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e68:	68b8      	ldr	r0, [r7, #8]
 8001e6a:	f7ff fe05 	bl	8001a78 <rcvr_datablock>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d021      	beq.n	8001eb8 <USER_SPI_read+0xac>
			count = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	e01e      	b.n	8001eb8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	2012      	movs	r0, #18
 8001e7e:	f7ff fe56 	bl	8001b2e <send_cmd>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d117      	bne.n	8001eb8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001e88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e8c:	68b8      	ldr	r0, [r7, #8]
 8001e8e:	f7ff fdf3 	bl	8001a78 <rcvr_datablock>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00a      	beq.n	8001eae <USER_SPI_read+0xa2>
				buff += 512;
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001e9e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1ed      	bne.n	8001e88 <USER_SPI_read+0x7c>
 8001eac:	e000      	b.n	8001eb0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001eae:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	200c      	movs	r0, #12
 8001eb4:	f7ff fe3b 	bl	8001b2e <send_cmd>
		}
	}
	despiselect();
 8001eb8:	f7ff fdb6 	bl	8001a28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bf14      	ite	ne
 8001ec2:	2301      	movne	r3, #1
 8001ec4:	2300      	moveq	r3, #0
 8001ec6:	b2db      	uxtb	r3, r3
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000004 	.word	0x20000004
 8001ed4:	2000054f 	.word	0x2000054f

08001ed8 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d102      	bne.n	8001ef4 <USER_SPI_write+0x1c>
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <USER_SPI_write+0x20>
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	e063      	b.n	8001fc0 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8001ef8:	4b33      	ldr	r3, [pc, #204]	@ (8001fc8 <USER_SPI_write+0xf0>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <USER_SPI_write+0x32>
 8001f06:	2303      	movs	r3, #3
 8001f08:	e05a      	b.n	8001fc0 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8001f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc8 <USER_SPI_write+0xf0>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <USER_SPI_write+0x44>
 8001f18:	2302      	movs	r3, #2
 8001f1a:	e051      	b.n	8001fc0 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8001f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fcc <USER_SPI_write+0xf4>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d102      	bne.n	8001f2e <USER_SPI_write+0x56>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	025b      	lsls	r3, r3, #9
 8001f2c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d110      	bne.n	8001f56 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	2018      	movs	r0, #24
 8001f38:	f7ff fdf9 	bl	8001b2e <send_cmd>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d136      	bne.n	8001fb0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8001f42:	21fe      	movs	r1, #254	@ 0xfe
 8001f44:	68b8      	ldr	r0, [r7, #8]
 8001f46:	f7ff fdc0 	bl	8001aca <xmit_datablock>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d02f      	beq.n	8001fb0 <USER_SPI_write+0xd8>
			count = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	603b      	str	r3, [r7, #0]
 8001f54:	e02c      	b.n	8001fb0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8001f56:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <USER_SPI_write+0xf4>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	f003 0306 	and.w	r3, r3, #6
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <USER_SPI_write+0x92>
 8001f62:	6839      	ldr	r1, [r7, #0]
 8001f64:	2097      	movs	r0, #151	@ 0x97
 8001f66:	f7ff fde2 	bl	8001b2e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	2019      	movs	r0, #25
 8001f6e:	f7ff fdde 	bl	8001b2e <send_cmd>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d11b      	bne.n	8001fb0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8001f78:	21fc      	movs	r1, #252	@ 0xfc
 8001f7a:	68b8      	ldr	r0, [r7, #8]
 8001f7c:	f7ff fda5 	bl	8001aca <xmit_datablock>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00a      	beq.n	8001f9c <USER_SPI_write+0xc4>
				buff += 512;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001f8c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	3b01      	subs	r3, #1
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1ee      	bne.n	8001f78 <USER_SPI_write+0xa0>
 8001f9a:	e000      	b.n	8001f9e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8001f9c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8001f9e:	21fd      	movs	r1, #253	@ 0xfd
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f7ff fd92 	bl	8001aca <xmit_datablock>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <USER_SPI_write+0xd8>
 8001fac:	2301      	movs	r3, #1
 8001fae:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8001fb0:	f7ff fd3a 	bl	8001a28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	bf14      	ite	ne
 8001fba:	2301      	movne	r3, #1
 8001fbc:	2300      	moveq	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	2000054f 	.word	0x2000054f

08001fd0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08c      	sub	sp, #48	@ 0x30
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	603a      	str	r2, [r7, #0]
 8001fda:	71fb      	strb	r3, [r7, #7]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <USER_SPI_ioctl+0x1a>
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	e15a      	b.n	80022a0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001fea:	4baf      	ldr	r3, [pc, #700]	@ (80022a8 <USER_SPI_ioctl+0x2d8>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <USER_SPI_ioctl+0x2c>
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e151      	b.n	80022a0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8002002:	79bb      	ldrb	r3, [r7, #6]
 8002004:	2b04      	cmp	r3, #4
 8002006:	f200 8136 	bhi.w	8002276 <USER_SPI_ioctl+0x2a6>
 800200a:	a201      	add	r2, pc, #4	@ (adr r2, 8002010 <USER_SPI_ioctl+0x40>)
 800200c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002010:	08002025 	.word	0x08002025
 8002014:	08002039 	.word	0x08002039
 8002018:	08002277 	.word	0x08002277
 800201c:	080020e5 	.word	0x080020e5
 8002020:	080021db 	.word	0x080021db
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002024:	f7ff fd0e 	bl	8001a44 <spiselect>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8127 	beq.w	800227e <USER_SPI_ioctl+0x2ae>
 8002030:	2300      	movs	r3, #0
 8002032:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002036:	e122      	b.n	800227e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8002038:	2100      	movs	r1, #0
 800203a:	2009      	movs	r0, #9
 800203c:	f7ff fd77 	bl	8001b2e <send_cmd>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	f040 811d 	bne.w	8002282 <USER_SPI_ioctl+0x2b2>
 8002048:	f107 030c 	add.w	r3, r7, #12
 800204c:	2110      	movs	r1, #16
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fd12 	bl	8001a78 <rcvr_datablock>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 8113 	beq.w	8002282 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800205c:	7b3b      	ldrb	r3, [r7, #12]
 800205e:	099b      	lsrs	r3, r3, #6
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d111      	bne.n	800208a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8002066:	7d7b      	ldrb	r3, [r7, #21]
 8002068:	461a      	mov	r2, r3
 800206a:	7d3b      	ldrb	r3, [r7, #20]
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	4413      	add	r3, r2
 8002070:	461a      	mov	r2, r3
 8002072:	7cfb      	ldrb	r3, [r7, #19]
 8002074:	041b      	lsls	r3, r3, #16
 8002076:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800207a:	4413      	add	r3, r2
 800207c:	3301      	adds	r3, #1
 800207e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	029a      	lsls	r2, r3, #10
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	e028      	b.n	80020dc <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800208a:	7c7b      	ldrb	r3, [r7, #17]
 800208c:	f003 030f 	and.w	r3, r3, #15
 8002090:	b2da      	uxtb	r2, r3
 8002092:	7dbb      	ldrb	r3, [r7, #22]
 8002094:	09db      	lsrs	r3, r3, #7
 8002096:	b2db      	uxtb	r3, r3
 8002098:	4413      	add	r3, r2
 800209a:	b2da      	uxtb	r2, r3
 800209c:	7d7b      	ldrb	r3, [r7, #21]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	f003 0306 	and.w	r3, r3, #6
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	4413      	add	r3, r2
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	3302      	adds	r3, #2
 80020ae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80020b2:	7d3b      	ldrb	r3, [r7, #20]
 80020b4:	099b      	lsrs	r3, r3, #6
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	461a      	mov	r2, r3
 80020ba:	7cfb      	ldrb	r3, [r7, #19]
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	441a      	add	r2, r3
 80020c0:	7cbb      	ldrb	r3, [r7, #18]
 80020c2:	029b      	lsls	r3, r3, #10
 80020c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80020c8:	4413      	add	r3, r2
 80020ca:	3301      	adds	r3, #1
 80020cc:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80020ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80020d2:	3b09      	subs	r3, #9
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	409a      	lsls	r2, r3
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80020e2:	e0ce      	b.n	8002282 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80020e4:	4b71      	ldr	r3, [pc, #452]	@ (80022ac <USER_SPI_ioctl+0x2dc>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	f003 0304 	and.w	r3, r3, #4
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d031      	beq.n	8002154 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80020f0:	2100      	movs	r1, #0
 80020f2:	208d      	movs	r0, #141	@ 0x8d
 80020f4:	f7ff fd1b 	bl	8001b2e <send_cmd>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f040 80c3 	bne.w	8002286 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8002100:	20ff      	movs	r0, #255	@ 0xff
 8002102:	f7ff fc27 	bl	8001954 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8002106:	f107 030c 	add.w	r3, r7, #12
 800210a:	2110      	movs	r1, #16
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fcb3 	bl	8001a78 <rcvr_datablock>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	f000 80b6 	beq.w	8002286 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800211a:	2330      	movs	r3, #48	@ 0x30
 800211c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002120:	e007      	b.n	8002132 <USER_SPI_ioctl+0x162>
 8002122:	20ff      	movs	r0, #255	@ 0xff
 8002124:	f7ff fc16 	bl	8001954 <xchg_spi>
 8002128:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800212c:	3b01      	subs	r3, #1
 800212e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002132:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f3      	bne.n	8002122 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800213a:	7dbb      	ldrb	r3, [r7, #22]
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	b2db      	uxtb	r3, r3
 8002140:	461a      	mov	r2, r3
 8002142:	2310      	movs	r3, #16
 8002144:	fa03 f202 	lsl.w	r2, r3, r2
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800214c:	2300      	movs	r3, #0
 800214e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8002152:	e098      	b.n	8002286 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002154:	2100      	movs	r1, #0
 8002156:	2009      	movs	r0, #9
 8002158:	f7ff fce9 	bl	8001b2e <send_cmd>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	f040 8091 	bne.w	8002286 <USER_SPI_ioctl+0x2b6>
 8002164:	f107 030c 	add.w	r3, r7, #12
 8002168:	2110      	movs	r1, #16
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff fc84 	bl	8001a78 <rcvr_datablock>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 8087 	beq.w	8002286 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8002178:	4b4c      	ldr	r3, [pc, #304]	@ (80022ac <USER_SPI_ioctl+0x2dc>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d012      	beq.n	80021aa <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8002184:	7dbb      	ldrb	r3, [r7, #22]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800218c:	7dfa      	ldrb	r2, [r7, #23]
 800218e:	09d2      	lsrs	r2, r2, #7
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	4413      	add	r3, r2
 8002194:	1c5a      	adds	r2, r3, #1
 8002196:	7e7b      	ldrb	r3, [r7, #25]
 8002198:	099b      	lsrs	r3, r3, #6
 800219a:	b2db      	uxtb	r3, r3
 800219c:	3b01      	subs	r3, #1
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	461a      	mov	r2, r3
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	e013      	b.n	80021d2 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80021aa:	7dbb      	ldrb	r3, [r7, #22]
 80021ac:	109b      	asrs	r3, r3, #2
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	3301      	adds	r3, #1
 80021b6:	7dfa      	ldrb	r2, [r7, #23]
 80021b8:	00d2      	lsls	r2, r2, #3
 80021ba:	f002 0218 	and.w	r2, r2, #24
 80021be:	7df9      	ldrb	r1, [r7, #23]
 80021c0:	0949      	lsrs	r1, r1, #5
 80021c2:	b2c9      	uxtb	r1, r1
 80021c4:	440a      	add	r2, r1
 80021c6:	3201      	adds	r2, #1
 80021c8:	fb02 f303 	mul.w	r3, r2, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80021d8:	e055      	b.n	8002286 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80021da:	4b34      	ldr	r3, [pc, #208]	@ (80022ac <USER_SPI_ioctl+0x2dc>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	f003 0306 	and.w	r3, r3, #6
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d051      	beq.n	800228a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80021e6:	f107 020c 	add.w	r2, r7, #12
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	210b      	movs	r1, #11
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff feee 	bl	8001fd0 <USER_SPI_ioctl>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d149      	bne.n	800228e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80021fa:	7b3b      	ldrb	r3, [r7, #12]
 80021fc:	099b      	lsrs	r3, r3, #6
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	d104      	bne.n	800220e <USER_SPI_ioctl+0x23e>
 8002204:	7dbb      	ldrb	r3, [r7, #22]
 8002206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800220a:	2b00      	cmp	r3, #0
 800220c:	d041      	beq.n	8002292 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	623b      	str	r3, [r7, #32]
 8002212:	6a3b      	ldr	r3, [r7, #32]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800221e:	4b23      	ldr	r3, [pc, #140]	@ (80022ac <USER_SPI_ioctl+0x2dc>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	2b00      	cmp	r3, #0
 8002228:	d105      	bne.n	8002236 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800222a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800222c:	025b      	lsls	r3, r3, #9
 800222e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	025b      	lsls	r3, r3, #9
 8002234:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8002236:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002238:	2020      	movs	r0, #32
 800223a:	f7ff fc78 	bl	8001b2e <send_cmd>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d128      	bne.n	8002296 <USER_SPI_ioctl+0x2c6>
 8002244:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002246:	2021      	movs	r0, #33	@ 0x21
 8002248:	f7ff fc71 	bl	8001b2e <send_cmd>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d121      	bne.n	8002296 <USER_SPI_ioctl+0x2c6>
 8002252:	2100      	movs	r1, #0
 8002254:	2026      	movs	r0, #38	@ 0x26
 8002256:	f7ff fc6a 	bl	8001b2e <send_cmd>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d11a      	bne.n	8002296 <USER_SPI_ioctl+0x2c6>
 8002260:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002264:	f7ff fbbc 	bl	80019e0 <wait_ready>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d013      	beq.n	8002296 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800226e:	2300      	movs	r3, #0
 8002270:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8002274:	e00f      	b.n	8002296 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8002276:	2304      	movs	r3, #4
 8002278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800227c:	e00c      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		break;
 800227e:	bf00      	nop
 8002280:	e00a      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		break;
 8002282:	bf00      	nop
 8002284:	e008      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		break;
 8002286:	bf00      	nop
 8002288:	e006      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800228a:	bf00      	nop
 800228c:	e004      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800228e:	bf00      	nop
 8002290:	e002      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002292:	bf00      	nop
 8002294:	e000      	b.n	8002298 <USER_SPI_ioctl+0x2c8>
		break;
 8002296:	bf00      	nop
	}

	despiselect();
 8002298:	f7ff fbc6 	bl	8001a28 <despiselect>

	return res;
 800229c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3730      	adds	r7, #48	@ 0x30
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000004 	.word	0x20000004
 80022ac:	2000054f 	.word	0x2000054f

080022b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022b0:	480d      	ldr	r0, [pc, #52]	@ (80022e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022b4:	f7fe fd54 	bl	8000d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022b8:	480c      	ldr	r0, [pc, #48]	@ (80022ec <LoopForever+0x6>)
  ldr r1, =_edata
 80022ba:	490d      	ldr	r1, [pc, #52]	@ (80022f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <LoopForever+0xe>)
  movs r3, #0
 80022be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80022c0:	e002      	b.n	80022c8 <LoopCopyDataInit>

080022c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c6:	3304      	adds	r3, #4

080022c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022cc:	d3f9      	bcc.n	80022c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ce:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022d0:	4c0a      	ldr	r4, [pc, #40]	@ (80022fc <LoopForever+0x16>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d4:	e001      	b.n	80022da <LoopFillZerobss>

080022d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d8:	3204      	adds	r2, #4

080022da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022dc:	d3fb      	bcc.n	80022d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022de:	f00a f811 	bl	800c304 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022e2:	f7fe f9cd 	bl	8000680 <main>

080022e6 <LoopForever>:

LoopForever:
    b LoopForever
 80022e6:	e7fe      	b.n	80022e6 <LoopForever>
  ldr   r0, =_estack
 80022e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f0:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80022f4:	0800c420 	.word	0x0800c420
  ldr r2, =_sbss
 80022f8:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80022fc:	20001f3c 	.word	0x20001f3c

08002300 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC1_2_IRQHandler>

08002302 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b082      	sub	sp, #8
 8002306:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800230c:	2003      	movs	r0, #3
 800230e:	f000 f95b 	bl	80025c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002312:	200f      	movs	r0, #15
 8002314:	f000 f80e 	bl	8002334 <HAL_InitTick>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	71fb      	strb	r3, [r7, #7]
 8002322:	e001      	b.n	8002328 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002324:	f7fe fb6e 	bl	8000a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002328:	79fb      	ldrb	r3, [r7, #7]

}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002340:	4b16      	ldr	r3, [pc, #88]	@ (800239c <HAL_InitTick+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d022      	beq.n	800238e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002348:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_InitTick+0x6c>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <HAL_InitTick+0x68>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002354:	fbb1 f3f3 	udiv	r3, r1, r3
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	4618      	mov	r0, r3
 800235e:	f000 f966 	bl	800262e <HAL_SYSTICK_Config>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10f      	bne.n	8002388 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b0f      	cmp	r3, #15
 800236c:	d809      	bhi.n	8002382 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800236e:	2200      	movs	r2, #0
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	f04f 30ff 	mov.w	r0, #4294967295
 8002376:	f000 f932 	bl	80025de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800237a:	4a0a      	ldr	r2, [pc, #40]	@ (80023a4 <HAL_InitTick+0x70>)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6013      	str	r3, [r2, #0]
 8002380:	e007      	b.n	8002392 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	73fb      	strb	r3, [r7, #15]
 8002386:	e004      	b.n	8002392 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e001      	b.n	8002392 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002392:	7bfb      	ldrb	r3, [r7, #15]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	2000000c 	.word	0x2000000c
 80023a0:	20000000 	.word	0x20000000
 80023a4:	20000008 	.word	0x20000008

080023a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_IncTick+0x1c>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4b05      	ldr	r3, [pc, #20]	@ (80023c8 <HAL_IncTick+0x20>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4413      	add	r3, r2
 80023b6:	4a03      	ldr	r2, [pc, #12]	@ (80023c4 <HAL_IncTick+0x1c>)
 80023b8:	6013      	str	r3, [r2, #0]
}
 80023ba:	bf00      	nop
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	20000558 	.word	0x20000558
 80023c8:	2000000c 	.word	0x2000000c

080023cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  return uwTick;
 80023d0:	4b03      	ldr	r3, [pc, #12]	@ (80023e0 <HAL_GetTick+0x14>)
 80023d2:	681b      	ldr	r3, [r3, #0]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	20000558 	.word	0x20000558

080023e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023ec:	f7ff ffee 	bl	80023cc <HAL_GetTick>
 80023f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fc:	d004      	beq.n	8002408 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80023fe:	4b09      	ldr	r3, [pc, #36]	@ (8002424 <HAL_Delay+0x40>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	4413      	add	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002408:	bf00      	nop
 800240a:	f7ff ffdf 	bl	80023cc <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	429a      	cmp	r2, r3
 8002418:	d8f7      	bhi.n	800240a <HAL_Delay+0x26>
  {
  }
}
 800241a:	bf00      	nop
 800241c:	bf00      	nop
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	2000000c 	.word	0x2000000c

08002428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002444:	4013      	ands	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002450:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245a:	4a04      	ldr	r2, [pc, #16]	@ (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	60d3      	str	r3, [r2, #12]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002474:	4b04      	ldr	r3, [pc, #16]	@ (8002488 <__NVIC_GetPriorityGrouping+0x18>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	f003 0307 	and.w	r3, r3, #7
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	db0b      	blt.n	80024b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	4907      	ldr	r1, [pc, #28]	@ (80024c4 <__NVIC_EnableIRQ+0x38>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	2001      	movs	r0, #1
 80024ae:	fa00 f202 	lsl.w	r2, r0, r2
 80024b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	e000e100 	.word	0xe000e100

080024c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	6039      	str	r1, [r7, #0]
 80024d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	db0a      	blt.n	80024f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	490c      	ldr	r1, [pc, #48]	@ (8002514 <__NVIC_SetPriority+0x4c>)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	0112      	lsls	r2, r2, #4
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	440b      	add	r3, r1
 80024ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024f0:	e00a      	b.n	8002508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	4908      	ldr	r1, [pc, #32]	@ (8002518 <__NVIC_SetPriority+0x50>)
 80024f8:	79fb      	ldrb	r3, [r7, #7]
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	3b04      	subs	r3, #4
 8002500:	0112      	lsls	r2, r2, #4
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	440b      	add	r3, r1
 8002506:	761a      	strb	r2, [r3, #24]
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000e100 	.word	0xe000e100
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800251c:	b480      	push	{r7}
 800251e:	b089      	sub	sp, #36	@ 0x24
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f1c3 0307 	rsb	r3, r3, #7
 8002536:	2b04      	cmp	r3, #4
 8002538:	bf28      	it	cs
 800253a:	2304      	movcs	r3, #4
 800253c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3304      	adds	r3, #4
 8002542:	2b06      	cmp	r3, #6
 8002544:	d902      	bls.n	800254c <NVIC_EncodePriority+0x30>
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3b03      	subs	r3, #3
 800254a:	e000      	b.n	800254e <NVIC_EncodePriority+0x32>
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002550:	f04f 32ff 	mov.w	r2, #4294967295
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43da      	mvns	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	401a      	ands	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002564:	f04f 31ff 	mov.w	r1, #4294967295
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	fa01 f303 	lsl.w	r3, r1, r3
 800256e:	43d9      	mvns	r1, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	4313      	orrs	r3, r2
         );
}
 8002576:	4618      	mov	r0, r3
 8002578:	3724      	adds	r7, #36	@ 0x24
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3b01      	subs	r3, #1
 8002590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002594:	d301      	bcc.n	800259a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002596:	2301      	movs	r3, #1
 8002598:	e00f      	b.n	80025ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800259a:	4a0a      	ldr	r2, [pc, #40]	@ (80025c4 <SysTick_Config+0x40>)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025a2:	210f      	movs	r1, #15
 80025a4:	f04f 30ff 	mov.w	r0, #4294967295
 80025a8:	f7ff ff8e 	bl	80024c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ac:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <SysTick_Config+0x40>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025b2:	4b04      	ldr	r3, [pc, #16]	@ (80025c4 <SysTick_Config+0x40>)
 80025b4:	2207      	movs	r2, #7
 80025b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	e000e010 	.word	0xe000e010

080025c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ff29 	bl	8002428 <__NVIC_SetPriorityGrouping>
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b086      	sub	sp, #24
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	4603      	mov	r3, r0
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
 80025ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025ec:	f7ff ff40 	bl	8002470 <__NVIC_GetPriorityGrouping>
 80025f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	68b9      	ldr	r1, [r7, #8]
 80025f6:	6978      	ldr	r0, [r7, #20]
 80025f8:	f7ff ff90 	bl	800251c <NVIC_EncodePriority>
 80025fc:	4602      	mov	r2, r0
 80025fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002602:	4611      	mov	r1, r2
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff5f 	bl	80024c8 <__NVIC_SetPriority>
}
 800260a:	bf00      	nop
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	4603      	mov	r3, r0
 800261a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff ff33 	bl	800248c <__NVIC_EnableIRQ>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff ffa4 	bl	8002584 <SysTick_Config>
 800263c:	4603      	mov	r3, r0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e08d      	b.n	8002776 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	4b47      	ldr	r3, [pc, #284]	@ (8002780 <HAL_DMA_Init+0x138>)
 8002662:	429a      	cmp	r2, r3
 8002664:	d80f      	bhi.n	8002686 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	461a      	mov	r2, r3
 800266c:	4b45      	ldr	r3, [pc, #276]	@ (8002784 <HAL_DMA_Init+0x13c>)
 800266e:	4413      	add	r3, r2
 8002670:	4a45      	ldr	r2, [pc, #276]	@ (8002788 <HAL_DMA_Init+0x140>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	009a      	lsls	r2, r3, #2
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a42      	ldr	r2, [pc, #264]	@ (800278c <HAL_DMA_Init+0x144>)
 8002682:	641a      	str	r2, [r3, #64]	@ 0x40
 8002684:	e00e      	b.n	80026a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	4b40      	ldr	r3, [pc, #256]	@ (8002790 <HAL_DMA_Init+0x148>)
 800268e:	4413      	add	r3, r2
 8002690:	4a3d      	ldr	r2, [pc, #244]	@ (8002788 <HAL_DMA_Init+0x140>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	091b      	lsrs	r3, r3, #4
 8002698:	009a      	lsls	r2, r3, #2
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a3c      	ldr	r2, [pc, #240]	@ (8002794 <HAL_DMA_Init+0x14c>)
 80026a2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80026ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80026c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fa82 	bl	8002c00 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002704:	d102      	bne.n	800270c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002720:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d010      	beq.n	800274c <HAL_DMA_Init+0x104>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b04      	cmp	r3, #4
 8002730:	d80c      	bhi.n	800274c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 faa2 	bl	8002c7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002748:	605a      	str	r2, [r3, #4]
 800274a:	e008      	b.n	800275e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40020407 	.word	0x40020407
 8002784:	bffdfff8 	.word	0xbffdfff8
 8002788:	cccccccd 	.word	0xcccccccd
 800278c:	40020000 	.word	0x40020000
 8002790:	bffdfbf8 	.word	0xbffdfbf8
 8002794:	40020400 	.word	0x40020400

08002798 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_DMA_Start_IT+0x20>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e066      	b.n	8002886 <HAL_DMA_Start_IT+0xee>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d155      	bne.n	8002878 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	68b9      	ldr	r1, [r7, #8]
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 f9c7 	bl	8002b84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d008      	beq.n	8002810 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f042 020e 	orr.w	r2, r2, #14
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	e00f      	b.n	8002830 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0204 	bic.w	r2, r2, #4
 800281e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 020a 	orr.w	r2, r2, #10
 800282e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d007      	beq.n	800284e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800284c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002860:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002864:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f042 0201 	orr.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e005      	b.n	8002884 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002880:	2302      	movs	r3, #2
 8002882:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002884:	7dfb      	ldrb	r3, [r7, #23]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800288e:	b480      	push	{r7}
 8002890:	b085      	sub	sp, #20
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d005      	beq.n	80028b2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2204      	movs	r2, #4
 80028aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	73fb      	strb	r3, [r7, #15]
 80028b0:	e037      	b.n	8002922 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 020e 	bic.w	r2, r2, #14
 80028c0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028d0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	f003 021f 	and.w	r2, r3, #31
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ee:	2101      	movs	r1, #1
 80028f0:	fa01 f202 	lsl.w	r2, r1, r2
 80028f4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80028fe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00c      	beq.n	8002922 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002912:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002916:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002920:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002948:	2300      	movs	r3, #0
 800294a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d00d      	beq.n	8002974 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2204      	movs	r2, #4
 800295c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	73fb      	strb	r3, [r7, #15]
 8002972:	e047      	b.n	8002a04 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f022 020e 	bic.w	r2, r2, #14
 8002982:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0201 	bic.w	r2, r2, #1
 8002992:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800299e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	2101      	movs	r1, #1
 80029b2:	fa01 f202 	lsl.w	r2, r1, r2
 80029b6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029c0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00c      	beq.n	80029e4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029e2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	4798      	blx	r3
    }
  }
  return status;
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2204      	movs	r2, #4
 8002a30:	409a      	lsls	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d026      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x7a>
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d021      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0320 	and.w	r3, r3, #32
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d107      	bne.n	8002a62 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0204 	bic.w	r2, r2, #4
 8002a60:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	f003 021f 	and.w	r2, r3, #31
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	2104      	movs	r1, #4
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d071      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a86:	e06c      	b.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8c:	f003 031f 	and.w	r3, r3, #31
 8002a90:	2202      	movs	r2, #2
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d02e      	beq.n	8002afa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d029      	beq.n	8002afa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10b      	bne.n	8002acc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 020a 	bic.w	r2, r2, #10
 8002ac2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad0:	f003 021f 	and.w	r2, r3, #31
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	2102      	movs	r1, #2
 8002ada:	fa01 f202 	lsl.w	r2, r1, r2
 8002ade:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d038      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002af8:	e033      	b.n	8002b62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afe:	f003 031f 	and.w	r3, r3, #31
 8002b02:	2208      	movs	r2, #8
 8002b04:	409a      	lsls	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d02a      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d025      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 020e 	bic.w	r2, r2, #14
 8002b26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2c:	f003 021f 	and.w	r2, r3, #31
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	2101      	movs	r1, #1
 8002b36:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d004      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
}
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b9a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d004      	beq.n	8002bae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002bac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb2:	f003 021f 	and.w	r2, r3, #31
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	2101      	movs	r1, #1
 8002bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2b10      	cmp	r3, #16
 8002bd0:	d108      	bne.n	8002be4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002be2:	e007      	b.n	8002bf4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	60da      	str	r2, [r3, #12]
}
 8002bf4:	bf00      	nop
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b087      	sub	sp, #28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b16      	ldr	r3, [pc, #88]	@ (8002c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d802      	bhi.n	8002c1a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002c14:	4b15      	ldr	r3, [pc, #84]	@ (8002c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	e001      	b.n	8002c1e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002c1a:	4b15      	ldr	r3, [pc, #84]	@ (8002c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002c1c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	3b08      	subs	r3, #8
 8002c2a:	4a12      	ldr	r2, [pc, #72]	@ (8002c74 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c30:	091b      	lsrs	r3, r3, #4
 8002c32:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c38:	089b      	lsrs	r3, r3, #2
 8002c3a:	009a      	lsls	r2, r3, #2
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	4413      	add	r3, r2
 8002c40:	461a      	mov	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a0b      	ldr	r2, [pc, #44]	@ (8002c78 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002c4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	2201      	movs	r2, #1
 8002c54:	409a      	lsls	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	40020407 	.word	0x40020407
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	40020820 	.word	0x40020820
 8002c74:	cccccccd 	.word	0xcccccccd
 8002c78:	40020880 	.word	0x40020880

08002c7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002c90:	4413      	add	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	461a      	mov	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a08      	ldr	r2, [pc, #32]	@ (8002cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002c9e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	f003 031f 	and.w	r3, r3, #31
 8002ca8:	2201      	movs	r2, #1
 8002caa:	409a      	lsls	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	1000823f 	.word	0x1000823f
 8002cc0:	40020940 	.word	0x40020940

08002cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cd2:	e15a      	b.n	8002f8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	2101      	movs	r1, #1
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 814c 	beq.w	8002f84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d005      	beq.n	8002d04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d130      	bne.n	8002d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	2203      	movs	r2, #3
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d42:	43db      	mvns	r3, r3
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4013      	ands	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	091b      	lsrs	r3, r3, #4
 8002d50:	f003 0201 	and.w	r2, r3, #1
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d017      	beq.n	8002da2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	4013      	ands	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d123      	bne.n	8002df6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	08da      	lsrs	r2, r3, #3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3208      	adds	r2, #8
 8002db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f003 0307 	and.w	r3, r3, #7
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	220f      	movs	r2, #15
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	691a      	ldr	r2, [r3, #16]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	08da      	lsrs	r2, r3, #3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3208      	adds	r2, #8
 8002df0:	6939      	ldr	r1, [r7, #16]
 8002df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	2203      	movs	r2, #3
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f003 0203 	and.w	r2, r3, #3
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 80a6 	beq.w	8002f84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e38:	4b5b      	ldr	r3, [pc, #364]	@ (8002fa8 <HAL_GPIO_Init+0x2e4>)
 8002e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3c:	4a5a      	ldr	r2, [pc, #360]	@ (8002fa8 <HAL_GPIO_Init+0x2e4>)
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e44:	4b58      	ldr	r3, [pc, #352]	@ (8002fa8 <HAL_GPIO_Init+0x2e4>)
 8002e46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	60bb      	str	r3, [r7, #8]
 8002e4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e50:	4a56      	ldr	r2, [pc, #344]	@ (8002fac <HAL_GPIO_Init+0x2e8>)
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	089b      	lsrs	r3, r3, #2
 8002e56:	3302      	adds	r3, #2
 8002e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f003 0303 	and.w	r3, r3, #3
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	220f      	movs	r2, #15
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	4013      	ands	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e7a:	d01f      	beq.n	8002ebc <HAL_GPIO_Init+0x1f8>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a4c      	ldr	r2, [pc, #304]	@ (8002fb0 <HAL_GPIO_Init+0x2ec>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d019      	beq.n	8002eb8 <HAL_GPIO_Init+0x1f4>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a4b      	ldr	r2, [pc, #300]	@ (8002fb4 <HAL_GPIO_Init+0x2f0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d013      	beq.n	8002eb4 <HAL_GPIO_Init+0x1f0>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a4a      	ldr	r2, [pc, #296]	@ (8002fb8 <HAL_GPIO_Init+0x2f4>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d00d      	beq.n	8002eb0 <HAL_GPIO_Init+0x1ec>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a49      	ldr	r2, [pc, #292]	@ (8002fbc <HAL_GPIO_Init+0x2f8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d007      	beq.n	8002eac <HAL_GPIO_Init+0x1e8>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a48      	ldr	r2, [pc, #288]	@ (8002fc0 <HAL_GPIO_Init+0x2fc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d101      	bne.n	8002ea8 <HAL_GPIO_Init+0x1e4>
 8002ea4:	2305      	movs	r3, #5
 8002ea6:	e00a      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002ea8:	2306      	movs	r3, #6
 8002eaa:	e008      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002eac:	2304      	movs	r3, #4
 8002eae:	e006      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e004      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e002      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e000      	b.n	8002ebe <HAL_GPIO_Init+0x1fa>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	f002 0203 	and.w	r2, r2, #3
 8002ec4:	0092      	lsls	r2, r2, #2
 8002ec6:	4093      	lsls	r3, r2
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ece:	4937      	ldr	r1, [pc, #220]	@ (8002fac <HAL_GPIO_Init+0x2e8>)
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002edc:	4b39      	ldr	r3, [pc, #228]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f00:	4a30      	ldr	r2, [pc, #192]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f06:	4b2f      	ldr	r3, [pc, #188]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4013      	ands	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f2a:	4a26      	ldr	r2, [pc, #152]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f30:	4b24      	ldr	r3, [pc, #144]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f54:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	43db      	mvns	r3, r3
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4013      	ands	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f7e:	4a11      	ldr	r2, [pc, #68]	@ (8002fc4 <HAL_GPIO_Init+0x300>)
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	3301      	adds	r3, #1
 8002f88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	fa22 f303 	lsr.w	r3, r2, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f47f ae9d 	bne.w	8002cd4 <HAL_GPIO_Init+0x10>
  }
}
 8002f9a:	bf00      	nop
 8002f9c:	bf00      	nop
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40010000 	.word	0x40010000
 8002fb0:	48000400 	.word	0x48000400
 8002fb4:	48000800 	.word	0x48000800
 8002fb8:	48000c00 	.word	0x48000c00
 8002fbc:	48001000 	.word	0x48001000
 8002fc0:	48001400 	.word	0x48001400
 8002fc4:	40010400 	.word	0x40010400

08002fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	807b      	strh	r3, [r7, #2]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fd8:	787b      	ldrb	r3, [r7, #1]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fe4:	e002      	b.n	8002fec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fe6:	887a      	ldrh	r2, [r7, #2]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e0c0      	b.n	800318c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d106      	bne.n	8003024 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f008 fe64 	bl	800bcec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2203      	movs	r2, #3
 8003028:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f005 f91c 	bl	800826e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003036:	2300      	movs	r3, #0
 8003038:	73fb      	strb	r3, [r7, #15]
 800303a:	e03e      	b.n	80030ba <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800303c:	7bfa      	ldrb	r2, [r7, #15]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	440b      	add	r3, r1
 800304a:	3311      	adds	r3, #17
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003050:	7bfa      	ldrb	r2, [r7, #15]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	440b      	add	r3, r1
 800305e:	3310      	adds	r3, #16
 8003060:	7bfa      	ldrb	r2, [r7, #15]
 8003062:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	440b      	add	r3, r1
 8003072:	3313      	adds	r3, #19
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	4413      	add	r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	440b      	add	r3, r1
 8003086:	3320      	adds	r3, #32
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	440b      	add	r3, r1
 800309a:	3324      	adds	r3, #36	@ 0x24
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	440b      	add	r3, r1
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	3301      	adds	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	791b      	ldrb	r3, [r3, #4]
 80030be:	7bfa      	ldrb	r2, [r7, #15]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d3bb      	bcc.n	800303c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
 80030c8:	e044      	b.n	8003154 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030ca:	7bfa      	ldrb	r2, [r7, #15]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4413      	add	r3, r2
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	440b      	add	r3, r1
 80030d8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4413      	add	r3, r2
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	440b      	add	r3, r1
 80030ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030f2:	7bfa      	ldrb	r2, [r7, #15]
 80030f4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030f6:	7bfa      	ldrb	r2, [r7, #15]
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	440b      	add	r3, r1
 8003104:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800310c:	7bfa      	ldrb	r2, [r7, #15]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	4413      	add	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	440b      	add	r3, r1
 800311a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	440b      	add	r3, r1
 8003130:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003138:	7bfa      	ldrb	r2, [r7, #15]
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	440b      	add	r3, r1
 8003146:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	3301      	adds	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	791b      	ldrb	r3, [r3, #4]
 8003158:	7bfa      	ldrb	r2, [r7, #15]
 800315a:	429a      	cmp	r2, r3
 800315c:	d3b5      	bcc.n	80030ca <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6818      	ldr	r0, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	3304      	adds	r3, #4
 8003166:	e893 0006 	ldmia.w	r3, {r1, r2}
 800316a:	f005 f89b 	bl	80082a4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	7a9b      	ldrb	r3, [r3, #10]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d102      	bne.n	800318a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f001 fc0e 	bl	80049a6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_PCD_Start+0x16>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e012      	b.n	80031d0 <HAL_PCD_Start+0x3c>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f005 f842 	bl	8008240 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f006 fe1f 	bl	8009e04 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f006 fe24 	bl	8009e32 <USB_ReadInterrupts>
 80031ea:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fb06 	bl	8003808 <PCD_EP_ISR_Handler>

    return;
 80031fc:	e110      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003204:	2b00      	cmp	r3, #0
 8003206:	d013      	beq.n	8003230 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003210:	b29a      	uxth	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800321a:	b292      	uxth	r2, r2
 800321c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f008 fdf4 	bl	800be0e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003226:	2100      	movs	r1, #0
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f8fc 	bl	8003426 <HAL_PCD_SetAddress>

    return;
 800322e:	e0f7      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00c      	beq.n	8003254 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003242:	b29a      	uxth	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800324c:	b292      	uxth	r2, r2
 800324e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003252:	e0e5      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00c      	beq.n	8003278 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003266:	b29a      	uxth	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003270:	b292      	uxth	r2, r2
 8003272:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003276:	e0d3      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d034      	beq.n	80032ec <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800328a:	b29a      	uxth	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0204 	bic.w	r2, r2, #4
 8003294:	b292      	uxth	r2, r2
 8003296:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0208 	bic.w	r2, r2, #8
 80032ac:	b292      	uxth	r2, r2
 80032ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d107      	bne.n	80032cc <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80032c4:	2100      	movs	r1, #0
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f008 ff94 	bl	800c1f4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f008 fdd7 	bl	800be80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032da:	b29a      	uxth	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032e4:	b292      	uxth	r2, r2
 80032e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80032ea:	e099      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d027      	beq.n	8003346 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032fe:	b29a      	uxth	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 0208 	orr.w	r2, r2, #8
 8003308:	b292      	uxth	r2, r2
 800330a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003316:	b29a      	uxth	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003320:	b292      	uxth	r2, r2
 8003322:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800332e:	b29a      	uxth	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0204 	orr.w	r2, r2, #4
 8003338:	b292      	uxth	r2, r2
 800333a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f008 fd84 	bl	800be4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003344:	e06c      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800334c:	2b00      	cmp	r3, #0
 800334e:	d040      	beq.n	80033d2 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003358:	b29a      	uxth	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003362:	b292      	uxth	r2, r2
 8003364:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d12b      	bne.n	80033ca <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800337a:	b29a      	uxth	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0204 	orr.w	r2, r2, #4
 8003384:	b292      	uxth	r2, r2
 8003386:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003392:	b29a      	uxth	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0208 	orr.w	r2, r2, #8
 800339c:	b292      	uxth	r2, r2
 800339e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	089b      	lsrs	r3, r3, #2
 80033b6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80033c0:	2101      	movs	r1, #1
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f008 ff16 	bl	800c1f4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80033c8:	e02a      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f008 fd3e 	bl	800be4c <HAL_PCD_SuspendCallback>
    return;
 80033d0:	e026      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00f      	beq.n	80033fc <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80033ee:	b292      	uxth	r2, r2
 80033f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f008 fcfc 	bl	800bdf2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80033fa:	e011      	b.n	8003420 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00c      	beq.n	8003420 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800340e:	b29a      	uxth	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003418:	b292      	uxth	r2, r2
 800341a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800341e:	bf00      	nop
  }
}
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
 800342e:	460b      	mov	r3, r1
 8003430:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003438:	2b01      	cmp	r3, #1
 800343a:	d101      	bne.n	8003440 <HAL_PCD_SetAddress+0x1a>
 800343c:	2302      	movs	r3, #2
 800343e:	e012      	b.n	8003466 <HAL_PCD_SetAddress+0x40>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	78fa      	ldrb	r2, [r7, #3]
 800344c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	4611      	mov	r1, r2
 8003456:	4618      	mov	r0, r3
 8003458:	f006 fcc0 	bl	8009ddc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b084      	sub	sp, #16
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	4608      	mov	r0, r1
 8003478:	4611      	mov	r1, r2
 800347a:	461a      	mov	r2, r3
 800347c:	4603      	mov	r3, r0
 800347e:	70fb      	strb	r3, [r7, #3]
 8003480:	460b      	mov	r3, r1
 8003482:	803b      	strh	r3, [r7, #0]
 8003484:	4613      	mov	r3, r2
 8003486:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003488:	2300      	movs	r3, #0
 800348a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800348c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003490:	2b00      	cmp	r3, #0
 8003492:	da0e      	bge.n	80034b2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003494:	78fb      	ldrb	r3, [r7, #3]
 8003496:	f003 0207 	and.w	r2, r3, #7
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	3310      	adds	r3, #16
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	4413      	add	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2201      	movs	r2, #1
 80034ae:	705a      	strb	r2, [r3, #1]
 80034b0:	e00e      	b.n	80034d0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034b2:	78fb      	ldrb	r3, [r7, #3]
 80034b4:	f003 0207 	and.w	r2, r3, #7
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	4413      	add	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80034dc:	883b      	ldrh	r3, [r7, #0]
 80034de:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	78ba      	ldrb	r2, [r7, #2]
 80034ea:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80034ec:	78bb      	ldrb	r3, [r7, #2]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d102      	bne.n	80034f8 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d101      	bne.n	8003506 <HAL_PCD_EP_Open+0x98>
 8003502:	2302      	movs	r3, #2
 8003504:	e00e      	b.n	8003524 <HAL_PCD_EP_Open+0xb6>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68f9      	ldr	r1, [r7, #12]
 8003514:	4618      	mov	r0, r3
 8003516:	f004 fee3 	bl	80082e0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003522:	7afb      	ldrb	r3, [r7, #11]
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003538:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800353c:	2b00      	cmp	r3, #0
 800353e:	da0e      	bge.n	800355e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	f003 0207 	and.w	r2, r3, #7
 8003546:	4613      	mov	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4413      	add	r3, r2
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	3310      	adds	r3, #16
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	4413      	add	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	705a      	strb	r2, [r3, #1]
 800355c:	e00e      	b.n	800357c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800355e:	78fb      	ldrb	r3, [r7, #3]
 8003560:	f003 0207 	and.w	r2, r3, #7
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	4413      	add	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800357c:	78fb      	ldrb	r3, [r7, #3]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	b2da      	uxtb	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800358e:	2b01      	cmp	r3, #1
 8003590:	d101      	bne.n	8003596 <HAL_PCD_EP_Close+0x6a>
 8003592:	2302      	movs	r3, #2
 8003594:	e00e      	b.n	80035b4 <HAL_PCD_EP_Close+0x88>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68f9      	ldr	r1, [r7, #12]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f005 fb83 	bl	8008cb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	607a      	str	r2, [r7, #4]
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	460b      	mov	r3, r1
 80035ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035cc:	7afb      	ldrb	r3, [r7, #11]
 80035ce:	f003 0207 	and.w	r2, r3, #7
 80035d2:	4613      	mov	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4413      	add	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4413      	add	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	2200      	movs	r2, #0
 80035f4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2200      	movs	r2, #0
 80035fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035fc:	7afb      	ldrb	r3, [r7, #11]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	b2da      	uxtb	r2, r3
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6979      	ldr	r1, [r7, #20]
 800360e:	4618      	mov	r0, r3
 8003610:	f005 fd3b 	bl	800908a <USB_EPStartXfer>

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3718      	adds	r7, #24
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
 8003626:	460b      	mov	r3, r1
 8003628:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800362a:	78fb      	ldrb	r3, [r7, #3]
 800362c:	f003 0207 	and.w	r2, r3, #7
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4413      	add	r3, r2
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	440b      	add	r3, r1
 800363c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003640:	681b      	ldr	r3, [r3, #0]
}
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b086      	sub	sp, #24
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	607a      	str	r2, [r7, #4]
 8003658:	603b      	str	r3, [r7, #0]
 800365a:	460b      	mov	r3, r1
 800365c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800365e:	7afb      	ldrb	r3, [r7, #11]
 8003660:	f003 0207 	and.w	r2, r3, #7
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	3310      	adds	r3, #16
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4413      	add	r3, r2
 8003672:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2200      	movs	r2, #0
 8003692:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	2201      	movs	r2, #1
 8003698:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800369a:	7afb      	ldrb	r3, [r7, #11]
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6979      	ldr	r1, [r7, #20]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f005 fcec 	bl	800908a <USB_EPStartXfer>

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	460b      	mov	r3, r1
 80036c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036c8:	78fb      	ldrb	r3, [r7, #3]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	7912      	ldrb	r2, [r2, #4]
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d901      	bls.n	80036da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e03e      	b.n	8003758 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	da0e      	bge.n	8003700 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036e2:	78fb      	ldrb	r3, [r7, #3]
 80036e4:	f003 0207 	and.w	r2, r3, #7
 80036e8:	4613      	mov	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4413      	add	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	3310      	adds	r3, #16
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	4413      	add	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2201      	movs	r2, #1
 80036fc:	705a      	strb	r2, [r3, #1]
 80036fe:	e00c      	b.n	800371a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4413      	add	r3, r2
 8003712:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2201      	movs	r2, #1
 800371e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	b2da      	uxtb	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_PCD_EP_SetStall+0x7e>
 8003736:	2302      	movs	r3, #2
 8003738:	e00e      	b.n	8003758 <HAL_PCD_EP_SetStall+0x9c>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68f9      	ldr	r1, [r7, #12]
 8003748:	4618      	mov	r0, r3
 800374a:	f006 fa4d 	bl	8009be8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	7912      	ldrb	r2, [r2, #4]
 8003776:	4293      	cmp	r3, r2
 8003778:	d901      	bls.n	800377e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e040      	b.n	8003800 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800377e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003782:	2b00      	cmp	r3, #0
 8003784:	da0e      	bge.n	80037a4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003786:	78fb      	ldrb	r3, [r7, #3]
 8003788:	f003 0207 	and.w	r2, r3, #7
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	3310      	adds	r3, #16
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	4413      	add	r3, r2
 800379a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2201      	movs	r2, #1
 80037a0:	705a      	strb	r2, [r3, #1]
 80037a2:	e00e      	b.n	80037c2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037a4:	78fb      	ldrb	r3, [r7, #3]
 80037a6:	f003 0207 	and.w	r2, r3, #7
 80037aa:	4613      	mov	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4413      	add	r3, r2
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	4413      	add	r3, r2
 80037ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037c8:	78fb      	ldrb	r3, [r7, #3]
 80037ca:	f003 0307 	and.w	r3, r3, #7
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_PCD_EP_ClrStall+0x82>
 80037de:	2302      	movs	r3, #2
 80037e0:	e00e      	b.n	8003800 <HAL_PCD_EP_ClrStall+0xa0>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68f9      	ldr	r1, [r7, #12]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f006 fa4a 	bl	8009c8a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b092      	sub	sp, #72	@ 0x48
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003810:	e333      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800381a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800381c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800381e:	b2db      	uxtb	r3, r3
 8003820:	f003 030f 	and.w	r3, r3, #15
 8003824:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003828:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800382c:	2b00      	cmp	r3, #0
 800382e:	f040 8108 	bne.w	8003a42 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003832:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b00      	cmp	r3, #0
 800383a:	d14c      	bne.n	80038d6 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	b29b      	uxth	r3, r3
 8003844:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384c:	813b      	strh	r3, [r7, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	893b      	ldrh	r3, [r7, #8]
 8003854:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003858:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800385c:	b29b      	uxth	r3, r3
 800385e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3310      	adds	r3, #16
 8003864:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800386e:	b29b      	uxth	r3, r3
 8003870:	461a      	mov	r2, r3
 8003872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	4413      	add	r3, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	4413      	add	r3, r2
 8003880:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800388a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800388e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003890:	695a      	ldr	r2, [r3, #20]
 8003892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	441a      	add	r2, r3
 8003898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800389a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800389c:	2100      	movs	r1, #0
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f008 fa8d 	bl	800bdbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	7b1b      	ldrb	r3, [r3, #12]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 82e5 	beq.w	8003e7a <PCD_EP_ISR_Handler+0x672>
 80038b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f040 82e0 	bne.w	8003e7a <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	7b1b      	ldrb	r3, [r3, #12]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	731a      	strb	r2, [r3, #12]
 80038d4:	e2d1      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80038dc:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80038e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d032      	beq.n	8003956 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	4413      	add	r3, r2
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6812      	ldr	r2, [r2, #0]
 8003908:	4413      	add	r3, r2
 800390a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003916:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6818      	ldr	r0, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003924:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003928:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800392a:	b29b      	uxth	r3, r3
 800392c:	f006 fad4 	bl	8009ed8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	b29a      	uxth	r2, r3
 8003938:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800393c:	4013      	ands	r3, r2
 800393e:	817b      	strh	r3, [r7, #10]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	897a      	ldrh	r2, [r7, #10]
 8003946:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800394a:	b292      	uxth	r2, r2
 800394c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f008 fa08 	bl	800bd64 <HAL_PCD_SetupStageCallback>
 8003954:	e291      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003956:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800395a:	2b00      	cmp	r3, #0
 800395c:	f280 828d 	bge.w	8003e7a <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	b29a      	uxth	r2, r3
 8003968:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800396c:	4013      	ands	r3, r2
 800396e:	81fb      	strh	r3, [r7, #14]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	89fa      	ldrh	r2, [r7, #14]
 8003976:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800397a:	b292      	uxth	r2, r2
 800397c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003986:	b29b      	uxth	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	4413      	add	r3, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6812      	ldr	r2, [r2, #0]
 8003996:	4413      	add	r3, r2
 8003998:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80039a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80039a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d019      	beq.n	80039e2 <PCD_EP_ISR_Handler+0x1da>
 80039ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d015      	beq.n	80039e2 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039bc:	6959      	ldr	r1, [r3, #20]
 80039be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80039c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	f006 fa86 	bl	8009ed8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80039cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ce:	695a      	ldr	r2, [r3, #20]
 80039d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039d2:	69db      	ldr	r3, [r3, #28]
 80039d4:	441a      	add	r2, r3
 80039d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039d8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80039da:	2100      	movs	r1, #0
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f008 f9d3 	bl	800bd88 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80039ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f040 8242 	bne.w	8003e7a <PCD_EP_ISR_Handler+0x672>
 80039f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039f8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80039fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a00:	f000 823b 	beq.w	8003e7a <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a14:	81bb      	strh	r3, [r7, #12]
 8003a16:	89bb      	ldrh	r3, [r7, #12]
 8003a18:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003a1c:	81bb      	strh	r3, [r7, #12]
 8003a1e:	89bb      	ldrh	r3, [r7, #12]
 8003a20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003a24:	81bb      	strh	r3, [r7, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	89bb      	ldrh	r3, [r7, #12]
 8003a2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	8013      	strh	r3, [r2, #0]
 8003a40:	e21b      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	881b      	ldrh	r3, [r3, #0]
 8003a52:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003a54:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f280 80f1 	bge.w	8003c40 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	881b      	ldrh	r3, [r3, #0]
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003a74:	4013      	ands	r3, r2
 8003a76:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a8c:	b292      	uxth	r2, r2
 8003a8e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003a90:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003aa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aa8:	7b1b      	ldrb	r3, [r3, #12]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d123      	bne.n	8003af6 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	461a      	mov	r2, r3
 8003aba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4413      	add	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ad2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003ad6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 808b 	beq.w	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6818      	ldr	r0, [r3, #0]
 8003ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ae6:	6959      	ldr	r1, [r3, #20]
 8003ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aea:	88da      	ldrh	r2, [r3, #6]
 8003aec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003af0:	f006 f9f2 	bl	8009ed8 <USB_ReadPMA>
 8003af4:	e07f      	b.n	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af8:	78db      	ldrb	r3, [r3, #3]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d109      	bne.n	8003b12 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003afe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b00:	461a      	mov	r2, r3
 8003b02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f9c6 	bl	8003e96 <HAL_PCD_EP_DB_Receive>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003b10:	e071      	b.n	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b2c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	461a      	mov	r2, r3
 8003b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	441a      	add	r2, r3
 8003b3c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003b3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b4a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	461a      	mov	r2, r3
 8003b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	881b      	ldrh	r3, [r3, #0]
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d022      	beq.n	8003bb2 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6812      	ldr	r2, [r2, #0]
 8003b84:	4413      	add	r3, r2
 8003b86:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b8a:	881b      	ldrh	r3, [r3, #0]
 8003b8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b90:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003b94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d02c      	beq.n	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6818      	ldr	r0, [r3, #0]
 8003ba0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba2:	6959      	ldr	r1, [r3, #20]
 8003ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba6:	891a      	ldrh	r2, [r3, #8]
 8003ba8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bac:	f006 f994 	bl	8009ed8 <USB_ReadPMA>
 8003bb0:	e021      	b.n	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	4413      	add	r3, r2
 8003bcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bd6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003bda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d009      	beq.n	8003bf6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003be8:	6959      	ldr	r1, [r3, #20]
 8003bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bec:	895a      	ldrh	r2, [r3, #10]
 8003bee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bf2:	f006 f971 	bl	8009ed8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bf8:	69da      	ldr	r2, [r3, #28]
 8003bfa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bfe:	441a      	add	r2, r3
 8003c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c02:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c06:	695a      	ldr	r2, [r3, #20]
 8003c08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003c0c:	441a      	add	r2, r3
 8003c0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c10:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d005      	beq.n	8003c26 <PCD_EP_ISR_Handler+0x41e>
 8003c1a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d206      	bcs.n	8003c34 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f008 f8ab 	bl	800bd88 <HAL_PCD_DataOutStageCallback>
 8003c32:	e005      	b.n	8003c40 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f005 fa25 	bl	800908a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003c40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f000 8117 	beq.w	8003e7a <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003c4c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003c50:	4613      	mov	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	3310      	adds	r3, #16
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	461a      	mov	r2, r3
 8003c66:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c7a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	461a      	mov	r2, r3
 8003c82:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	441a      	add	r2, r3
 8003c8a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003c8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c9a:	78db      	ldrb	r3, [r3, #3]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	f040 80a1 	bne.w	8003de4 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003caa:	7b1b      	ldrb	r3, [r3, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8092 	beq.w	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003cb2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d046      	beq.n	8003d4a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cbe:	785b      	ldrb	r3, [r3, #1]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d126      	bne.n	8003d12 <PCD_EP_ISR_Handler+0x50a>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	4413      	add	r3, r2
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	00da      	lsls	r2, r3, #3
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	801a      	strh	r2, [r3, #0]
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	801a      	strh	r2, [r3, #0]
 8003d10:	e061      	b.n	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
 8003d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d14:	785b      	ldrb	r3, [r3, #1]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d15d      	bne.n	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	61fb      	str	r3, [r7, #28]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	4413      	add	r3, r2
 8003d30:	61fb      	str	r3, [r7, #28]
 8003d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	00da      	lsls	r2, r3, #3
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d40:	61bb      	str	r3, [r7, #24]
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	2200      	movs	r2, #0
 8003d46:	801a      	strh	r2, [r3, #0]
 8003d48:	e045      	b.n	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d52:	785b      	ldrb	r3, [r3, #1]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d126      	bne.n	8003da6 <PCD_EP_ISR_Handler+0x59e>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	461a      	mov	r2, r3
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	4413      	add	r3, r2
 8003d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	00da      	lsls	r2, r3, #3
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	4413      	add	r3, r2
 8003d7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d7e:	623b      	str	r3, [r7, #32]
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	881b      	ldrh	r3, [r3, #0]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	801a      	strh	r2, [r3, #0]
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	881b      	ldrh	r3, [r3, #0]
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	801a      	strh	r2, [r3, #0]
 8003da4:	e017      	b.n	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
 8003da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003da8:	785b      	ldrb	r3, [r3, #1]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d113      	bne.n	8003dd6 <PCD_EP_ISR_Handler+0x5ce>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dbc:	4413      	add	r3, r2
 8003dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	00da      	lsls	r2, r3, #3
 8003dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc8:	4413      	add	r3, r2
 8003dca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003dce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f007 ffee 	bl	800bdbe <HAL_PCD_DataInStageCallback>
 8003de2:	e04a      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003de4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d13f      	bne.n	8003e6e <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	4413      	add	r3, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	4413      	add	r3, r2
 8003e08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e12:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e16:	699a      	ldr	r2, [r3, #24]
 8003e18:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d906      	bls.n	8003e2c <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e24:	1ad2      	subs	r2, r2, r3
 8003e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e28:	619a      	str	r2, [r3, #24]
 8003e2a:	e002      	b.n	8003e32 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003e2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2e:	2200      	movs	r2, #0
 8003e30:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003e32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d106      	bne.n	8003e48 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f007 ffbc 	bl	800bdbe <HAL_PCD_DataInStageCallback>
 8003e46:	e018      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	695a      	ldr	r2, [r3, #20]
 8003e4c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e4e:	441a      	add	r2, r3
 8003e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e52:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e56:	69da      	ldr	r2, [r3, #28]
 8003e58:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e5a:	441a      	add	r2, r3
 8003e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e5e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e66:	4618      	mov	r0, r3
 8003e68:	f005 f90f 	bl	800908a <USB_EPStartXfer>
 8003e6c:	e005      	b.n	8003e7a <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003e6e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003e70:	461a      	mov	r2, r3
 8003e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 f917 	bl	80040a8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	b21b      	sxth	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f6ff acc3 	blt.w	8003812 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3748      	adds	r7, #72	@ 0x48
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b088      	sub	sp, #32
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	60f8      	str	r0, [r7, #12]
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003ea4:	88fb      	ldrh	r3, [r7, #6]
 8003ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d07c      	beq.n	8003fa8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	461a      	mov	r2, r3
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	00db      	lsls	r3, r3, #3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	6812      	ldr	r2, [r2, #0]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ed2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	699a      	ldr	r2, [r3, #24]
 8003ed8:	8b7b      	ldrh	r3, [r7, #26]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d306      	bcc.n	8003eec <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	699a      	ldr	r2, [r3, #24]
 8003ee2:	8b7b      	ldrh	r3, [r7, #26]
 8003ee4:	1ad2      	subs	r2, r2, r3
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	619a      	str	r2, [r3, #24]
 8003eea:	e002      	b.n	8003ef2 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d123      	bne.n	8003f42 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	461a      	mov	r2, r3
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	881b      	ldrh	r3, [r3, #0]
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f14:	833b      	strh	r3, [r7, #24]
 8003f16:	8b3b      	ldrh	r3, [r7, #24]
 8003f18:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f1c:	833b      	strh	r3, [r7, #24]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	441a      	add	r2, r3
 8003f2c:	8b3b      	ldrh	r3, [r7, #24]
 8003f2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d01f      	beq.n	8003f8c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f66:	82fb      	strh	r3, [r7, #22]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	441a      	add	r2, r3
 8003f76:	8afb      	ldrh	r3, [r7, #22]
 8003f78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003f8c:	8b7b      	ldrh	r3, [r7, #26]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f000 8085 	beq.w	800409e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	6959      	ldr	r1, [r3, #20]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	891a      	ldrh	r2, [r3, #8]
 8003fa0:	8b7b      	ldrh	r3, [r7, #26]
 8003fa2:	f005 ff99 	bl	8009ed8 <USB_ReadPMA>
 8003fa6:	e07a      	b.n	800409e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4413      	add	r3, r2
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fcc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	8b7b      	ldrh	r3, [r7, #26]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d306      	bcc.n	8003fe6 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	699a      	ldr	r2, [r3, #24]
 8003fdc:	8b7b      	ldrh	r3, [r7, #26]
 8003fde:	1ad2      	subs	r2, r2, r3
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	619a      	str	r2, [r3, #24]
 8003fe4:	e002      	b.n	8003fec <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d123      	bne.n	800403c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	b29b      	uxth	r3, r3
 8004006:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800400a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800400e:	83fb      	strh	r3, [r7, #30]
 8004010:	8bfb      	ldrh	r3, [r7, #30]
 8004012:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004016:	83fb      	strh	r3, [r7, #30]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	461a      	mov	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	441a      	add	r2, r3
 8004026:	8bfb      	ldrh	r3, [r7, #30]
 8004028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800402c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004038:	b29b      	uxth	r3, r3
 800403a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11f      	bne.n	8004086 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	881b      	ldrh	r3, [r3, #0]
 8004056:	b29b      	uxth	r3, r3
 8004058:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800405c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004060:	83bb      	strh	r3, [r7, #28]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	441a      	add	r2, r3
 8004070:	8bbb      	ldrh	r3, [r7, #28]
 8004072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004076:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800407a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800407e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004082:	b29b      	uxth	r3, r3
 8004084:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004086:	8b7b      	ldrh	r3, [r7, #26]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d008      	beq.n	800409e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	6959      	ldr	r1, [r3, #20]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	895a      	ldrh	r2, [r3, #10]
 8004098:	8b7b      	ldrh	r3, [r7, #26]
 800409a:	f005 ff1d 	bl	8009ed8 <USB_ReadPMA>
    }
  }

  return count;
 800409e:	8b7b      	ldrh	r3, [r7, #26]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3720      	adds	r7, #32
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b0a6      	sub	sp, #152	@ 0x98
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	4613      	mov	r3, r2
 80040b4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80040b6:	88fb      	ldrh	r3, [r7, #6]
 80040b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 81f7 	beq.w	80044b0 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	461a      	mov	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	6812      	ldr	r2, [r2, #0]
 80040da:	4413      	add	r3, r2
 80040dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040e6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	699a      	ldr	r2, [r3, #24]
 80040ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d907      	bls.n	8004106 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	699a      	ldr	r2, [r3, #24]
 80040fa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040fe:	1ad2      	subs	r2, r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	619a      	str	r2, [r3, #24]
 8004104:	e002      	b.n	800410c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2200      	movs	r2, #0
 800410a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	2b00      	cmp	r3, #0
 8004112:	f040 80e1 	bne.w	80042d8 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	785b      	ldrb	r3, [r3, #1]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d126      	bne.n	800416c <HAL_PCD_EP_DB_Transmit+0xc4>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	633b      	str	r3, [r7, #48]	@ 0x30
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800412c:	b29b      	uxth	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004132:	4413      	add	r3, r2
 8004134:	633b      	str	r3, [r7, #48]	@ 0x30
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	00da      	lsls	r2, r3, #3
 800413c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413e:	4413      	add	r3, r2
 8004140:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	b29b      	uxth	r3, r3
 800414c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004150:	b29a      	uxth	r2, r3
 8004152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004154:	801a      	strh	r2, [r3, #0]
 8004156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	b29b      	uxth	r3, r3
 800415c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004160:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004164:	b29a      	uxth	r2, r3
 8004166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004168:	801a      	strh	r2, [r3, #0]
 800416a:	e01a      	b.n	80041a2 <HAL_PCD_EP_DB_Transmit+0xfa>
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	785b      	ldrb	r3, [r3, #1]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d116      	bne.n	80041a2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	63bb      	str	r3, [r7, #56]	@ 0x38
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004182:	b29b      	uxth	r3, r3
 8004184:	461a      	mov	r2, r3
 8004186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004188:	4413      	add	r3, r2
 800418a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	00da      	lsls	r2, r3, #3
 8004192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004194:	4413      	add	r3, r2
 8004196:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800419a:	637b      	str	r3, [r7, #52]	@ 0x34
 800419c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419e:	2200      	movs	r2, #0
 80041a0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	785b      	ldrb	r3, [r3, #1]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d126      	bne.n	80041fe <HAL_PCD_EP_DB_Transmit+0x156>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	623b      	str	r3, [r7, #32]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041be:	b29b      	uxth	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	4413      	add	r3, r2
 80041c6:	623b      	str	r3, [r7, #32]
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	00da      	lsls	r2, r3, #3
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	4413      	add	r3, r2
 80041d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041d6:	61fb      	str	r3, [r7, #28]
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	b29b      	uxth	r3, r3
 80041de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	801a      	strh	r2, [r3, #0]
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	881b      	ldrh	r3, [r3, #0]
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	801a      	strh	r2, [r3, #0]
 80041fc:	e017      	b.n	800422e <HAL_PCD_EP_DB_Transmit+0x186>
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	785b      	ldrb	r3, [r3, #1]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d113      	bne.n	800422e <HAL_PCD_EP_DB_Transmit+0x186>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800420e:	b29b      	uxth	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	4413      	add	r3, r2
 8004216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	00da      	lsls	r2, r3, #3
 800421e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004220:	4413      	add	r3, r2
 8004222:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004226:	627b      	str	r3, [r7, #36]	@ 0x24
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	2200      	movs	r2, #0
 800422c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	78db      	ldrb	r3, [r3, #3]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d123      	bne.n	800427e <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	b29b      	uxth	r3, r3
 8004248:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800424c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004250:	837b      	strh	r3, [r7, #26]
 8004252:	8b7b      	ldrh	r3, [r7, #26]
 8004254:	f083 0320 	eor.w	r3, r3, #32
 8004258:	837b      	strh	r3, [r7, #26]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	441a      	add	r2, r3
 8004268:	8b7b      	ldrh	r3, [r7, #26]
 800426a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800426e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800427a:	b29b      	uxth	r3, r3
 800427c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	4619      	mov	r1, r3
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f007 fd9a 	bl	800bdbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01f      	beq.n	80042d4 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	881b      	ldrh	r3, [r3, #0]
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ae:	833b      	strh	r3, [r7, #24]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	461a      	mov	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	441a      	add	r2, r3
 80042be:	8b3b      	ldrh	r3, [r7, #24]
 80042c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80042d4:	2300      	movs	r3, #0
 80042d6:	e31f      	b.n	8004918 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d021      	beq.n	8004326 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042fc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	461a      	mov	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	441a      	add	r2, r3
 800430e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004312:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004316:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800431a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800431e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004322:	b29b      	uxth	r3, r3
 8004324:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800432c:	2b01      	cmp	r3, #1
 800432e:	f040 82ca 	bne.w	80048c6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	695a      	ldr	r2, [r3, #20]
 8004336:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800433a:	441a      	add	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	69da      	ldr	r2, [r3, #28]
 8004344:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004348:	441a      	add	r2, r3
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	6a1a      	ldr	r2, [r3, #32]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	429a      	cmp	r2, r3
 8004358:	d309      	bcc.n	800436e <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	6a1a      	ldr	r2, [r3, #32]
 8004364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004366:	1ad2      	subs	r2, r2, r3
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	621a      	str	r2, [r3, #32]
 800436c:	e015      	b.n	800439a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d107      	bne.n	8004386 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004376:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800437a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004384:	e009      	b.n	800439a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2200      	movs	r2, #0
 8004398:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	785b      	ldrb	r3, [r3, #1]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d15f      	bne.n	8004462 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	461a      	mov	r2, r3
 80043b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043b6:	4413      	add	r3, r2
 80043b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	00da      	lsls	r2, r3, #3
 80043c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043c2:	4413      	add	r3, r2
 80043c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80043c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043d8:	801a      	strh	r2, [r3, #0]
 80043da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10a      	bne.n	80043f6 <HAL_PCD_EP_DB_Transmit+0x34e>
 80043e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043f2:	801a      	strh	r2, [r3, #0]
 80043f4:	e051      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80043f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80043fa:	d816      	bhi.n	800442a <HAL_PCD_EP_DB_Transmit+0x382>
 80043fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043fe:	085b      	lsrs	r3, r3, #1
 8004400:	653b      	str	r3, [r7, #80]	@ 0x50
 8004402:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d002      	beq.n	8004412 <HAL_PCD_EP_DB_Transmit+0x36a>
 800440c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800440e:	3301      	adds	r3, #1
 8004410:	653b      	str	r3, [r7, #80]	@ 0x50
 8004412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	b29a      	uxth	r2, r3
 8004418:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800441a:	b29b      	uxth	r3, r3
 800441c:	029b      	lsls	r3, r3, #10
 800441e:	b29b      	uxth	r3, r3
 8004420:	4313      	orrs	r3, r2
 8004422:	b29a      	uxth	r2, r3
 8004424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004426:	801a      	strh	r2, [r3, #0]
 8004428:	e037      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x3f2>
 800442a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800442c:	095b      	lsrs	r3, r3, #5
 800442e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004430:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004432:	f003 031f 	and.w	r3, r3, #31
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <HAL_PCD_EP_DB_Transmit+0x398>
 800443a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443c:	3b01      	subs	r3, #1
 800443e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	b29a      	uxth	r2, r3
 8004446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004448:	b29b      	uxth	r3, r3
 800444a:	029b      	lsls	r3, r3, #10
 800444c:	b29b      	uxth	r3, r3
 800444e:	4313      	orrs	r3, r2
 8004450:	b29b      	uxth	r3, r3
 8004452:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004456:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800445a:	b29a      	uxth	r2, r3
 800445c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800445e:	801a      	strh	r2, [r3, #0]
 8004460:	e01b      	b.n	800449a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	785b      	ldrb	r3, [r3, #1]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d117      	bne.n	800449a <HAL_PCD_EP_DB_Transmit+0x3f2>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004478:	b29b      	uxth	r3, r3
 800447a:	461a      	mov	r2, r3
 800447c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800447e:	4413      	add	r3, r2
 8004480:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	00da      	lsls	r2, r3, #3
 8004488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800448a:	4413      	add	r3, r2
 800448c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004490:	647b      	str	r3, [r7, #68]	@ 0x44
 8004492:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004494:	b29a      	uxth	r2, r3
 8004496:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004498:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6818      	ldr	r0, [r3, #0]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	6959      	ldr	r1, [r3, #20]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	891a      	ldrh	r2, [r3, #8]
 80044a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	f005 fcd2 	bl	8009e52 <USB_WritePMA>
 80044ae:	e20a      	b.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	461a      	mov	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	4413      	add	r3, r2
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	6812      	ldr	r2, [r2, #0]
 80044c8:	4413      	add	r3, r2
 80044ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044ce:	881b      	ldrh	r3, [r3, #0]
 80044d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044d4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	699a      	ldr	r2, [r3, #24]
 80044dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d307      	bcc.n	80044f4 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	699a      	ldr	r2, [r3, #24]
 80044e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044ec:	1ad2      	subs	r2, r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	619a      	str	r2, [r3, #24]
 80044f2:	e002      	b.n	80044fa <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2200      	movs	r2, #0
 80044f8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f040 80f6 	bne.w	80046f0 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	785b      	ldrb	r3, [r3, #1]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d126      	bne.n	800455a <HAL_PCD_EP_DB_Transmit+0x4b2>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	677b      	str	r3, [r7, #116]	@ 0x74
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800451a:	b29b      	uxth	r3, r3
 800451c:	461a      	mov	r2, r3
 800451e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004520:	4413      	add	r3, r2
 8004522:	677b      	str	r3, [r7, #116]	@ 0x74
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	00da      	lsls	r2, r3, #3
 800452a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800452c:	4413      	add	r3, r2
 800452e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004532:	673b      	str	r3, [r7, #112]	@ 0x70
 8004534:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	b29b      	uxth	r3, r3
 800453a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800453e:	b29a      	uxth	r2, r3
 8004540:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004542:	801a      	strh	r2, [r3, #0]
 8004544:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	b29b      	uxth	r3, r3
 800454a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800454e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004552:	b29a      	uxth	r2, r3
 8004554:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004556:	801a      	strh	r2, [r3, #0]
 8004558:	e01a      	b.n	8004590 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	785b      	ldrb	r3, [r3, #1]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d116      	bne.n	8004590 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004570:	b29b      	uxth	r3, r3
 8004572:	461a      	mov	r2, r3
 8004574:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004576:	4413      	add	r3, r2
 8004578:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	00da      	lsls	r2, r3, #3
 8004580:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004582:	4413      	add	r3, r2
 8004584:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004588:	67bb      	str	r3, [r7, #120]	@ 0x78
 800458a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800458c:	2200      	movs	r2, #0
 800458e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	785b      	ldrb	r3, [r3, #1]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d12f      	bne.n	8004600 <HAL_PCD_EP_DB_Transmit+0x558>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	461a      	mov	r2, r3
 80045b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045b8:	4413      	add	r3, r2
 80045ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	00da      	lsls	r2, r3, #3
 80045c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045c8:	4413      	add	r3, r2
 80045ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80045ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045d6:	881b      	ldrh	r3, [r3, #0]
 80045d8:	b29b      	uxth	r3, r3
 80045da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045de:	b29a      	uxth	r2, r3
 80045e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045e4:	801a      	strh	r2, [r3, #0]
 80045e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045ea:	881b      	ldrh	r3, [r3, #0]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045fc:	801a      	strh	r2, [r3, #0]
 80045fe:	e01c      	b.n	800463a <HAL_PCD_EP_DB_Transmit+0x592>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	785b      	ldrb	r3, [r3, #1]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d118      	bne.n	800463a <HAL_PCD_EP_DB_Transmit+0x592>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004610:	b29b      	uxth	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004618:	4413      	add	r3, r2
 800461a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	00da      	lsls	r2, r3, #3
 8004624:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004628:	4413      	add	r3, r2
 800462a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800462e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004632:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004636:	2200      	movs	r2, #0
 8004638:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	78db      	ldrb	r3, [r3, #3]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d127      	bne.n	8004692 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	461a      	mov	r2, r3
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	b29b      	uxth	r3, r3
 8004654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800465c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004660:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004664:	f083 0320 	eor.w	r3, r3, #32
 8004668:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	461a      	mov	r2, r3
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	441a      	add	r2, r3
 800467a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800467e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004682:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800468a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800468e:	b29b      	uxth	r3, r3
 8004690:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	4619      	mov	r1, r3
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f007 fb90 	bl	800bdbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800469e:	88fb      	ldrh	r3, [r7, #6]
 80046a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d121      	bne.n	80046ec <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	461a      	mov	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	4413      	add	r3, r2
 80046b6:	881b      	ldrh	r3, [r3, #0]
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	441a      	add	r2, r3
 80046d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80046d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e113      	b.n	8004918 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80046f0:	88fb      	ldrh	r3, [r7, #6]
 80046f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d121      	bne.n	800473e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	881b      	ldrh	r3, [r3, #0]
 800470a:	b29b      	uxth	r3, r3
 800470c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004714:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	441a      	add	r2, r3
 8004726:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800472a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800472e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004732:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800473a:	b29b      	uxth	r3, r3
 800473c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004744:	2b01      	cmp	r3, #1
 8004746:	f040 80be 	bne.w	80048c6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004752:	441a      	add	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	69da      	ldr	r2, [r3, #28]
 800475c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004760:	441a      	add	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	6a1a      	ldr	r2, [r3, #32]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	429a      	cmp	r2, r3
 8004770:	d309      	bcc.n	8004786 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	6a1a      	ldr	r2, [r3, #32]
 800477c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800477e:	1ad2      	subs	r2, r2, r3
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	621a      	str	r2, [r3, #32]
 8004784:	e015      	b.n	80047b2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d107      	bne.n	800479e <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800478e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004792:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800479c:	e009      	b.n	80047b2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2200      	movs	r2, #0
 80047a8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	785b      	ldrb	r3, [r3, #1]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d15f      	bne.n	8004880 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	461a      	mov	r2, r3
 80047d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047d4:	4413      	add	r3, r2
 80047d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	00da      	lsls	r2, r3, #3
 80047de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047e0:	4413      	add	r3, r2
 80047e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80047e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80047e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047ea:	881b      	ldrh	r3, [r3, #0]
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047f6:	801a      	strh	r2, [r3, #0]
 80047f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10a      	bne.n	8004814 <HAL_PCD_EP_DB_Transmit+0x76c>
 80047fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004800:	881b      	ldrh	r3, [r3, #0]
 8004802:	b29b      	uxth	r3, r3
 8004804:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004808:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800480c:	b29a      	uxth	r2, r3
 800480e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004810:	801a      	strh	r2, [r3, #0]
 8004812:	e04e      	b.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004814:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004816:	2b3e      	cmp	r3, #62	@ 0x3e
 8004818:	d816      	bhi.n	8004848 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800481a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800481c:	085b      	lsrs	r3, r3, #1
 800481e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_PCD_EP_DB_Transmit+0x788>
 800482a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800482c:	3301      	adds	r3, #1
 800482e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	b29a      	uxth	r2, r3
 8004836:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004838:	b29b      	uxth	r3, r3
 800483a:	029b      	lsls	r3, r3, #10
 800483c:	b29b      	uxth	r3, r3
 800483e:	4313      	orrs	r3, r2
 8004840:	b29a      	uxth	r2, r3
 8004842:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004844:	801a      	strh	r2, [r3, #0]
 8004846:	e034      	b.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004848:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	663b      	str	r3, [r7, #96]	@ 0x60
 800484e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004850:	f003 031f 	and.w	r3, r3, #31
 8004854:	2b00      	cmp	r3, #0
 8004856:	d102      	bne.n	800485e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004858:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800485a:	3b01      	subs	r3, #1
 800485c:	663b      	str	r3, [r7, #96]	@ 0x60
 800485e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	b29a      	uxth	r2, r3
 8004864:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004866:	b29b      	uxth	r3, r3
 8004868:	029b      	lsls	r3, r3, #10
 800486a:	b29b      	uxth	r3, r3
 800486c:	4313      	orrs	r3, r2
 800486e:	b29b      	uxth	r3, r3
 8004870:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004874:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004878:	b29a      	uxth	r2, r3
 800487a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800487c:	801a      	strh	r2, [r3, #0]
 800487e:	e018      	b.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	785b      	ldrb	r3, [r3, #1]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d114      	bne.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004890:	b29b      	uxth	r3, r3
 8004892:	461a      	mov	r2, r3
 8004894:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004896:	4413      	add	r3, r2
 8004898:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	00da      	lsls	r2, r3, #3
 80048a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048a2:	4413      	add	r3, r2
 80048a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80048a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048b0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6818      	ldr	r0, [r3, #0]
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	6959      	ldr	r1, [r3, #20]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	895a      	ldrh	r2, [r3, #10]
 80048be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	f005 fac6 	bl	8009e52 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048e0:	82fb      	strh	r3, [r7, #22]
 80048e2:	8afb      	ldrh	r3, [r7, #22]
 80048e4:	f083 0310 	eor.w	r3, r3, #16
 80048e8:	82fb      	strh	r3, [r7, #22]
 80048ea:	8afb      	ldrh	r3, [r7, #22]
 80048ec:	f083 0320 	eor.w	r3, r3, #32
 80048f0:	82fb      	strh	r3, [r7, #22]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	441a      	add	r2, r3
 8004900:	8afb      	ldrh	r3, [r7, #22]
 8004902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800490a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800490e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004912:	b29b      	uxth	r3, r3
 8004914:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3798      	adds	r7, #152	@ 0x98
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	607b      	str	r3, [r7, #4]
 800492a:	460b      	mov	r3, r1
 800492c:	817b      	strh	r3, [r7, #10]
 800492e:	4613      	mov	r3, r2
 8004930:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004932:	897b      	ldrh	r3, [r7, #10]
 8004934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00b      	beq.n	8004956 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800493e:	897b      	ldrh	r3, [r7, #10]
 8004940:	f003 0207 	and.w	r2, r3, #7
 8004944:	4613      	mov	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	3310      	adds	r3, #16
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4413      	add	r3, r2
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	e009      	b.n	800496a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004956:	897a      	ldrh	r2, [r7, #10]
 8004958:	4613      	mov	r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	4413      	add	r3, r2
 8004968:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800496a:	893b      	ldrh	r3, [r7, #8]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d107      	bne.n	8004980 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2200      	movs	r2, #0
 8004974:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	b29a      	uxth	r2, r3
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	80da      	strh	r2, [r3, #6]
 800497e:	e00b      	b.n	8004998 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	2201      	movs	r2, #1
 8004984:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	b29a      	uxth	r2, r3
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	0c1b      	lsrs	r3, r3, #16
 8004992:	b29a      	uxth	r2, r3
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	371c      	adds	r7, #28
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80049de:	b29b      	uxth	r3, r3
 80049e0:	f043 0302 	orr.w	r3, r3, #2
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
	...

080049fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d141      	bne.n	8004a8e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a0a:	4b4b      	ldr	r3, [pc, #300]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a16:	d131      	bne.n	8004a7c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a18:	4b47      	ldr	r3, [pc, #284]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a1e:	4a46      	ldr	r2, [pc, #280]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a28:	4b43      	ldr	r3, [pc, #268]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a30:	4a41      	ldr	r2, [pc, #260]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a38:	4b40      	ldr	r3, [pc, #256]	@ (8004b3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2232      	movs	r2, #50	@ 0x32
 8004a3e:	fb02 f303 	mul.w	r3, r2, r3
 8004a42:	4a3f      	ldr	r2, [pc, #252]	@ (8004b40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	0c9b      	lsrs	r3, r3, #18
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a4e:	e002      	b.n	8004a56 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a56:	4b38      	ldr	r3, [pc, #224]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a62:	d102      	bne.n	8004a6a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1f2      	bne.n	8004a50 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a6a:	4b33      	ldr	r3, [pc, #204]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a76:	d158      	bne.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e057      	b.n	8004b2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a7c:	4b2e      	ldr	r3, [pc, #184]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a82:	4a2d      	ldr	r2, [pc, #180]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004a8c:	e04d      	b.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a94:	d141      	bne.n	8004b1a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a96:	4b28      	ldr	r3, [pc, #160]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d131      	bne.n	8004b08 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004aa4:	4b24      	ldr	r3, [pc, #144]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aaa:	4a23      	ldr	r2, [pc, #140]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ab0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ab4:	4b20      	ldr	r3, [pc, #128]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004abc:	4a1e      	ldr	r2, [pc, #120]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004abe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ac2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8004b3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2232      	movs	r2, #50	@ 0x32
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	4a1c      	ldr	r2, [pc, #112]	@ (8004b40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad4:	0c9b      	lsrs	r3, r3, #18
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ada:	e002      	b.n	8004ae2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ae2:	4b15      	ldr	r3, [pc, #84]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aee:	d102      	bne.n	8004af6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f2      	bne.n	8004adc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004af6:	4b10      	ldr	r3, [pc, #64]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b02:	d112      	bne.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e011      	b.n	8004b2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b08:	4b0b      	ldr	r3, [pc, #44]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b18:	e007      	b.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b1a:	4b07      	ldr	r3, [pc, #28]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b22:	4a05      	ldr	r2, [pc, #20]	@ (8004b38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b28:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3714      	adds	r7, #20
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	40007000 	.word	0x40007000
 8004b3c:	20000000 	.word	0x20000000
 8004b40:	431bde83 	.word	0x431bde83

08004b44 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004b48:	4b05      	ldr	r3, [pc, #20]	@ (8004b60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	4a04      	ldr	r2, [pc, #16]	@ (8004b60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b52:	6093      	str	r3, [r2, #8]
}
 8004b54:	bf00      	nop
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40007000 	.word	0x40007000

08004b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b088      	sub	sp, #32
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e2fe      	b.n	8005174 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d075      	beq.n	8004c6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b82:	4b97      	ldr	r3, [pc, #604]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b8c:	4b94      	ldr	r3, [pc, #592]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	f003 0303 	and.w	r3, r3, #3
 8004b94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b0c      	cmp	r3, #12
 8004b9a:	d102      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x3e>
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2b03      	cmp	r3, #3
 8004ba0:	d002      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x44>
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d10b      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba8:	4b8d      	ldr	r3, [pc, #564]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d05b      	beq.n	8004c6c <HAL_RCC_OscConfig+0x108>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d157      	bne.n	8004c6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e2d9      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bc8:	d106      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x74>
 8004bca:	4b85      	ldr	r3, [pc, #532]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a84      	ldr	r2, [pc, #528]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bd4:	6013      	str	r3, [r2, #0]
 8004bd6:	e01d      	b.n	8004c14 <HAL_RCC_OscConfig+0xb0>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004be0:	d10c      	bne.n	8004bfc <HAL_RCC_OscConfig+0x98>
 8004be2:	4b7f      	ldr	r3, [pc, #508]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a7e      	ldr	r2, [pc, #504]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	4b7c      	ldr	r3, [pc, #496]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a7b      	ldr	r2, [pc, #492]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	e00b      	b.n	8004c14 <HAL_RCC_OscConfig+0xb0>
 8004bfc:	4b78      	ldr	r3, [pc, #480]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a77      	ldr	r2, [pc, #476]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c06:	6013      	str	r3, [r2, #0]
 8004c08:	4b75      	ldr	r3, [pc, #468]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a74      	ldr	r2, [pc, #464]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d013      	beq.n	8004c44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1c:	f7fd fbd6 	bl	80023cc <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c24:	f7fd fbd2 	bl	80023cc <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b64      	cmp	r3, #100	@ 0x64
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e29e      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c36:	4b6a      	ldr	r3, [pc, #424]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0f0      	beq.n	8004c24 <HAL_RCC_OscConfig+0xc0>
 8004c42:	e014      	b.n	8004c6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c44:	f7fd fbc2 	bl	80023cc <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c4c:	f7fd fbbe 	bl	80023cc <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b64      	cmp	r3, #100	@ 0x64
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e28a      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c5e:	4b60      	ldr	r3, [pc, #384]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0xe8>
 8004c6a:	e000      	b.n	8004c6e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d075      	beq.n	8004d66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c7a:	4b59      	ldr	r3, [pc, #356]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 030c 	and.w	r3, r3, #12
 8004c82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c84:	4b56      	ldr	r3, [pc, #344]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	f003 0303 	and.w	r3, r3, #3
 8004c8c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	2b0c      	cmp	r3, #12
 8004c92:	d102      	bne.n	8004c9a <HAL_RCC_OscConfig+0x136>
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d002      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x13c>
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	d11f      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d005      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x154>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e25d      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cb8:	4b49      	ldr	r3, [pc, #292]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	061b      	lsls	r3, r3, #24
 8004cc6:	4946      	ldr	r1, [pc, #280]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ccc:	4b45      	ldr	r3, [pc, #276]	@ (8004de4 <HAL_RCC_OscConfig+0x280>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fd fb2f 	bl	8002334 <HAL_InitTick>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d043      	beq.n	8004d64 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e249      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d023      	beq.n	8004d30 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ce8:	4b3d      	ldr	r3, [pc, #244]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a3c      	ldr	r2, [pc, #240]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf4:	f7fd fb6a 	bl	80023cc <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cfc:	f7fd fb66 	bl	80023cc <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e232      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d0e:	4b34      	ldr	r3, [pc, #208]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d1a:	4b31      	ldr	r3, [pc, #196]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	061b      	lsls	r3, r3, #24
 8004d28:	492d      	ldr	r1, [pc, #180]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	604b      	str	r3, [r1, #4]
 8004d2e:	e01a      	b.n	8004d66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d30:	4b2b      	ldr	r3, [pc, #172]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a2a      	ldr	r2, [pc, #168]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3c:	f7fd fb46 	bl	80023cc <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d44:	f7fd fb42 	bl	80023cc <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e20e      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d56:	4b22      	ldr	r3, [pc, #136]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1f0      	bne.n	8004d44 <HAL_RCC_OscConfig+0x1e0>
 8004d62:	e000      	b.n	8004d66 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0308 	and.w	r3, r3, #8
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d041      	beq.n	8004df6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d01c      	beq.n	8004db4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d7a:	4b19      	ldr	r3, [pc, #100]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d80:	4a17      	ldr	r2, [pc, #92]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004d82:	f043 0301 	orr.w	r3, r3, #1
 8004d86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8a:	f7fd fb1f 	bl	80023cc <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d90:	e008      	b.n	8004da4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d92:	f7fd fb1b 	bl	80023cc <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e1e7      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004da4:	4b0e      	ldr	r3, [pc, #56]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0ef      	beq.n	8004d92 <HAL_RCC_OscConfig+0x22e>
 8004db2:	e020      	b.n	8004df6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004db4:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004db6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dba:	4a09      	ldr	r2, [pc, #36]	@ (8004de0 <HAL_RCC_OscConfig+0x27c>)
 8004dbc:	f023 0301 	bic.w	r3, r3, #1
 8004dc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc4:	f7fd fb02 	bl	80023cc <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dca:	e00d      	b.n	8004de8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dcc:	f7fd fafe 	bl	80023cc <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d906      	bls.n	8004de8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e1ca      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
 8004dde:	bf00      	nop
 8004de0:	40021000 	.word	0x40021000
 8004de4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004de8:	4b8c      	ldr	r3, [pc, #560]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1ea      	bne.n	8004dcc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80a6 	beq.w	8004f50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e04:	2300      	movs	r3, #0
 8004e06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e08:	4b84      	ldr	r3, [pc, #528]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_OscConfig+0x2b4>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <HAL_RCC_OscConfig+0x2b6>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1e:	4b7f      	ldr	r3, [pc, #508]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e22:	4a7e      	ldr	r2, [pc, #504]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e2a:	4b7c      	ldr	r3, [pc, #496]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e36:	2301      	movs	r3, #1
 8004e38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e3a:	4b79      	ldr	r3, [pc, #484]	@ (8005020 <HAL_RCC_OscConfig+0x4bc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d118      	bne.n	8004e78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e46:	4b76      	ldr	r3, [pc, #472]	@ (8005020 <HAL_RCC_OscConfig+0x4bc>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a75      	ldr	r2, [pc, #468]	@ (8005020 <HAL_RCC_OscConfig+0x4bc>)
 8004e4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e52:	f7fd fabb 	bl	80023cc <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e58:	e008      	b.n	8004e6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e5a:	f7fd fab7 	bl	80023cc <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e183      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e6c:	4b6c      	ldr	r3, [pc, #432]	@ (8005020 <HAL_RCC_OscConfig+0x4bc>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d0f0      	beq.n	8004e5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d108      	bne.n	8004e92 <HAL_RCC_OscConfig+0x32e>
 8004e80:	4b66      	ldr	r3, [pc, #408]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e86:	4a65      	ldr	r2, [pc, #404]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e88:	f043 0301 	orr.w	r3, r3, #1
 8004e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e90:	e024      	b.n	8004edc <HAL_RCC_OscConfig+0x378>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2b05      	cmp	r3, #5
 8004e98:	d110      	bne.n	8004ebc <HAL_RCC_OscConfig+0x358>
 8004e9a:	4b60      	ldr	r3, [pc, #384]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea0:	4a5e      	ldr	r2, [pc, #376]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ea2:	f043 0304 	orr.w	r3, r3, #4
 8004ea6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eaa:	4b5c      	ldr	r3, [pc, #368]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb0:	4a5a      	ldr	r2, [pc, #360]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004eb2:	f043 0301 	orr.w	r3, r3, #1
 8004eb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eba:	e00f      	b.n	8004edc <HAL_RCC_OscConfig+0x378>
 8004ebc:	4b57      	ldr	r3, [pc, #348]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec2:	4a56      	ldr	r2, [pc, #344]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ec4:	f023 0301 	bic.w	r3, r3, #1
 8004ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ecc:	4b53      	ldr	r3, [pc, #332]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed2:	4a52      	ldr	r2, [pc, #328]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ed4:	f023 0304 	bic.w	r3, r3, #4
 8004ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d016      	beq.n	8004f12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee4:	f7fd fa72 	bl	80023cc <HAL_GetTick>
 8004ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eea:	e00a      	b.n	8004f02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eec:	f7fd fa6e 	bl	80023cc <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e138      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f02:	4b46      	ldr	r3, [pc, #280]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0ed      	beq.n	8004eec <HAL_RCC_OscConfig+0x388>
 8004f10:	e015      	b.n	8004f3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f12:	f7fd fa5b 	bl	80023cc <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f18:	e00a      	b.n	8004f30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f1a:	f7fd fa57 	bl	80023cc <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d901      	bls.n	8004f30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e121      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f30:	4b3a      	ldr	r3, [pc, #232]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1ed      	bne.n	8004f1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f3e:	7ffb      	ldrb	r3, [r7, #31]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d105      	bne.n	8004f50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f44:	4b35      	ldr	r3, [pc, #212]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	4a34      	ldr	r2, [pc, #208]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f4e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0320 	and.w	r3, r3, #32
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d03c      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d01c      	beq.n	8004f9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f64:	4b2d      	ldr	r3, [pc, #180]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f6a:	4a2c      	ldr	r2, [pc, #176]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f6c:	f043 0301 	orr.w	r3, r3, #1
 8004f70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f74:	f7fd fa2a 	bl	80023cc <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f7a:	e008      	b.n	8004f8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f7c:	f7fd fa26 	bl	80023cc <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e0f2      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f8e:	4b23      	ldr	r3, [pc, #140]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004f90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d0ef      	beq.n	8004f7c <HAL_RCC_OscConfig+0x418>
 8004f9c:	e01b      	b.n	8004fd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004fa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004fa6:	f023 0301 	bic.w	r3, r3, #1
 8004faa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fae:	f7fd fa0d 	bl	80023cc <HAL_GetTick>
 8004fb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fb6:	f7fd fa09 	bl	80023cc <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e0d5      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fc8:	4b14      	ldr	r3, [pc, #80]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004fca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1ef      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 80c9 	beq.w	8005172 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f003 030c 	and.w	r3, r3, #12
 8004fe8:	2b0c      	cmp	r3, #12
 8004fea:	f000 8083 	beq.w	80050f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d15e      	bne.n	80050b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ff6:	4b09      	ldr	r3, [pc, #36]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a08      	ldr	r2, [pc, #32]	@ (800501c <HAL_RCC_OscConfig+0x4b8>)
 8004ffc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005002:	f7fd f9e3 	bl	80023cc <HAL_GetTick>
 8005006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005008:	e00c      	b.n	8005024 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800500a:	f7fd f9df 	bl	80023cc <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d905      	bls.n	8005024 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e0ab      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
 800501c:	40021000 	.word	0x40021000
 8005020:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005024:	4b55      	ldr	r3, [pc, #340]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1ec      	bne.n	800500a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005030:	4b52      	ldr	r3, [pc, #328]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	4b52      	ldr	r3, [pc, #328]	@ (8005180 <HAL_RCC_OscConfig+0x61c>)
 8005036:	4013      	ands	r3, r2
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6a11      	ldr	r1, [r2, #32]
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005040:	3a01      	subs	r2, #1
 8005042:	0112      	lsls	r2, r2, #4
 8005044:	4311      	orrs	r1, r2
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800504a:	0212      	lsls	r2, r2, #8
 800504c:	4311      	orrs	r1, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005052:	0852      	lsrs	r2, r2, #1
 8005054:	3a01      	subs	r2, #1
 8005056:	0552      	lsls	r2, r2, #21
 8005058:	4311      	orrs	r1, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800505e:	0852      	lsrs	r2, r2, #1
 8005060:	3a01      	subs	r2, #1
 8005062:	0652      	lsls	r2, r2, #25
 8005064:	4311      	orrs	r1, r2
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800506a:	06d2      	lsls	r2, r2, #27
 800506c:	430a      	orrs	r2, r1
 800506e:	4943      	ldr	r1, [pc, #268]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005070:	4313      	orrs	r3, r2
 8005072:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005074:	4b41      	ldr	r3, [pc, #260]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a40      	ldr	r2, [pc, #256]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 800507a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800507e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005080:	4b3e      	ldr	r3, [pc, #248]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	4a3d      	ldr	r2, [pc, #244]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800508a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800508c:	f7fd f99e 	bl	80023cc <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005094:	f7fd f99a 	bl	80023cc <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e066      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a6:	4b35      	ldr	r3, [pc, #212]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f0      	beq.n	8005094 <HAL_RCC_OscConfig+0x530>
 80050b2:	e05e      	b.n	8005172 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b4:	4b31      	ldr	r3, [pc, #196]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a30      	ldr	r2, [pc, #192]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c0:	f7fd f984 	bl	80023cc <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c8:	f7fd f980 	bl	80023cc <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e04c      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050da:	4b28      	ldr	r3, [pc, #160]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80050e6:	4b25      	ldr	r3, [pc, #148]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050e8:	68da      	ldr	r2, [r3, #12]
 80050ea:	4924      	ldr	r1, [pc, #144]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 80050ec:	4b25      	ldr	r3, [pc, #148]	@ (8005184 <HAL_RCC_OscConfig+0x620>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	60cb      	str	r3, [r1, #12]
 80050f2:	e03e      	b.n	8005172 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d101      	bne.n	8005100 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e039      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005100:	4b1e      	ldr	r3, [pc, #120]	@ (800517c <HAL_RCC_OscConfig+0x618>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f003 0203 	and.w	r2, r3, #3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	429a      	cmp	r2, r3
 8005112:	d12c      	bne.n	800516e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511e:	3b01      	subs	r3, #1
 8005120:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005122:	429a      	cmp	r2, r3
 8005124:	d123      	bne.n	800516e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005130:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005132:	429a      	cmp	r2, r3
 8005134:	d11b      	bne.n	800516e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d113      	bne.n	800516e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005150:	085b      	lsrs	r3, r3, #1
 8005152:	3b01      	subs	r3, #1
 8005154:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005156:	429a      	cmp	r2, r3
 8005158:	d109      	bne.n	800516e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	3b01      	subs	r3, #1
 8005168:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800516a:	429a      	cmp	r2, r3
 800516c:	d001      	beq.n	8005172 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e000      	b.n	8005174 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3720      	adds	r7, #32
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40021000 	.word	0x40021000
 8005180:	019f800c 	.word	0x019f800c
 8005184:	feeefffc 	.word	0xfeeefffc

08005188 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005192:	2300      	movs	r3, #0
 8005194:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e11e      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a0:	4b91      	ldr	r3, [pc, #580]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 030f 	and.w	r3, r3, #15
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d910      	bls.n	80051d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ae:	4b8e      	ldr	r3, [pc, #568]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f023 020f 	bic.w	r2, r3, #15
 80051b6:	498c      	ldr	r1, [pc, #560]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051be:	4b8a      	ldr	r3, [pc, #552]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d001      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e106      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d073      	beq.n	80052c4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d129      	bne.n	8005238 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051e4:	4b81      	ldr	r3, [pc, #516]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e0f4      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80051f4:	f000 f99e 	bl	8005534 <RCC_GetSysClockFreqFromPLLSource>
 80051f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	4a7c      	ldr	r2, [pc, #496]	@ (80053f0 <HAL_RCC_ClockConfig+0x268>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d93f      	bls.n	8005282 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005202:	4b7a      	ldr	r3, [pc, #488]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d009      	beq.n	8005222 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005216:	2b00      	cmp	r3, #0
 8005218:	d033      	beq.n	8005282 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800521e:	2b00      	cmp	r3, #0
 8005220:	d12f      	bne.n	8005282 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005222:	4b72      	ldr	r3, [pc, #456]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800522a:	4a70      	ldr	r2, [pc, #448]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 800522c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005230:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005232:	2380      	movs	r3, #128	@ 0x80
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	e024      	b.n	8005282 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	2b02      	cmp	r3, #2
 800523e:	d107      	bne.n	8005250 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005240:	4b6a      	ldr	r3, [pc, #424]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e0c6      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005250:	4b66      	ldr	r3, [pc, #408]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e0be      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005260:	f000 f8ce 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 8005264:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	4a61      	ldr	r2, [pc, #388]	@ (80053f0 <HAL_RCC_ClockConfig+0x268>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d909      	bls.n	8005282 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800526e:	4b5f      	ldr	r3, [pc, #380]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005276:	4a5d      	ldr	r2, [pc, #372]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800527c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800527e:	2380      	movs	r3, #128	@ 0x80
 8005280:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005282:	4b5a      	ldr	r3, [pc, #360]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f023 0203 	bic.w	r2, r3, #3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	4957      	ldr	r1, [pc, #348]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005290:	4313      	orrs	r3, r2
 8005292:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005294:	f7fd f89a 	bl	80023cc <HAL_GetTick>
 8005298:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529a:	e00a      	b.n	80052b2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800529c:	f7fd f896 	bl	80023cc <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e095      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b2:	4b4e      	ldr	r3, [pc, #312]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 020c 	and.w	r2, r3, #12
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d1eb      	bne.n	800529c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d023      	beq.n	8005318 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052dc:	4b43      	ldr	r3, [pc, #268]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4a42      	ldr	r2, [pc, #264]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80052e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052e6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0308 	and.w	r3, r3, #8
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d007      	beq.n	8005304 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80052f4:	4b3d      	ldr	r3, [pc, #244]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052fc:	4a3b      	ldr	r2, [pc, #236]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80052fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005302:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005304:	4b39      	ldr	r3, [pc, #228]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	4936      	ldr	r1, [pc, #216]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005312:	4313      	orrs	r3, r2
 8005314:	608b      	str	r3, [r1, #8]
 8005316:	e008      	b.n	800532a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	2b80      	cmp	r3, #128	@ 0x80
 800531c:	d105      	bne.n	800532a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800531e:	4b33      	ldr	r3, [pc, #204]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	4a32      	ldr	r2, [pc, #200]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005324:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005328:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800532a:	4b2f      	ldr	r3, [pc, #188]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d21d      	bcs.n	8005374 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005338:	4b2b      	ldr	r3, [pc, #172]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f023 020f 	bic.w	r2, r3, #15
 8005340:	4929      	ldr	r1, [pc, #164]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	4313      	orrs	r3, r2
 8005346:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005348:	f7fd f840 	bl	80023cc <HAL_GetTick>
 800534c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800534e:	e00a      	b.n	8005366 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005350:	f7fd f83c 	bl	80023cc <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800535e:	4293      	cmp	r3, r2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e03b      	b.n	80053de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005366:	4b20      	ldr	r3, [pc, #128]	@ (80053e8 <HAL_RCC_ClockConfig+0x260>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 030f 	and.w	r3, r3, #15
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d1ed      	bne.n	8005350 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b00      	cmp	r3, #0
 800537e:	d008      	beq.n	8005392 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005380:	4b1a      	ldr	r3, [pc, #104]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	4917      	ldr	r1, [pc, #92]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 800538e:	4313      	orrs	r3, r2
 8005390:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d009      	beq.n	80053b2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800539e:	4b13      	ldr	r3, [pc, #76]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	490f      	ldr	r1, [pc, #60]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053b2:	f000 f825 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 80053b6:	4602      	mov	r2, r0
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <HAL_RCC_ClockConfig+0x264>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	091b      	lsrs	r3, r3, #4
 80053be:	f003 030f 	and.w	r3, r3, #15
 80053c2:	490c      	ldr	r1, [pc, #48]	@ (80053f4 <HAL_RCC_ClockConfig+0x26c>)
 80053c4:	5ccb      	ldrb	r3, [r1, r3]
 80053c6:	f003 031f 	and.w	r3, r3, #31
 80053ca:	fa22 f303 	lsr.w	r3, r2, r3
 80053ce:	4a0a      	ldr	r2, [pc, #40]	@ (80053f8 <HAL_RCC_ClockConfig+0x270>)
 80053d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80053d2:	4b0a      	ldr	r3, [pc, #40]	@ (80053fc <HAL_RCC_ClockConfig+0x274>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fc ffac 	bl	8002334 <HAL_InitTick>
 80053dc:	4603      	mov	r3, r0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3718      	adds	r7, #24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	40022000 	.word	0x40022000
 80053ec:	40021000 	.word	0x40021000
 80053f0:	04c4b400 	.word	0x04c4b400
 80053f4:	0800c3d0 	.word	0x0800c3d0
 80053f8:	20000000 	.word	0x20000000
 80053fc:	20000008 	.word	0x20000008

08005400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005406:	4b2c      	ldr	r3, [pc, #176]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 030c 	and.w	r3, r3, #12
 800540e:	2b04      	cmp	r3, #4
 8005410:	d102      	bne.n	8005418 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005412:	4b2a      	ldr	r3, [pc, #168]	@ (80054bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	e047      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005418:	4b27      	ldr	r3, [pc, #156]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 030c 	and.w	r3, r3, #12
 8005420:	2b08      	cmp	r3, #8
 8005422:	d102      	bne.n	800542a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005424:	4b26      	ldr	r3, [pc, #152]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005426:	613b      	str	r3, [r7, #16]
 8005428:	e03e      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800542a:	4b23      	ldr	r3, [pc, #140]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 030c 	and.w	r3, r3, #12
 8005432:	2b0c      	cmp	r3, #12
 8005434:	d136      	bne.n	80054a4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005436:	4b20      	ldr	r3, [pc, #128]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005440:	4b1d      	ldr	r3, [pc, #116]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	091b      	lsrs	r3, r3, #4
 8005446:	f003 030f 	and.w	r3, r3, #15
 800544a:	3301      	adds	r3, #1
 800544c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b03      	cmp	r3, #3
 8005452:	d10c      	bne.n	800546e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005454:	4a1a      	ldr	r2, [pc, #104]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	fbb2 f3f3 	udiv	r3, r2, r3
 800545c:	4a16      	ldr	r2, [pc, #88]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800545e:	68d2      	ldr	r2, [r2, #12]
 8005460:	0a12      	lsrs	r2, r2, #8
 8005462:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005466:	fb02 f303 	mul.w	r3, r2, r3
 800546a:	617b      	str	r3, [r7, #20]
      break;
 800546c:	e00c      	b.n	8005488 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800546e:	4a13      	ldr	r2, [pc, #76]	@ (80054bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	fbb2 f3f3 	udiv	r3, r2, r3
 8005476:	4a10      	ldr	r2, [pc, #64]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005478:	68d2      	ldr	r2, [r2, #12]
 800547a:	0a12      	lsrs	r2, r2, #8
 800547c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005480:	fb02 f303 	mul.w	r3, r2, r3
 8005484:	617b      	str	r3, [r7, #20]
      break;
 8005486:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005488:	4b0b      	ldr	r3, [pc, #44]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	0e5b      	lsrs	r3, r3, #25
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	3301      	adds	r3, #1
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	e001      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80054a8:	693b      	ldr	r3, [r7, #16]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40021000 	.word	0x40021000
 80054bc:	00f42400 	.word	0x00f42400
 80054c0:	007a1200 	.word	0x007a1200

080054c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054c8:	4b03      	ldr	r3, [pc, #12]	@ (80054d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80054ca:	681b      	ldr	r3, [r3, #0]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	20000000 	.word	0x20000000

080054dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054e0:	f7ff fff0 	bl	80054c4 <HAL_RCC_GetHCLKFreq>
 80054e4:	4602      	mov	r2, r0
 80054e6:	4b06      	ldr	r3, [pc, #24]	@ (8005500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	0a1b      	lsrs	r3, r3, #8
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	4904      	ldr	r1, [pc, #16]	@ (8005504 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054f2:	5ccb      	ldrb	r3, [r1, r3]
 80054f4:	f003 031f 	and.w	r3, r3, #31
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021000 	.word	0x40021000
 8005504:	0800c3e0 	.word	0x0800c3e0

08005508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800550c:	f7ff ffda 	bl	80054c4 <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b06      	ldr	r3, [pc, #24]	@ (800552c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	0adb      	lsrs	r3, r3, #11
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4904      	ldr	r1, [pc, #16]	@ (8005530 <HAL_RCC_GetPCLK2Freq+0x28>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005528:	4618      	mov	r0, r3
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40021000 	.word	0x40021000
 8005530:	0800c3e0 	.word	0x0800c3e0

08005534 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800553a:	4b1e      	ldr	r3, [pc, #120]	@ (80055b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005544:	4b1b      	ldr	r3, [pc, #108]	@ (80055b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	3301      	adds	r3, #1
 8005550:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	2b03      	cmp	r3, #3
 8005556:	d10c      	bne.n	8005572 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005558:	4a17      	ldr	r2, [pc, #92]	@ (80055b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005560:	4a14      	ldr	r2, [pc, #80]	@ (80055b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005562:	68d2      	ldr	r2, [r2, #12]
 8005564:	0a12      	lsrs	r2, r2, #8
 8005566:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800556a:	fb02 f303 	mul.w	r3, r2, r3
 800556e:	617b      	str	r3, [r7, #20]
    break;
 8005570:	e00c      	b.n	800558c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005572:	4a12      	ldr	r2, [pc, #72]	@ (80055bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	fbb2 f3f3 	udiv	r3, r2, r3
 800557a:	4a0e      	ldr	r2, [pc, #56]	@ (80055b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800557c:	68d2      	ldr	r2, [r2, #12]
 800557e:	0a12      	lsrs	r2, r2, #8
 8005580:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005584:	fb02 f303 	mul.w	r3, r2, r3
 8005588:	617b      	str	r3, [r7, #20]
    break;
 800558a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800558c:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	0e5b      	lsrs	r3, r3, #25
 8005592:	f003 0303 	and.w	r3, r3, #3
 8005596:	3301      	adds	r3, #1
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80055a6:	687b      	ldr	r3, [r7, #4]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	371c      	adds	r7, #28
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	40021000 	.word	0x40021000
 80055b8:	007a1200 	.word	0x007a1200
 80055bc:	00f42400 	.word	0x00f42400

080055c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055c8:	2300      	movs	r3, #0
 80055ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055cc:	2300      	movs	r3, #0
 80055ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 8098 	beq.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055de:	2300      	movs	r3, #0
 80055e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055e2:	4b43      	ldr	r3, [pc, #268]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10d      	bne.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055ee:	4b40      	ldr	r3, [pc, #256]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f2:	4a3f      	ldr	r2, [pc, #252]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055fa:	4b3d      	ldr	r3, [pc, #244]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005602:	60bb      	str	r3, [r7, #8]
 8005604:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005606:	2301      	movs	r3, #1
 8005608:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800560a:	4b3a      	ldr	r3, [pc, #232]	@ (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a39      	ldr	r2, [pc, #228]	@ (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005614:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005616:	f7fc fed9 	bl	80023cc <HAL_GetTick>
 800561a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800561c:	e009      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800561e:	f7fc fed5 	bl	80023cc <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d902      	bls.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	74fb      	strb	r3, [r7, #19]
        break;
 8005630:	e005      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005632:	4b30      	ldr	r3, [pc, #192]	@ (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0ef      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800563e:	7cfb      	ldrb	r3, [r7, #19]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d159      	bne.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005644:	4b2a      	ldr	r3, [pc, #168]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800564a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800564e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d01e      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	429a      	cmp	r2, r3
 800565e:	d019      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005660:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005666:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800566a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800566c:	4b20      	ldr	r3, [pc, #128]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800566e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005672:	4a1f      	ldr	r2, [pc, #124]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800567c:	4b1c      	ldr	r3, [pc, #112]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005682:	4a1b      	ldr	r2, [pc, #108]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005688:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800568c:	4a18      	ldr	r2, [pc, #96]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d016      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800569e:	f7fc fe95 	bl	80023cc <HAL_GetTick>
 80056a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056a4:	e00b      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056a6:	f7fc fe91 	bl	80023cc <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d902      	bls.n	80056be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	74fb      	strb	r3, [r7, #19]
            break;
 80056bc:	e006      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056be:	4b0c      	ldr	r3, [pc, #48]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d0ec      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80056cc:	7cfb      	ldrb	r3, [r7, #19]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10b      	bne.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056d2:	4b07      	ldr	r3, [pc, #28]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056e0:	4903      	ldr	r1, [pc, #12]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80056e8:	e008      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056ea:	7cfb      	ldrb	r3, [r7, #19]
 80056ec:	74bb      	strb	r3, [r7, #18]
 80056ee:	e005      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80056f0:	40021000 	.word	0x40021000
 80056f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f8:	7cfb      	ldrb	r3, [r7, #19]
 80056fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056fc:	7c7b      	ldrb	r3, [r7, #17]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d105      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005702:	4ba7      	ldr	r3, [pc, #668]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005706:	4aa6      	ldr	r2, [pc, #664]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800570c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00a      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800571a:	4ba1      	ldr	r3, [pc, #644]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800571c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005720:	f023 0203 	bic.w	r2, r3, #3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	499d      	ldr	r1, [pc, #628]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800572a:	4313      	orrs	r3, r2
 800572c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00a      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800573c:	4b98      	ldr	r3, [pc, #608]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800573e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005742:	f023 020c 	bic.w	r2, r3, #12
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	4995      	ldr	r1, [pc, #596]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800574c:	4313      	orrs	r3, r2
 800574e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0304 	and.w	r3, r3, #4
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800575e:	4b90      	ldr	r3, [pc, #576]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005764:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	498c      	ldr	r1, [pc, #560]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800576e:	4313      	orrs	r3, r2
 8005770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00a      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005780:	4b87      	ldr	r3, [pc, #540]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005786:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	4984      	ldr	r1, [pc, #528]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005790:	4313      	orrs	r3, r2
 8005792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0310 	and.w	r3, r3, #16
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00a      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057a2:	4b7f      	ldr	r3, [pc, #508]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	497b      	ldr	r1, [pc, #492]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0320 	and.w	r3, r3, #32
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00a      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057c4:	4b76      	ldr	r3, [pc, #472]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	4973      	ldr	r1, [pc, #460]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057e6:	4b6e      	ldr	r3, [pc, #440]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	496a      	ldr	r1, [pc, #424]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00a      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005808:	4b65      	ldr	r3, [pc, #404]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	4962      	ldr	r1, [pc, #392]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800582a:	4b5d      	ldr	r3, [pc, #372]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005838:	4959      	ldr	r1, [pc, #356]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00a      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800584c:	4b54      	ldr	r3, [pc, #336]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800584e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005852:	f023 0203 	bic.w	r2, r3, #3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585a:	4951      	ldr	r1, [pc, #324]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800585c:	4313      	orrs	r3, r2
 800585e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800586e:	4b4c      	ldr	r3, [pc, #304]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005874:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587c:	4948      	ldr	r1, [pc, #288]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800588c:	2b00      	cmp	r3, #0
 800588e:	d015      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005890:	4b43      	ldr	r3, [pc, #268]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005896:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589e:	4940      	ldr	r1, [pc, #256]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058ae:	d105      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058b0:	4b3b      	ldr	r3, [pc, #236]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	4a3a      	ldr	r2, [pc, #232]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058ba:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d015      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80058c8:	4b35      	ldr	r3, [pc, #212]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d6:	4932      	ldr	r1, [pc, #200]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058e6:	d105      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058e8:	4b2d      	ldr	r3, [pc, #180]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	4a2c      	ldr	r2, [pc, #176]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058f2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d015      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005900:	4b27      	ldr	r3, [pc, #156]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005906:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800590e:	4924      	ldr	r1, [pc, #144]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005910:	4313      	orrs	r3, r2
 8005912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800591a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800591e:	d105      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005920:	4b1f      	ldr	r3, [pc, #124]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	4a1e      	ldr	r2, [pc, #120]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800592a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d015      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005938:	4b19      	ldr	r3, [pc, #100]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800593a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800593e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005946:	4916      	ldr	r1, [pc, #88]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005948:	4313      	orrs	r3, r2
 800594a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005956:	d105      	bne.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005958:	4b11      	ldr	r3, [pc, #68]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	4a10      	ldr	r2, [pc, #64]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800595e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005962:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d019      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005970:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005976:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	4908      	ldr	r1, [pc, #32]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005980:	4313      	orrs	r3, r2
 8005982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800598e:	d109      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005990:	4b03      	ldr	r3, [pc, #12]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	4a02      	ldr	r2, [pc, #8]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800599a:	60d3      	str	r3, [r2, #12]
 800599c:	e002      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800599e:	bf00      	nop
 80059a0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d015      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80059b0:	4b29      	ldr	r3, [pc, #164]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059be:	4926      	ldr	r1, [pc, #152]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059ce:	d105      	bne.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80059d0:	4b21      	ldr	r3, [pc, #132]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	4a20      	ldr	r2, [pc, #128]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059da:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d015      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80059e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ee:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059f6:	4918      	ldr	r1, [pc, #96]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a06:	d105      	bne.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a08:	4b13      	ldr	r3, [pc, #76]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	4a12      	ldr	r2, [pc, #72]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a12:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d015      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005a20:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a2e:	490a      	ldr	r1, [pc, #40]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a3e:	d105      	bne.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a40:	4b05      	ldr	r3, [pc, #20]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	4a04      	ldr	r2, [pc, #16]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a4a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005a4c:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	40021000 	.word	0x40021000

08005a5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e09d      	b.n	8005baa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d108      	bne.n	8005a88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a7e:	d009      	beq.n	8005a94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	61da      	str	r2, [r3, #28]
 8005a86:	e005      	b.n	8005a94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d106      	bne.n	8005ab4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7fa ffcc 	bl	8000a4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ad4:	d902      	bls.n	8005adc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	e002      	b.n	8005ae2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ae0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005aea:	d007      	beq.n	8005afc <HAL_SPI_Init+0xa0>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005af4:	d002      	beq.n	8005afc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	431a      	orrs	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b34:	431a      	orrs	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b3e:	ea42 0103 	orr.w	r1, r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	0c1b      	lsrs	r3, r3, #16
 8005b58:	f003 0204 	and.w	r2, r3, #4
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b6a:	f003 0308 	and.w	r3, r3, #8
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005b78:	ea42 0103 	orr.w	r1, r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	69da      	ldr	r2, [r3, #28]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b088      	sub	sp, #32
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	603b      	str	r3, [r7, #0]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bc2:	f7fc fc03 	bl	80023cc <HAL_GetTick>
 8005bc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005bc8:	88fb      	ldrh	r3, [r7, #6]
 8005bca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d001      	beq.n	8005bdc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005bd8:	2302      	movs	r3, #2
 8005bda:	e15c      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d002      	beq.n	8005be8 <HAL_SPI_Transmit+0x36>
 8005be2:	88fb      	ldrh	r3, [r7, #6]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e154      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d101      	bne.n	8005bfa <HAL_SPI_Transmit+0x48>
 8005bf6:	2302      	movs	r3, #2
 8005bf8:	e14d      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2203      	movs	r2, #3
 8005c06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	88fa      	ldrh	r2, [r7, #6]
 8005c1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	88fa      	ldrh	r2, [r7, #6]
 8005c20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c4c:	d10f      	bne.n	8005c6e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c78:	2b40      	cmp	r3, #64	@ 0x40
 8005c7a:	d007      	beq.n	8005c8c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c94:	d952      	bls.n	8005d3c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d002      	beq.n	8005ca4 <HAL_SPI_Transmit+0xf2>
 8005c9e:	8b7b      	ldrh	r3, [r7, #26]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d145      	bne.n	8005d30 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca8:	881a      	ldrh	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb4:	1c9a      	adds	r2, r3, #2
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005cc8:	e032      	b.n	8005d30 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0302 	and.w	r3, r3, #2
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d112      	bne.n	8005cfe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cdc:	881a      	ldrh	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce8:	1c9a      	adds	r2, r3, #2
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cfc:	e018      	b.n	8005d30 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cfe:	f7fc fb65 	bl	80023cc <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d803      	bhi.n	8005d16 <HAL_SPI_Transmit+0x164>
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d14:	d102      	bne.n	8005d1c <HAL_SPI_Transmit+0x16a>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d109      	bne.n	8005d30 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e0b2      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1c7      	bne.n	8005cca <HAL_SPI_Transmit+0x118>
 8005d3a:	e083      	b.n	8005e44 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <HAL_SPI_Transmit+0x198>
 8005d44:	8b7b      	ldrh	r3, [r7, #26]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d177      	bne.n	8005e3a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d912      	bls.n	8005d7a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d58:	881a      	ldrh	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d64:	1c9a      	adds	r2, r3, #2
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b02      	subs	r3, #2
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d78:	e05f      	b.n	8005e3a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	330c      	adds	r3, #12
 8005d84:	7812      	ldrb	r2, [r2, #0]
 8005d86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005da0:	e04b      	b.n	8005e3a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d12b      	bne.n	8005e08 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d912      	bls.n	8005de0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbe:	881a      	ldrh	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dca:	1c9a      	adds	r2, r3, #2
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	3b02      	subs	r3, #2
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dde:	e02c      	b.n	8005e3a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	330c      	adds	r3, #12
 8005dea:	7812      	ldrb	r2, [r2, #0]
 8005dec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e06:	e018      	b.n	8005e3a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e08:	f7fc fae0 	bl	80023cc <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d803      	bhi.n	8005e20 <HAL_SPI_Transmit+0x26e>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1e:	d102      	bne.n	8005e26 <HAL_SPI_Transmit+0x274>
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d109      	bne.n	8005e3a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e02d      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1ae      	bne.n	8005da2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e44:	69fa      	ldr	r2, [r7, #28]
 8005e46:	6839      	ldr	r1, [r7, #0]
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fb65 	bl	8006518 <SPI_EndRxTxTransaction>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d002      	beq.n	8005e5a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	617b      	str	r3, [r7, #20]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d001      	beq.n	8005e94 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005e94:	2300      	movs	r3, #0
  }
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3720      	adds	r7, #32
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b08a      	sub	sp, #40	@ 0x28
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	60f8      	str	r0, [r7, #12]
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	607a      	str	r2, [r7, #4]
 8005eaa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005eac:	2301      	movs	r3, #1
 8005eae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005eb0:	f7fc fa8c 	bl	80023cc <HAL_GetTick>
 8005eb4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ebc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005ec4:	887b      	ldrh	r3, [r7, #2]
 8005ec6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005ec8:	887b      	ldrh	r3, [r7, #2]
 8005eca:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ecc:	7ffb      	ldrb	r3, [r7, #31]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d00c      	beq.n	8005eec <HAL_SPI_TransmitReceive+0x4e>
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ed8:	d106      	bne.n	8005ee8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d102      	bne.n	8005ee8 <HAL_SPI_TransmitReceive+0x4a>
 8005ee2:	7ffb      	ldrb	r3, [r7, #31]
 8005ee4:	2b04      	cmp	r3, #4
 8005ee6:	d001      	beq.n	8005eec <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005ee8:	2302      	movs	r3, #2
 8005eea:	e1f3      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d005      	beq.n	8005efe <HAL_SPI_TransmitReceive+0x60>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d002      	beq.n	8005efe <HAL_SPI_TransmitReceive+0x60>
 8005ef8:	887b      	ldrh	r3, [r7, #2]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e1e8      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_SPI_TransmitReceive+0x72>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e1e1      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	2b04      	cmp	r3, #4
 8005f22:	d003      	beq.n	8005f2c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2205      	movs	r2, #5
 8005f28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	887a      	ldrh	r2, [r7, #2]
 8005f3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	887a      	ldrh	r2, [r7, #2]
 8005f44:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	887a      	ldrh	r2, [r7, #2]
 8005f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	887a      	ldrh	r2, [r7, #2]
 8005f58:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f6e:	d802      	bhi.n	8005f76 <HAL_SPI_TransmitReceive+0xd8>
 8005f70:	8abb      	ldrh	r3, [r7, #20]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d908      	bls.n	8005f88 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f84:	605a      	str	r2, [r3, #4]
 8005f86:	e007      	b.n	8005f98 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f96:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa2:	2b40      	cmp	r3, #64	@ 0x40
 8005fa4:	d007      	beq.n	8005fb6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005fbe:	f240 8083 	bls.w	80060c8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_SPI_TransmitReceive+0x132>
 8005fca:	8afb      	ldrh	r3, [r7, #22]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d16f      	bne.n	80060b0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd4:	881a      	ldrh	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	1c9a      	adds	r2, r3, #2
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	3b01      	subs	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ff4:	e05c      	b.n	80060b0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f003 0302 	and.w	r3, r3, #2
 8006000:	2b02      	cmp	r3, #2
 8006002:	d11b      	bne.n	800603c <HAL_SPI_TransmitReceive+0x19e>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006008:	b29b      	uxth	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d016      	beq.n	800603c <HAL_SPI_TransmitReceive+0x19e>
 800600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006010:	2b01      	cmp	r3, #1
 8006012:	d113      	bne.n	800603c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006018:	881a      	ldrh	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006024:	1c9a      	adds	r2, r3, #2
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800602e:	b29b      	uxth	r3, r3
 8006030:	3b01      	subs	r3, #1
 8006032:	b29a      	uxth	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b01      	cmp	r3, #1
 8006048:	d11c      	bne.n	8006084 <HAL_SPI_TransmitReceive+0x1e6>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006050:	b29b      	uxth	r3, r3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d016      	beq.n	8006084 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68da      	ldr	r2, [r3, #12]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006060:	b292      	uxth	r2, r2
 8006062:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	1c9a      	adds	r2, r3, #2
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006074:	b29b      	uxth	r3, r3
 8006076:	3b01      	subs	r3, #1
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006080:	2301      	movs	r3, #1
 8006082:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006084:	f7fc f9a2 	bl	80023cc <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006090:	429a      	cmp	r2, r3
 8006092:	d80d      	bhi.n	80060b0 <HAL_SPI_TransmitReceive+0x212>
 8006094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609a:	d009      	beq.n	80060b0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e111      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d19d      	bne.n	8005ff6 <HAL_SPI_TransmitReceive+0x158>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d197      	bne.n	8005ff6 <HAL_SPI_TransmitReceive+0x158>
 80060c6:	e0e5      	b.n	8006294 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_SPI_TransmitReceive+0x23a>
 80060d0:	8afb      	ldrh	r3, [r7, #22]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	f040 80d1 	bne.w	800627a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d912      	bls.n	8006108 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	881a      	ldrh	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f2:	1c9a      	adds	r2, r3, #2
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b02      	subs	r3, #2
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006106:	e0b8      	b.n	800627a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	330c      	adds	r3, #12
 8006112:	7812      	ldrb	r2, [r2, #0]
 8006114:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006124:	b29b      	uxth	r3, r3
 8006126:	3b01      	subs	r3, #1
 8006128:	b29a      	uxth	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800612e:	e0a4      	b.n	800627a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b02      	cmp	r3, #2
 800613c:	d134      	bne.n	80061a8 <HAL_SPI_TransmitReceive+0x30a>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006142:	b29b      	uxth	r3, r3
 8006144:	2b00      	cmp	r3, #0
 8006146:	d02f      	beq.n	80061a8 <HAL_SPI_TransmitReceive+0x30a>
 8006148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614a:	2b01      	cmp	r3, #1
 800614c:	d12c      	bne.n	80061a8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006152:	b29b      	uxth	r3, r3
 8006154:	2b01      	cmp	r3, #1
 8006156:	d912      	bls.n	800617e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615c:	881a      	ldrh	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006168:	1c9a      	adds	r2, r3, #2
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006172:	b29b      	uxth	r3, r3
 8006174:	3b02      	subs	r3, #2
 8006176:	b29a      	uxth	r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800617c:	e012      	b.n	80061a4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	330c      	adds	r3, #12
 8006188:	7812      	ldrb	r2, [r2, #0]
 800618a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d148      	bne.n	8006248 <HAL_SPI_TransmitReceive+0x3aa>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061bc:	b29b      	uxth	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d042      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d923      	bls.n	8006216 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d8:	b292      	uxth	r2, r2
 80061da:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	1c9a      	adds	r2, r3, #2
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	3b02      	subs	r3, #2
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b01      	cmp	r3, #1
 8006202:	d81f      	bhi.n	8006244 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006212:	605a      	str	r2, [r3, #4]
 8006214:	e016      	b.n	8006244 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f103 020c 	add.w	r2, r3, #12
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	7812      	ldrb	r2, [r2, #0]
 8006224:	b2d2      	uxtb	r2, r2
 8006226:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622c:	1c5a      	adds	r2, r3, #1
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006238:	b29b      	uxth	r3, r3
 800623a:	3b01      	subs	r3, #1
 800623c:	b29a      	uxth	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006244:	2301      	movs	r3, #1
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006248:	f7fc f8c0 	bl	80023cc <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006254:	429a      	cmp	r2, r3
 8006256:	d803      	bhi.n	8006260 <HAL_SPI_TransmitReceive+0x3c2>
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800625e:	d102      	bne.n	8006266 <HAL_SPI_TransmitReceive+0x3c8>
 8006260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006262:	2b00      	cmp	r3, #0
 8006264:	d109      	bne.n	800627a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e02c      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	f47f af55 	bne.w	8006130 <HAL_SPI_TransmitReceive+0x292>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	f47f af4e 	bne.w	8006130 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006294:	6a3a      	ldr	r2, [r7, #32]
 8006296:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 f93d 	bl	8006518 <SPI_EndRxTxTransaction>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d008      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2220      	movs	r2, #32
 80062a8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e00e      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80062d2:	2300      	movs	r3, #0
  }
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3728      	adds	r7, #40	@ 0x28
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	603b      	str	r3, [r7, #0]
 80062e8:	4613      	mov	r3, r2
 80062ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062ec:	f7fc f86e 	bl	80023cc <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f4:	1a9b      	subs	r3, r3, r2
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	4413      	add	r3, r2
 80062fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062fc:	f7fc f866 	bl	80023cc <HAL_GetTick>
 8006300:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006302:	4b39      	ldr	r3, [pc, #228]	@ (80063e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	015b      	lsls	r3, r3, #5
 8006308:	0d1b      	lsrs	r3, r3, #20
 800630a:	69fa      	ldr	r2, [r7, #28]
 800630c:	fb02 f303 	mul.w	r3, r2, r3
 8006310:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006312:	e054      	b.n	80063be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631a:	d050      	beq.n	80063be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800631c:	f7fc f856 	bl	80023cc <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	69fa      	ldr	r2, [r7, #28]
 8006328:	429a      	cmp	r2, r3
 800632a:	d902      	bls.n	8006332 <SPI_WaitFlagStateUntilTimeout+0x56>
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d13d      	bne.n	80063ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006340:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800634a:	d111      	bne.n	8006370 <SPI_WaitFlagStateUntilTimeout+0x94>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006354:	d004      	beq.n	8006360 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800635e:	d107      	bne.n	8006370 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800636e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006378:	d10f      	bne.n	800639a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006388:	601a      	str	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006398:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e017      	b.n	80063de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d101      	bne.n	80063b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80063b4:	2300      	movs	r3, #0
 80063b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689a      	ldr	r2, [r3, #8]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4013      	ands	r3, r2
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	bf0c      	ite	eq
 80063ce:	2301      	moveq	r3, #1
 80063d0:	2300      	movne	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	461a      	mov	r2, r3
 80063d6:	79fb      	ldrb	r3, [r7, #7]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d19b      	bne.n	8006314 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3720      	adds	r7, #32
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	20000000 	.word	0x20000000

080063ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b08a      	sub	sp, #40	@ 0x28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80063fe:	f7fb ffe5 	bl	80023cc <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006406:	1a9b      	subs	r3, r3, r2
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	4413      	add	r3, r2
 800640c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800640e:	f7fb ffdd 	bl	80023cc <HAL_GetTick>
 8006412:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800641c:	4b3d      	ldr	r3, [pc, #244]	@ (8006514 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	4613      	mov	r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4413      	add	r3, r2
 8006426:	00da      	lsls	r2, r3, #3
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	0d1b      	lsrs	r3, r3, #20
 800642c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800642e:	fb02 f303 	mul.w	r3, r2, r3
 8006432:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006434:	e060      	b.n	80064f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800643c:	d107      	bne.n	800644e <SPI_WaitFifoStateUntilTimeout+0x62>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d104      	bne.n	800644e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	b2db      	uxtb	r3, r3
 800644a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800644c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d050      	beq.n	80064f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006456:	f7fb ffb9 	bl	80023cc <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006462:	429a      	cmp	r2, r3
 8006464:	d902      	bls.n	800646c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006468:	2b00      	cmp	r3, #0
 800646a:	d13d      	bne.n	80064e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800647a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006484:	d111      	bne.n	80064aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800648e:	d004      	beq.n	800649a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006498:	d107      	bne.n	80064aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064b2:	d10f      	bne.n	80064d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e010      	b.n	800650a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689a      	ldr	r2, [r3, #8]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	4013      	ands	r3, r2
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	429a      	cmp	r2, r3
 8006506:	d196      	bne.n	8006436 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3728      	adds	r7, #40	@ 0x28
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	20000000 	.word	0x20000000

08006518 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af02      	add	r7, sp, #8
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	2200      	movs	r2, #0
 800652c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f7ff ff5b 	bl	80063ec <SPI_WaitFifoStateUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d007      	beq.n	800654c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006540:	f043 0220 	orr.w	r2, r3, #32
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e027      	b.n	800659c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2200      	movs	r2, #0
 8006554:	2180      	movs	r1, #128	@ 0x80
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f7ff fec0 	bl	80062dc <SPI_WaitFlagStateUntilTimeout>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d007      	beq.n	8006572 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006566:	f043 0220 	orr.w	r2, r3, #32
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e014      	b.n	800659c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2200      	movs	r2, #0
 800657a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7ff ff34 	bl	80063ec <SPI_WaitFifoStateUntilTimeout>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d007      	beq.n	800659a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800658e:	f043 0220 	orr.w	r2, r3, #32
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e000      	b.n	800659c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e042      	b.n	800663c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d106      	bne.n	80065ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7fa fa9f 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2224      	movs	r2, #36	@ 0x24
 80065d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0201 	bic.w	r2, r2, #1
 80065e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d002      	beq.n	80065f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f001 f81c 	bl	800762c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fd1d 	bl	8007034 <UART_SetConfig>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e01b      	b.n	800663c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006612:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006622:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f001 f89b 	bl	8007770 <UART_CheckIdleState>
 800663a:	4603      	mov	r3, r0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b08a      	sub	sp, #40	@ 0x28
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	4613      	mov	r3, r2
 8006650:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006658:	2b20      	cmp	r3, #32
 800665a:	d167      	bne.n	800672c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d002      	beq.n	8006668 <HAL_UART_Transmit_DMA+0x24>
 8006662:	88fb      	ldrh	r3, [r7, #6]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d101      	bne.n	800666c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e060      	b.n	800672e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	88fa      	ldrh	r2, [r7, #6]
 8006676:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	88fa      	ldrh	r2, [r7, #6]
 800667e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2221      	movs	r2, #33	@ 0x21
 800668e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006696:	2b00      	cmp	r3, #0
 8006698:	d028      	beq.n	80066ec <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800669e:	4a26      	ldr	r2, [pc, #152]	@ (8006738 <HAL_UART_Transmit_DMA+0xf4>)
 80066a0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066a6:	4a25      	ldr	r2, [pc, #148]	@ (800673c <HAL_UART_Transmit_DMA+0xf8>)
 80066a8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066ae:	4a24      	ldr	r2, [pc, #144]	@ (8006740 <HAL_UART_Transmit_DMA+0xfc>)
 80066b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066b6:	2200      	movs	r2, #0
 80066b8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066c2:	4619      	mov	r1, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3328      	adds	r3, #40	@ 0x28
 80066ca:	461a      	mov	r2, r3
 80066cc:	88fb      	ldrh	r3, [r7, #6]
 80066ce:	f7fc f863 	bl	8002798 <HAL_DMA_Start_IT>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d009      	beq.n	80066ec <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2210      	movs	r2, #16
 80066dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2220      	movs	r2, #32
 80066e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e020      	b.n	800672e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2240      	movs	r2, #64	@ 0x40
 80066f2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3308      	adds	r3, #8
 80066fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	613b      	str	r3, [r7, #16]
   return(result);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3308      	adds	r3, #8
 8006712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006714:	623a      	str	r2, [r7, #32]
 8006716:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	69f9      	ldr	r1, [r7, #28]
 800671a:	6a3a      	ldr	r2, [r7, #32]
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	61bb      	str	r3, [r7, #24]
   return(result);
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e5      	bne.n	80066f4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	e000      	b.n	800672e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800672c:	2302      	movs	r3, #2
  }
}
 800672e:	4618      	mov	r0, r3
 8006730:	3728      	adds	r7, #40	@ 0x28
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	08007c3b 	.word	0x08007c3b
 800673c:	08007cd5 	.word	0x08007cd5
 8006740:	08007e5b 	.word	0x08007e5b

08006744 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b0a0      	sub	sp, #128	@ 0x80
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800675a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800675c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8006760:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800676a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800676c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006770:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006772:	e841 2300 	strex	r3, r2, [r1]
 8006776:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006778:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1e6      	bne.n	800674c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3308      	adds	r3, #8
 8006784:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006788:	e853 3f00 	ldrex	r3, [r3]
 800678c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800678e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006790:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8006794:	f023 0301 	bic.w	r3, r3, #1
 8006798:	67bb      	str	r3, [r7, #120]	@ 0x78
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3308      	adds	r3, #8
 80067a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80067a2:	657a      	str	r2, [r7, #84]	@ 0x54
 80067a4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067aa:	e841 2300 	strex	r3, r2, [r1]
 80067ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80067b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1e3      	bne.n	800677e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d118      	bne.n	80067f0 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c6:	e853 3f00 	ldrex	r3, [r3]
 80067ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ce:	f023 0310 	bic.w	r3, r3, #16
 80067d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	461a      	mov	r2, r3
 80067da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80067de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067e4:	e841 2300 	strex	r3, r2, [r1]
 80067e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1e6      	bne.n	80067be <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067fa:	2b80      	cmp	r3, #128	@ 0x80
 80067fc:	d137      	bne.n	800686e <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3308      	adds	r3, #8
 8006804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	e853 3f00 	ldrex	r3, [r3]
 800680c:	61fb      	str	r3, [r7, #28]
   return(result);
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006814:	673b      	str	r3, [r7, #112]	@ 0x70
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3308      	adds	r3, #8
 800681c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800681e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006820:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006826:	e841 2300 	strex	r3, r2, [r1]
 800682a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800682c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1e5      	bne.n	80067fe <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006836:	2b00      	cmp	r3, #0
 8006838:	d019      	beq.n	800686e <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800683e:	2200      	movs	r2, #0
 8006840:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006846:	4618      	mov	r0, r3
 8006848:	f7fc f821 	bl	800288e <HAL_DMA_Abort>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00d      	beq.n	800686e <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006856:	4618      	mov	r0, r3
 8006858:	f7fc f988 	bl	8002b6c <HAL_DMA_GetError>
 800685c:	4603      	mov	r3, r0
 800685e:	2b20      	cmp	r3, #32
 8006860:	d105      	bne.n	800686e <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2210      	movs	r2, #16
 8006866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e073      	b.n	8006956 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006878:	2b40      	cmp	r3, #64	@ 0x40
 800687a:	d13b      	bne.n	80068f4 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	3308      	adds	r3, #8
 8006882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	e853 3f00 	ldrex	r3, [r3]
 800688a:	60bb      	str	r3, [r7, #8]
   return(result);
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006892:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3308      	adds	r3, #8
 800689a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800689c:	61ba      	str	r2, [r7, #24]
 800689e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a0:	6979      	ldr	r1, [r7, #20]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	e841 2300 	strex	r3, r2, [r1]
 80068a8:	613b      	str	r3, [r7, #16]
   return(result);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1e5      	bne.n	800687c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d01c      	beq.n	80068f4 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068c0:	2200      	movs	r2, #0
 80068c2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7fb ffdf 	bl	800288e <HAL_DMA_Abort>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00e      	beq.n	80068f4 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fc f945 	bl	8002b6c <HAL_DMA_GetError>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d105      	bne.n	80068f4 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2210      	movs	r2, #16
 80068ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e030      	b.n	8006956 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	220f      	movs	r2, #15
 800690a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006910:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006914:	d107      	bne.n	8006926 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	699a      	ldr	r2, [r3, #24]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0210 	orr.w	r2, r2, #16
 8006924:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699a      	ldr	r2, [r3, #24]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f042 0208 	orr.w	r2, r2, #8
 8006934:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2220      	movs	r2, #32
 800693a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2220      	movs	r2, #32
 8006942:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3780      	adds	r7, #128	@ 0x80
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
	...

08006960 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b0ba      	sub	sp, #232	@ 0xe8
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006986:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800698a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800698e:	4013      	ands	r3, r2
 8006990:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006994:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006998:	2b00      	cmp	r3, #0
 800699a:	d11b      	bne.n	80069d4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800699c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069a0:	f003 0320 	and.w	r3, r3, #32
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d015      	beq.n	80069d4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d105      	bne.n	80069c0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80069b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d009      	beq.n	80069d4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 8300 	beq.w	8006fca <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	4798      	blx	r3
      }
      return;
 80069d2:	e2fa      	b.n	8006fca <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80069d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 8123 	beq.w	8006c24 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80069de:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80069e2:	4b8d      	ldr	r3, [pc, #564]	@ (8006c18 <HAL_UART_IRQHandler+0x2b8>)
 80069e4:	4013      	ands	r3, r2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d106      	bne.n	80069f8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80069ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069ee:	4b8b      	ldr	r3, [pc, #556]	@ (8006c1c <HAL_UART_IRQHandler+0x2bc>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f000 8116 	beq.w	8006c24 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80069f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d011      	beq.n	8006a28 <HAL_UART_IRQHandler+0xc8>
 8006a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00b      	beq.n	8006a28 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2201      	movs	r2, #1
 8006a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a1e:	f043 0201 	orr.w	r2, r3, #1
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d011      	beq.n	8006a58 <HAL_UART_IRQHandler+0xf8>
 8006a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a38:	f003 0301 	and.w	r3, r3, #1
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00b      	beq.n	8006a58 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2202      	movs	r2, #2
 8006a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a4e:	f043 0204 	orr.w	r2, r3, #4
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a5c:	f003 0304 	and.w	r3, r3, #4
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d011      	beq.n	8006a88 <HAL_UART_IRQHandler+0x128>
 8006a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a68:	f003 0301 	and.w	r3, r3, #1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00b      	beq.n	8006a88 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2204      	movs	r2, #4
 8006a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a7e:	f043 0202 	orr.w	r2, r3, #2
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d017      	beq.n	8006ac4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a98:	f003 0320 	and.w	r3, r3, #32
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d105      	bne.n	8006aac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006aa0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006aa4:	4b5c      	ldr	r3, [pc, #368]	@ (8006c18 <HAL_UART_IRQHandler+0x2b8>)
 8006aa6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00b      	beq.n	8006ac4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2208      	movs	r2, #8
 8006ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aba:	f043 0208 	orr.w	r2, r3, #8
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d012      	beq.n	8006af6 <HAL_UART_IRQHandler+0x196>
 8006ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ad4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00c      	beq.n	8006af6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ae4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aec:	f043 0220 	orr.w	r2, r3, #32
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 8266 	beq.w	8006fce <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d013      	beq.n	8006b36 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b12:	f003 0320 	and.w	r3, r3, #32
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d105      	bne.n	8006b26 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006b1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d007      	beq.n	8006b36 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b4a:	2b40      	cmp	r3, #64	@ 0x40
 8006b4c:	d005      	beq.n	8006b5a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d054      	beq.n	8006c04 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f001 f807 	bl	8007b6e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6a:	2b40      	cmp	r3, #64	@ 0x40
 8006b6c:	d146      	bne.n	8006bfc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3308      	adds	r3, #8
 8006b74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b7c:	e853 3f00 	ldrex	r3, [r3]
 8006b80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3308      	adds	r3, #8
 8006b96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ba6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006bb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1d9      	bne.n	8006b6e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d017      	beq.n	8006bf4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bca:	4a15      	ldr	r2, [pc, #84]	@ (8006c20 <HAL_UART_IRQHandler+0x2c0>)
 8006bcc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f7fb feb3 	bl	8002940 <HAL_DMA_Abort_IT>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d019      	beq.n	8006c14 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006bee:	4610      	mov	r0, r2
 8006bf0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf2:	e00f      	b.n	8006c14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 fa13 	bl	8007020 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bfa:	e00b      	b.n	8006c14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fa0f 	bl	8007020 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c02:	e007      	b.n	8006c14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fa0b 	bl	8007020 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006c12:	e1dc      	b.n	8006fce <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c14:	bf00      	nop
    return;
 8006c16:	e1da      	b.n	8006fce <HAL_UART_IRQHandler+0x66e>
 8006c18:	10000001 	.word	0x10000001
 8006c1c:	04000120 	.word	0x04000120
 8006c20:	08007edb 	.word	0x08007edb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	f040 8170 	bne.w	8006f0e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c32:	f003 0310 	and.w	r3, r3, #16
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 8169 	beq.w	8006f0e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c40:	f003 0310 	and.w	r3, r3, #16
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 8162 	beq.w	8006f0e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2210      	movs	r2, #16
 8006c50:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c5c:	2b40      	cmp	r3, #64	@ 0x40
 8006c5e:	f040 80d8 	bne.w	8006e12 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 80af 	beq.w	8006dd8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c84:	429a      	cmp	r2, r3
 8006c86:	f080 80a7 	bcs.w	8006dd8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f040 8087 	bne.w	8006db6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	461a      	mov	r2, r3
 8006cce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006cd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cd6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006cde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ce2:	e841 2300 	strex	r3, r2, [r1]
 8006ce6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006cea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1da      	bne.n	8006ca8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d04:	f023 0301 	bic.w	r3, r3, #1
 8006d08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	3308      	adds	r3, #8
 8006d12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d22:	e841 2300 	strex	r3, r2, [r1]
 8006d26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1e1      	bne.n	8006cf2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	3308      	adds	r3, #8
 8006d34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d38:	e853 3f00 	ldrex	r3, [r3]
 8006d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3308      	adds	r3, #8
 8006d4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d5a:	e841 2300 	strex	r3, r2, [r1]
 8006d5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1e3      	bne.n	8006d2e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2200      	movs	r2, #0
 8006d72:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d84:	f023 0310 	bic.w	r3, r3, #16
 8006d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d9e:	e841 2300 	strex	r3, r2, [r1]
 8006da2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006da4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1e4      	bne.n	8006d74 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fb fd6c 	bl	800288e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2202      	movs	r2, #2
 8006dba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7fa fd1d 	bl	8001810 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006dd6:	e0fc      	b.n	8006fd2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006de2:	429a      	cmp	r2, r3
 8006de4:	f040 80f5 	bne.w	8006fd2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b20      	cmp	r3, #32
 8006df8:	f040 80eb 	bne.w	8006fd2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7fa fd00 	bl	8001810 <HAL_UARTEx_RxEventCallback>
      return;
 8006e10:	e0df      	b.n	8006fd2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f000 80d1 	beq.w	8006fd6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 80cc 	beq.w	8006fd6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e4      	bne.n	8006e3e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	3308      	adds	r3, #8
 8006e7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	623b      	str	r3, [r7, #32]
   return(result);
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e8a:	f023 0301 	bic.w	r3, r3, #1
 8006e8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3308      	adds	r3, #8
 8006e98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ea4:	e841 2300 	strex	r3, r2, [r1]
 8006ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1e1      	bne.n	8006e74 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	e853 3f00 	ldrex	r3, [r3]
 8006ed0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f023 0310 	bic.w	r3, r3, #16
 8006ed8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ee6:	61fb      	str	r3, [r7, #28]
 8006ee8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	69b9      	ldr	r1, [r7, #24]
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	e841 2300 	strex	r3, r2, [r1]
 8006ef2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1e4      	bne.n	8006ec4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2202      	movs	r2, #2
 8006efe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f04:	4619      	mov	r1, r3
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7fa fc82 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f0c:	e063      	b.n	8006fd6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00e      	beq.n	8006f38 <HAL_UART_IRQHandler+0x5d8>
 8006f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d008      	beq.n	8006f38 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f001 f80f 	bl	8007f54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f36:	e051      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d014      	beq.n	8006f6e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d105      	bne.n	8006f5c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d008      	beq.n	8006f6e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d03a      	beq.n	8006fda <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	4798      	blx	r3
    }
    return;
 8006f6c:	e035      	b.n	8006fda <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d009      	beq.n	8006f8e <HAL_UART_IRQHandler+0x62e>
 8006f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 ffb9 	bl	8007efe <UART_EndTransmit_IT>
    return;
 8006f8c:	e026      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d009      	beq.n	8006fae <HAL_UART_IRQHandler+0x64e>
 8006f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f9e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 ffe8 	bl	8007f7c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fac:	e016      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d010      	beq.n	8006fdc <HAL_UART_IRQHandler+0x67c>
 8006fba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	da0c      	bge.n	8006fdc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 ffd0 	bl	8007f68 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fc8:	e008      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
      return;
 8006fca:	bf00      	nop
 8006fcc:	e006      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
    return;
 8006fce:	bf00      	nop
 8006fd0:	e004      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
      return;
 8006fd2:	bf00      	nop
 8006fd4:	e002      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
      return;
 8006fd6:	bf00      	nop
 8006fd8:	e000      	b.n	8006fdc <HAL_UART_IRQHandler+0x67c>
    return;
 8006fda:	bf00      	nop
  }
}
 8006fdc:	37e8      	adds	r7, #232	@ 0xe8
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop

08006fe4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007038:	b08c      	sub	sp, #48	@ 0x30
 800703a:	af00      	add	r7, sp, #0
 800703c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800703e:	2300      	movs	r3, #0
 8007040:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	431a      	orrs	r2, r3
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	431a      	orrs	r2, r3
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	69db      	ldr	r3, [r3, #28]
 8007058:	4313      	orrs	r3, r2
 800705a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	4baa      	ldr	r3, [pc, #680]	@ (800730c <UART_SetConfig+0x2d8>)
 8007064:	4013      	ands	r3, r2
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	6812      	ldr	r2, [r2, #0]
 800706a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800706c:	430b      	orrs	r3, r1
 800706e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	68da      	ldr	r2, [r3, #12]
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a9f      	ldr	r2, [pc, #636]	@ (8007310 <UART_SetConfig+0x2dc>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d004      	beq.n	80070a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800709c:	4313      	orrs	r3, r2
 800709e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80070aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	6812      	ldr	r2, [r2, #0]
 80070b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070b4:	430b      	orrs	r3, r1
 80070b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	f023 010f 	bic.w	r1, r3, #15
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	430a      	orrs	r2, r1
 80070cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a90      	ldr	r2, [pc, #576]	@ (8007314 <UART_SetConfig+0x2e0>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d125      	bne.n	8007124 <UART_SetConfig+0xf0>
 80070d8:	4b8f      	ldr	r3, [pc, #572]	@ (8007318 <UART_SetConfig+0x2e4>)
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070de:	f003 0303 	and.w	r3, r3, #3
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d81a      	bhi.n	800711c <UART_SetConfig+0xe8>
 80070e6:	a201      	add	r2, pc, #4	@ (adr r2, 80070ec <UART_SetConfig+0xb8>)
 80070e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ec:	080070fd 	.word	0x080070fd
 80070f0:	0800710d 	.word	0x0800710d
 80070f4:	08007105 	.word	0x08007105
 80070f8:	08007115 	.word	0x08007115
 80070fc:	2301      	movs	r3, #1
 80070fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007102:	e116      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007104:	2302      	movs	r3, #2
 8007106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800710a:	e112      	b.n	8007332 <UART_SetConfig+0x2fe>
 800710c:	2304      	movs	r3, #4
 800710e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007112:	e10e      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007114:	2308      	movs	r3, #8
 8007116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800711a:	e10a      	b.n	8007332 <UART_SetConfig+0x2fe>
 800711c:	2310      	movs	r3, #16
 800711e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007122:	e106      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a7c      	ldr	r2, [pc, #496]	@ (800731c <UART_SetConfig+0x2e8>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d138      	bne.n	80071a0 <UART_SetConfig+0x16c>
 800712e:	4b7a      	ldr	r3, [pc, #488]	@ (8007318 <UART_SetConfig+0x2e4>)
 8007130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007134:	f003 030c 	and.w	r3, r3, #12
 8007138:	2b0c      	cmp	r3, #12
 800713a:	d82d      	bhi.n	8007198 <UART_SetConfig+0x164>
 800713c:	a201      	add	r2, pc, #4	@ (adr r2, 8007144 <UART_SetConfig+0x110>)
 800713e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007142:	bf00      	nop
 8007144:	08007179 	.word	0x08007179
 8007148:	08007199 	.word	0x08007199
 800714c:	08007199 	.word	0x08007199
 8007150:	08007199 	.word	0x08007199
 8007154:	08007189 	.word	0x08007189
 8007158:	08007199 	.word	0x08007199
 800715c:	08007199 	.word	0x08007199
 8007160:	08007199 	.word	0x08007199
 8007164:	08007181 	.word	0x08007181
 8007168:	08007199 	.word	0x08007199
 800716c:	08007199 	.word	0x08007199
 8007170:	08007199 	.word	0x08007199
 8007174:	08007191 	.word	0x08007191
 8007178:	2300      	movs	r3, #0
 800717a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800717e:	e0d8      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007180:	2302      	movs	r3, #2
 8007182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007186:	e0d4      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007188:	2304      	movs	r3, #4
 800718a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718e:	e0d0      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007190:	2308      	movs	r3, #8
 8007192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007196:	e0cc      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007198:	2310      	movs	r3, #16
 800719a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719e:	e0c8      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a5e      	ldr	r2, [pc, #376]	@ (8007320 <UART_SetConfig+0x2ec>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d125      	bne.n	80071f6 <UART_SetConfig+0x1c2>
 80071aa:	4b5b      	ldr	r3, [pc, #364]	@ (8007318 <UART_SetConfig+0x2e4>)
 80071ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80071b4:	2b30      	cmp	r3, #48	@ 0x30
 80071b6:	d016      	beq.n	80071e6 <UART_SetConfig+0x1b2>
 80071b8:	2b30      	cmp	r3, #48	@ 0x30
 80071ba:	d818      	bhi.n	80071ee <UART_SetConfig+0x1ba>
 80071bc:	2b20      	cmp	r3, #32
 80071be:	d00a      	beq.n	80071d6 <UART_SetConfig+0x1a2>
 80071c0:	2b20      	cmp	r3, #32
 80071c2:	d814      	bhi.n	80071ee <UART_SetConfig+0x1ba>
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d002      	beq.n	80071ce <UART_SetConfig+0x19a>
 80071c8:	2b10      	cmp	r3, #16
 80071ca:	d008      	beq.n	80071de <UART_SetConfig+0x1aa>
 80071cc:	e00f      	b.n	80071ee <UART_SetConfig+0x1ba>
 80071ce:	2300      	movs	r3, #0
 80071d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071d4:	e0ad      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071d6:	2302      	movs	r3, #2
 80071d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071dc:	e0a9      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071de:	2304      	movs	r3, #4
 80071e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e4:	e0a5      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071e6:	2308      	movs	r3, #8
 80071e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ec:	e0a1      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071ee:	2310      	movs	r3, #16
 80071f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f4:	e09d      	b.n	8007332 <UART_SetConfig+0x2fe>
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a4a      	ldr	r2, [pc, #296]	@ (8007324 <UART_SetConfig+0x2f0>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d125      	bne.n	800724c <UART_SetConfig+0x218>
 8007200:	4b45      	ldr	r3, [pc, #276]	@ (8007318 <UART_SetConfig+0x2e4>)
 8007202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007206:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800720a:	2bc0      	cmp	r3, #192	@ 0xc0
 800720c:	d016      	beq.n	800723c <UART_SetConfig+0x208>
 800720e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007210:	d818      	bhi.n	8007244 <UART_SetConfig+0x210>
 8007212:	2b80      	cmp	r3, #128	@ 0x80
 8007214:	d00a      	beq.n	800722c <UART_SetConfig+0x1f8>
 8007216:	2b80      	cmp	r3, #128	@ 0x80
 8007218:	d814      	bhi.n	8007244 <UART_SetConfig+0x210>
 800721a:	2b00      	cmp	r3, #0
 800721c:	d002      	beq.n	8007224 <UART_SetConfig+0x1f0>
 800721e:	2b40      	cmp	r3, #64	@ 0x40
 8007220:	d008      	beq.n	8007234 <UART_SetConfig+0x200>
 8007222:	e00f      	b.n	8007244 <UART_SetConfig+0x210>
 8007224:	2300      	movs	r3, #0
 8007226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800722a:	e082      	b.n	8007332 <UART_SetConfig+0x2fe>
 800722c:	2302      	movs	r3, #2
 800722e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007232:	e07e      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007234:	2304      	movs	r3, #4
 8007236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800723a:	e07a      	b.n	8007332 <UART_SetConfig+0x2fe>
 800723c:	2308      	movs	r3, #8
 800723e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007242:	e076      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007244:	2310      	movs	r3, #16
 8007246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800724a:	e072      	b.n	8007332 <UART_SetConfig+0x2fe>
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a35      	ldr	r2, [pc, #212]	@ (8007328 <UART_SetConfig+0x2f4>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d12a      	bne.n	80072ac <UART_SetConfig+0x278>
 8007256:	4b30      	ldr	r3, [pc, #192]	@ (8007318 <UART_SetConfig+0x2e4>)
 8007258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800725c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007260:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007264:	d01a      	beq.n	800729c <UART_SetConfig+0x268>
 8007266:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800726a:	d81b      	bhi.n	80072a4 <UART_SetConfig+0x270>
 800726c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007270:	d00c      	beq.n	800728c <UART_SetConfig+0x258>
 8007272:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007276:	d815      	bhi.n	80072a4 <UART_SetConfig+0x270>
 8007278:	2b00      	cmp	r3, #0
 800727a:	d003      	beq.n	8007284 <UART_SetConfig+0x250>
 800727c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007280:	d008      	beq.n	8007294 <UART_SetConfig+0x260>
 8007282:	e00f      	b.n	80072a4 <UART_SetConfig+0x270>
 8007284:	2300      	movs	r3, #0
 8007286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728a:	e052      	b.n	8007332 <UART_SetConfig+0x2fe>
 800728c:	2302      	movs	r3, #2
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007292:	e04e      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007294:	2304      	movs	r3, #4
 8007296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729a:	e04a      	b.n	8007332 <UART_SetConfig+0x2fe>
 800729c:	2308      	movs	r3, #8
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a2:	e046      	b.n	8007332 <UART_SetConfig+0x2fe>
 80072a4:	2310      	movs	r3, #16
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072aa:	e042      	b.n	8007332 <UART_SetConfig+0x2fe>
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a17      	ldr	r2, [pc, #92]	@ (8007310 <UART_SetConfig+0x2dc>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d13a      	bne.n	800732c <UART_SetConfig+0x2f8>
 80072b6:	4b18      	ldr	r3, [pc, #96]	@ (8007318 <UART_SetConfig+0x2e4>)
 80072b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80072c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072c4:	d01a      	beq.n	80072fc <UART_SetConfig+0x2c8>
 80072c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072ca:	d81b      	bhi.n	8007304 <UART_SetConfig+0x2d0>
 80072cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072d0:	d00c      	beq.n	80072ec <UART_SetConfig+0x2b8>
 80072d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072d6:	d815      	bhi.n	8007304 <UART_SetConfig+0x2d0>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <UART_SetConfig+0x2b0>
 80072dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072e0:	d008      	beq.n	80072f4 <UART_SetConfig+0x2c0>
 80072e2:	e00f      	b.n	8007304 <UART_SetConfig+0x2d0>
 80072e4:	2300      	movs	r3, #0
 80072e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ea:	e022      	b.n	8007332 <UART_SetConfig+0x2fe>
 80072ec:	2302      	movs	r3, #2
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072f2:	e01e      	b.n	8007332 <UART_SetConfig+0x2fe>
 80072f4:	2304      	movs	r3, #4
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072fa:	e01a      	b.n	8007332 <UART_SetConfig+0x2fe>
 80072fc:	2308      	movs	r3, #8
 80072fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007302:	e016      	b.n	8007332 <UART_SetConfig+0x2fe>
 8007304:	2310      	movs	r3, #16
 8007306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730a:	e012      	b.n	8007332 <UART_SetConfig+0x2fe>
 800730c:	cfff69f3 	.word	0xcfff69f3
 8007310:	40008000 	.word	0x40008000
 8007314:	40013800 	.word	0x40013800
 8007318:	40021000 	.word	0x40021000
 800731c:	40004400 	.word	0x40004400
 8007320:	40004800 	.word	0x40004800
 8007324:	40004c00 	.word	0x40004c00
 8007328:	40005000 	.word	0x40005000
 800732c:	2310      	movs	r3, #16
 800732e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4aae      	ldr	r2, [pc, #696]	@ (80075f0 <UART_SetConfig+0x5bc>)
 8007338:	4293      	cmp	r3, r2
 800733a:	f040 8097 	bne.w	800746c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800733e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007342:	2b08      	cmp	r3, #8
 8007344:	d823      	bhi.n	800738e <UART_SetConfig+0x35a>
 8007346:	a201      	add	r2, pc, #4	@ (adr r2, 800734c <UART_SetConfig+0x318>)
 8007348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734c:	08007371 	.word	0x08007371
 8007350:	0800738f 	.word	0x0800738f
 8007354:	08007379 	.word	0x08007379
 8007358:	0800738f 	.word	0x0800738f
 800735c:	0800737f 	.word	0x0800737f
 8007360:	0800738f 	.word	0x0800738f
 8007364:	0800738f 	.word	0x0800738f
 8007368:	0800738f 	.word	0x0800738f
 800736c:	08007387 	.word	0x08007387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007370:	f7fe f8b4 	bl	80054dc <HAL_RCC_GetPCLK1Freq>
 8007374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007376:	e010      	b.n	800739a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007378:	4b9e      	ldr	r3, [pc, #632]	@ (80075f4 <UART_SetConfig+0x5c0>)
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800737c:	e00d      	b.n	800739a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800737e:	f7fe f83f 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 8007382:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007384:	e009      	b.n	800739a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800738a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800738c:	e005      	b.n	800739a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007398:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800739a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 8130 	beq.w	8007602 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a6:	4a94      	ldr	r2, [pc, #592]	@ (80075f8 <UART_SetConfig+0x5c4>)
 80073a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073ac:	461a      	mov	r2, r3
 80073ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80073b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	4613      	mov	r3, r2
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	4413      	add	r3, r2
 80073c0:	69ba      	ldr	r2, [r7, #24]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d305      	bcc.n	80073d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d903      	bls.n	80073da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073d8:	e113      	b.n	8007602 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073dc:	2200      	movs	r2, #0
 80073de:	60bb      	str	r3, [r7, #8]
 80073e0:	60fa      	str	r2, [r7, #12]
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e6:	4a84      	ldr	r2, [pc, #528]	@ (80075f8 <UART_SetConfig+0x5c4>)
 80073e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2200      	movs	r2, #0
 80073f0:	603b      	str	r3, [r7, #0]
 80073f2:	607a      	str	r2, [r7, #4]
 80073f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073fc:	f7f8 ff0c 	bl	8000218 <__aeabi_uldivmod>
 8007400:	4602      	mov	r2, r0
 8007402:	460b      	mov	r3, r1
 8007404:	4610      	mov	r0, r2
 8007406:	4619      	mov	r1, r3
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	f04f 0300 	mov.w	r3, #0
 8007410:	020b      	lsls	r3, r1, #8
 8007412:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007416:	0202      	lsls	r2, r0, #8
 8007418:	6979      	ldr	r1, [r7, #20]
 800741a:	6849      	ldr	r1, [r1, #4]
 800741c:	0849      	lsrs	r1, r1, #1
 800741e:	2000      	movs	r0, #0
 8007420:	460c      	mov	r4, r1
 8007422:	4605      	mov	r5, r0
 8007424:	eb12 0804 	adds.w	r8, r2, r4
 8007428:	eb43 0905 	adc.w	r9, r3, r5
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	469a      	mov	sl, r3
 8007434:	4693      	mov	fp, r2
 8007436:	4652      	mov	r2, sl
 8007438:	465b      	mov	r3, fp
 800743a:	4640      	mov	r0, r8
 800743c:	4649      	mov	r1, r9
 800743e:	f7f8 feeb 	bl	8000218 <__aeabi_uldivmod>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	4613      	mov	r3, r2
 8007448:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007450:	d308      	bcc.n	8007464 <UART_SetConfig+0x430>
 8007452:	6a3b      	ldr	r3, [r7, #32]
 8007454:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007458:	d204      	bcs.n	8007464 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	6a3a      	ldr	r2, [r7, #32]
 8007460:	60da      	str	r2, [r3, #12]
 8007462:	e0ce      	b.n	8007602 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800746a:	e0ca      	b.n	8007602 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	69db      	ldr	r3, [r3, #28]
 8007470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007474:	d166      	bne.n	8007544 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007476:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800747a:	2b08      	cmp	r3, #8
 800747c:	d827      	bhi.n	80074ce <UART_SetConfig+0x49a>
 800747e:	a201      	add	r2, pc, #4	@ (adr r2, 8007484 <UART_SetConfig+0x450>)
 8007480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007484:	080074a9 	.word	0x080074a9
 8007488:	080074b1 	.word	0x080074b1
 800748c:	080074b9 	.word	0x080074b9
 8007490:	080074cf 	.word	0x080074cf
 8007494:	080074bf 	.word	0x080074bf
 8007498:	080074cf 	.word	0x080074cf
 800749c:	080074cf 	.word	0x080074cf
 80074a0:	080074cf 	.word	0x080074cf
 80074a4:	080074c7 	.word	0x080074c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074a8:	f7fe f818 	bl	80054dc <HAL_RCC_GetPCLK1Freq>
 80074ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074ae:	e014      	b.n	80074da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074b0:	f7fe f82a 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 80074b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074b6:	e010      	b.n	80074da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b8:	4b4e      	ldr	r3, [pc, #312]	@ (80075f4 <UART_SetConfig+0x5c0>)
 80074ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074bc:	e00d      	b.n	80074da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074be:	f7fd ff9f 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 80074c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074c4:	e009      	b.n	80074da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074cc:	e005      	b.n	80074da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80074ce:	2300      	movs	r3, #0
 80074d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 8090 	beq.w	8007602 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e6:	4a44      	ldr	r2, [pc, #272]	@ (80075f8 <UART_SetConfig+0x5c4>)
 80074e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074ec:	461a      	mov	r2, r3
 80074ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80074f4:	005a      	lsls	r2, r3, #1
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	085b      	lsrs	r3, r3, #1
 80074fc:	441a      	add	r2, r3
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	fbb2 f3f3 	udiv	r3, r2, r3
 8007506:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	2b0f      	cmp	r3, #15
 800750c:	d916      	bls.n	800753c <UART_SetConfig+0x508>
 800750e:	6a3b      	ldr	r3, [r7, #32]
 8007510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007514:	d212      	bcs.n	800753c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	b29b      	uxth	r3, r3
 800751a:	f023 030f 	bic.w	r3, r3, #15
 800751e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	085b      	lsrs	r3, r3, #1
 8007524:	b29b      	uxth	r3, r3
 8007526:	f003 0307 	and.w	r3, r3, #7
 800752a:	b29a      	uxth	r2, r3
 800752c:	8bfb      	ldrh	r3, [r7, #30]
 800752e:	4313      	orrs	r3, r2
 8007530:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	8bfa      	ldrh	r2, [r7, #30]
 8007538:	60da      	str	r2, [r3, #12]
 800753a:	e062      	b.n	8007602 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007542:	e05e      	b.n	8007602 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007544:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007548:	2b08      	cmp	r3, #8
 800754a:	d828      	bhi.n	800759e <UART_SetConfig+0x56a>
 800754c:	a201      	add	r2, pc, #4	@ (adr r2, 8007554 <UART_SetConfig+0x520>)
 800754e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007552:	bf00      	nop
 8007554:	08007579 	.word	0x08007579
 8007558:	08007581 	.word	0x08007581
 800755c:	08007589 	.word	0x08007589
 8007560:	0800759f 	.word	0x0800759f
 8007564:	0800758f 	.word	0x0800758f
 8007568:	0800759f 	.word	0x0800759f
 800756c:	0800759f 	.word	0x0800759f
 8007570:	0800759f 	.word	0x0800759f
 8007574:	08007597 	.word	0x08007597
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007578:	f7fd ffb0 	bl	80054dc <HAL_RCC_GetPCLK1Freq>
 800757c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800757e:	e014      	b.n	80075aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007580:	f7fd ffc2 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 8007584:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007586:	e010      	b.n	80075aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007588:	4b1a      	ldr	r3, [pc, #104]	@ (80075f4 <UART_SetConfig+0x5c0>)
 800758a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800758c:	e00d      	b.n	80075aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800758e:	f7fd ff37 	bl	8005400 <HAL_RCC_GetSysClockFreq>
 8007592:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007594:	e009      	b.n	80075aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800759a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800759c:	e005      	b.n	80075aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800759e:	2300      	movs	r3, #0
 80075a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80075a8:	bf00      	nop
    }

    if (pclk != 0U)
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d028      	beq.n	8007602 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b4:	4a10      	ldr	r2, [pc, #64]	@ (80075f8 <UART_SetConfig+0x5c4>)
 80075b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075ba:	461a      	mov	r2, r3
 80075bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075be:	fbb3 f2f2 	udiv	r2, r3, r2
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	085b      	lsrs	r3, r3, #1
 80075c8:	441a      	add	r2, r3
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075d4:	6a3b      	ldr	r3, [r7, #32]
 80075d6:	2b0f      	cmp	r3, #15
 80075d8:	d910      	bls.n	80075fc <UART_SetConfig+0x5c8>
 80075da:	6a3b      	ldr	r3, [r7, #32]
 80075dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075e0:	d20c      	bcs.n	80075fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075e2:	6a3b      	ldr	r3, [r7, #32]
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60da      	str	r2, [r3, #12]
 80075ec:	e009      	b.n	8007602 <UART_SetConfig+0x5ce>
 80075ee:	bf00      	nop
 80075f0:	40008000 	.word	0x40008000
 80075f4:	00f42400 	.word	0x00f42400
 80075f8:	0800c3e8 	.word	0x0800c3e8
      }
      else
      {
        ret = HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	2201      	movs	r2, #1
 8007606:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2201      	movs	r2, #1
 800760e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	2200      	movs	r2, #0
 8007616:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	2200      	movs	r2, #0
 800761c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800761e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007622:	4618      	mov	r0, r3
 8007624:	3730      	adds	r7, #48	@ 0x30
 8007626:	46bd      	mov	sp, r7
 8007628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800762c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007638:	f003 0308 	and.w	r3, r3, #8
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00a      	beq.n	8007656 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	430a      	orrs	r2, r1
 8007654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00a      	beq.n	8007678 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	430a      	orrs	r2, r1
 8007676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00a      	beq.n	800769a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769e:	f003 0304 	and.w	r3, r3, #4
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00a      	beq.n	80076bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	430a      	orrs	r2, r1
 80076ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c0:	f003 0310 	and.w	r3, r3, #16
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00a      	beq.n	80076de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	430a      	orrs	r2, r1
 80076dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e2:	f003 0320 	and.w	r3, r3, #32
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00a      	beq.n	8007700 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	430a      	orrs	r2, r1
 80076fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01a      	beq.n	8007742 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007726:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800772a:	d10a      	bne.n	8007742 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	605a      	str	r2, [r3, #4]
  }
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b098      	sub	sp, #96	@ 0x60
 8007774:	af02      	add	r7, sp, #8
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007780:	f7fa fe24 	bl	80023cc <HAL_GetTick>
 8007784:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0308 	and.w	r3, r3, #8
 8007790:	2b08      	cmp	r3, #8
 8007792:	d12f      	bne.n	80077f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007794:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800779c:	2200      	movs	r2, #0
 800779e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 f88e 	bl	80078c4 <UART_WaitOnFlagUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d022      	beq.n	80077f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b6:	e853 3f00 	ldrex	r3, [r3]
 80077ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	461a      	mov	r2, r3
 80077ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e6      	bne.n	80077ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2220      	movs	r2, #32
 80077e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e063      	b.n	80078bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	2b04      	cmp	r3, #4
 8007800:	d149      	bne.n	8007896 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007802:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800780a:	2200      	movs	r2, #0
 800780c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 f857 	bl	80078c4 <UART_WaitOnFlagUntilTimeout>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d03c      	beq.n	8007896 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007824:	e853 3f00 	ldrex	r3, [r3]
 8007828:	623b      	str	r3, [r7, #32]
   return(result);
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007830:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	461a      	mov	r2, r3
 8007838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800783a:	633b      	str	r3, [r7, #48]	@ 0x30
 800783c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007840:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e6      	bne.n	800781c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3308      	adds	r3, #8
 8007854:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	e853 3f00 	ldrex	r3, [r3]
 800785c:	60fb      	str	r3, [r7, #12]
   return(result);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f023 0301 	bic.w	r3, r3, #1
 8007864:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3308      	adds	r3, #8
 800786c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800786e:	61fa      	str	r2, [r7, #28]
 8007870:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007872:	69b9      	ldr	r1, [r7, #24]
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	e841 2300 	strex	r3, r2, [r1]
 800787a:	617b      	str	r3, [r7, #20]
   return(result);
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e5      	bne.n	800784e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2220      	movs	r2, #32
 8007886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e012      	b.n	80078bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2220      	movs	r2, #32
 80078a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3758      	adds	r7, #88	@ 0x58
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	4613      	mov	r3, r2
 80078d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078d4:	e04f      	b.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d04b      	beq.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078de:	f7fa fd75 	bl	80023cc <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d302      	bcc.n	80078f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e04e      	b.n	8007996 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0304 	and.w	r3, r3, #4
 8007902:	2b00      	cmp	r3, #0
 8007904:	d037      	beq.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	2b80      	cmp	r3, #128	@ 0x80
 800790a:	d034      	beq.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	2b40      	cmp	r3, #64	@ 0x40
 8007910:	d031      	beq.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	69db      	ldr	r3, [r3, #28]
 8007918:	f003 0308 	and.w	r3, r3, #8
 800791c:	2b08      	cmp	r3, #8
 800791e:	d110      	bne.n	8007942 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2208      	movs	r2, #8
 8007926:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f000 f920 	bl	8007b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2208      	movs	r2, #8
 8007932:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e029      	b.n	8007996 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800794c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007950:	d111      	bne.n	8007976 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800795a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f906 	bl	8007b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2220      	movs	r2, #32
 8007966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	e00f      	b.n	8007996 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69da      	ldr	r2, [r3, #28]
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	4013      	ands	r3, r2
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	429a      	cmp	r2, r3
 8007984:	bf0c      	ite	eq
 8007986:	2301      	moveq	r3, #1
 8007988:	2300      	movne	r3, #0
 800798a:	b2db      	uxtb	r3, r3
 800798c:	461a      	mov	r2, r3
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	429a      	cmp	r2, r3
 8007992:	d0a0      	beq.n	80078d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3710      	adds	r7, #16
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
	...

080079a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b096      	sub	sp, #88	@ 0x58
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	4613      	mov	r3, r2
 80079ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	88fa      	ldrh	r2, [r7, #6]
 80079b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2222      	movs	r2, #34	@ 0x22
 80079c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d02d      	beq.n	8007a32 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079dc:	4a40      	ldr	r2, [pc, #256]	@ (8007ae0 <UART_Start_Receive_DMA+0x140>)
 80079de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079e6:	4a3f      	ldr	r2, [pc, #252]	@ (8007ae4 <UART_Start_Receive_DMA+0x144>)
 80079e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079f0:	4a3d      	ldr	r2, [pc, #244]	@ (8007ae8 <UART_Start_Receive_DMA+0x148>)
 80079f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079fa:	2200      	movs	r2, #0
 80079fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3324      	adds	r3, #36	@ 0x24
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a10:	461a      	mov	r2, r3
 8007a12:	88fb      	ldrh	r3, [r7, #6]
 8007a14:	f7fa fec0 	bl	8002798 <HAL_DMA_Start_IT>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d009      	beq.n	8007a32 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2210      	movs	r2, #16
 8007a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e051      	b.n	8007ad6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d018      	beq.n	8007a6c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a42:	e853 3f00 	ldrex	r3, [r3]
 8007a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	461a      	mov	r2, r3
 8007a56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a5a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007a5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007a66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e6      	bne.n	8007a3a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	3308      	adds	r3, #8
 8007a72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7e:	f043 0301 	orr.w	r3, r3, #1
 8007a82:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a8c:	637a      	str	r2, [r7, #52]	@ 0x34
 8007a8e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a94:	e841 2300 	strex	r3, r2, [r1]
 8007a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1e5      	bne.n	8007a6c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	e853 3f00 	ldrex	r3, [r3]
 8007aae:	613b      	str	r3, [r7, #16]
   return(result);
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3308      	adds	r3, #8
 8007abe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ac0:	623a      	str	r2, [r7, #32]
 8007ac2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac4:	69f9      	ldr	r1, [r7, #28]
 8007ac6:	6a3a      	ldr	r2, [r7, #32]
 8007ac8:	e841 2300 	strex	r3, r2, [r1]
 8007acc:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1e5      	bne.n	8007aa0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3758      	adds	r7, #88	@ 0x58
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	08007cf1 	.word	0x08007cf1
 8007ae4:	08007e1d 	.word	0x08007e1d
 8007ae8:	08007e5b 	.word	0x08007e5b

08007aec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b08f      	sub	sp, #60	@ 0x3c
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b14:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b1a:	e841 2300 	strex	r3, r2, [r1]
 8007b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1e6      	bne.n	8007af4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	e853 3f00 	ldrex	r3, [r3]
 8007b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007b3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3308      	adds	r3, #8
 8007b44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b46:	61ba      	str	r2, [r7, #24]
 8007b48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4a:	6979      	ldr	r1, [r7, #20]
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	e841 2300 	strex	r3, r2, [r1]
 8007b52:	613b      	str	r3, [r7, #16]
   return(result);
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1e5      	bne.n	8007b26 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2220      	movs	r2, #32
 8007b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007b62:	bf00      	nop
 8007b64:	373c      	adds	r7, #60	@ 0x3c
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b095      	sub	sp, #84	@ 0x54
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7e:	e853 3f00 	ldrex	r3, [r3]
 8007b82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	461a      	mov	r2, r3
 8007b92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b94:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b9c:	e841 2300 	strex	r3, r2, [r1]
 8007ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1e6      	bne.n	8007b76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3308      	adds	r3, #8
 8007bae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	6a3b      	ldr	r3, [r7, #32]
 8007bb2:	e853 3f00 	ldrex	r3, [r3]
 8007bb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bbe:	f023 0301 	bic.w	r3, r3, #1
 8007bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	3308      	adds	r3, #8
 8007bca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bcc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bd4:	e841 2300 	strex	r3, r2, [r1]
 8007bd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1e3      	bne.n	8007ba8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d118      	bne.n	8007c1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	e853 3f00 	ldrex	r3, [r3]
 8007bf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	f023 0310 	bic.w	r3, r3, #16
 8007bfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c06:	61bb      	str	r3, [r7, #24]
 8007c08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	6979      	ldr	r1, [r7, #20]
 8007c0c:	69ba      	ldr	r2, [r7, #24]
 8007c0e:	e841 2300 	strex	r3, r2, [r1]
 8007c12:	613b      	str	r3, [r7, #16]
   return(result);
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1e6      	bne.n	8007be8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007c2e:	bf00      	nop
 8007c30:	3754      	adds	r7, #84	@ 0x54
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b090      	sub	sp, #64	@ 0x40
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c46:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0320 	and.w	r3, r3, #32
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d137      	bne.n	8007cc6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3308      	adds	r3, #8
 8007c64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c68:	e853 3f00 	ldrex	r3, [r3]
 8007c6c:	623b      	str	r3, [r7, #32]
   return(result);
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	3308      	adds	r3, #8
 8007c7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007c7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c86:	e841 2300 	strex	r3, r2, [r1]
 8007c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1e5      	bne.n	8007c5e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb0:	61fb      	str	r3, [r7, #28]
 8007cb2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	69b9      	ldr	r1, [r7, #24]
 8007cb6:	69fa      	ldr	r2, [r7, #28]
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	617b      	str	r3, [r7, #20]
   return(result);
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e6      	bne.n	8007c92 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cc4:	e002      	b.n	8007ccc <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007cc6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007cc8:	f7f9 fdfa 	bl	80018c0 <HAL_UART_TxCpltCallback>
}
 8007ccc:	bf00      	nop
 8007cce:	3740      	adds	r7, #64	@ 0x40
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f7ff f97e 	bl	8006fe4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ce8:	bf00      	nop
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b09c      	sub	sp, #112	@ 0x70
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0320 	and.w	r3, r3, #32
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d171      	bne.n	8007df0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	461a      	mov	r2, r3
 8007d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d3a:	e841 2300 	strex	r3, r2, [r1]
 8007d3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1e6      	bne.n	8007d14 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	3308      	adds	r3, #8
 8007d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d50:	e853 3f00 	ldrex	r3, [r3]
 8007d54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d58:	f023 0301 	bic.w	r3, r3, #1
 8007d5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	3308      	adds	r3, #8
 8007d64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d66:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d6e:	e841 2300 	strex	r3, r2, [r1]
 8007d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1e5      	bne.n	8007d46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	3308      	adds	r3, #8
 8007d80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d84:	e853 3f00 	ldrex	r3, [r3]
 8007d88:	623b      	str	r3, [r7, #32]
   return(result);
 8007d8a:	6a3b      	ldr	r3, [r7, #32]
 8007d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d90:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3308      	adds	r3, #8
 8007d98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007d9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da2:	e841 2300 	strex	r3, r2, [r1]
 8007da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d1e5      	bne.n	8007d7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007db0:	2220      	movs	r2, #32
 8007db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007db8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d118      	bne.n	8007df0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	e853 3f00 	ldrex	r3, [r3]
 8007dca:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 0310 	bic.w	r3, r3, #16
 8007dd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ddc:	61fb      	str	r3, [r7, #28]
 8007dde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de0:	69b9      	ldr	r1, [r7, #24]
 8007de2:	69fa      	ldr	r2, [r7, #28]
 8007de4:	e841 2300 	strex	r3, r2, [r1]
 8007de8:	617b      	str	r3, [r7, #20]
   return(result);
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1e6      	bne.n	8007dbe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007df0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007df2:	2200      	movs	r2, #0
 8007df4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d107      	bne.n	8007e0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007dfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e04:	4619      	mov	r1, r3
 8007e06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e08:	f7f9 fd02 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e0c:	e002      	b.n	8007e14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e10:	f7ff f8f2 	bl	8006ff8 <HAL_UART_RxCpltCallback>
}
 8007e14:	bf00      	nop
 8007e16:	3770      	adds	r7, #112	@ 0x70
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d109      	bne.n	8007e4c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e3e:	085b      	lsrs	r3, r3, #1
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	4619      	mov	r1, r3
 8007e44:	68f8      	ldr	r0, [r7, #12]
 8007e46:	f7f9 fce3 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e4a:	e002      	b.n	8007e52 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f7ff f8dd 	bl	800700c <HAL_UART_RxHalfCpltCallback>
}
 8007e52:	bf00      	nop
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e5a:	b580      	push	{r7, lr}
 8007e5c:	b086      	sub	sp, #24
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e66:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e6e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e76:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e82:	2b80      	cmp	r3, #128	@ 0x80
 8007e84:	d109      	bne.n	8007e9a <UART_DMAError+0x40>
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	2b21      	cmp	r3, #33	@ 0x21
 8007e8a:	d106      	bne.n	8007e9a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007e94:	6978      	ldr	r0, [r7, #20]
 8007e96:	f7ff fe29 	bl	8007aec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea4:	2b40      	cmp	r3, #64	@ 0x40
 8007ea6:	d109      	bne.n	8007ebc <UART_DMAError+0x62>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2b22      	cmp	r3, #34	@ 0x22
 8007eac:	d106      	bne.n	8007ebc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007eb6:	6978      	ldr	r0, [r7, #20]
 8007eb8:	f7ff fe59 	bl	8007b6e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ec2:	f043 0210 	orr.w	r2, r3, #16
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ecc:	6978      	ldr	r0, [r7, #20]
 8007ece:	f7ff f8a7 	bl	8007020 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ed2:	bf00      	nop
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f7ff f895 	bl	8007020 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ef6:	bf00      	nop
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}

08007efe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b088      	sub	sp, #32
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	e853 3f00 	ldrex	r3, [r3]
 8007f12:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f1a:	61fb      	str	r3, [r7, #28]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	461a      	mov	r2, r3
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	61bb      	str	r3, [r7, #24]
 8007f26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f28:	6979      	ldr	r1, [r7, #20]
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	e841 2300 	strex	r3, r2, [r1]
 8007f30:	613b      	str	r3, [r7, #16]
   return(result);
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d1e6      	bne.n	8007f06 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f7f9 fcba 	bl	80018c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f4c:	bf00      	nop
 8007f4e:	3720      	adds	r7, #32
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d101      	bne.n	8007fa6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007fa2:	2302      	movs	r3, #2
 8007fa4:	e027      	b.n	8007ff6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2224      	movs	r2, #36	@ 0x24
 8007fb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f022 0201 	bic.w	r2, r2, #1
 8007fcc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007fd4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2220      	movs	r2, #32
 8007fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3714      	adds	r7, #20
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b084      	sub	sp, #16
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
 800800a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008012:	2b01      	cmp	r3, #1
 8008014:	d101      	bne.n	800801a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008016:	2302      	movs	r3, #2
 8008018:	e02d      	b.n	8008076 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2224      	movs	r2, #36	@ 0x24
 8008026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 0201 	bic.w	r2, r2, #1
 8008040:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	430a      	orrs	r2, r1
 8008054:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f8a4 	bl	80081a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2220      	movs	r2, #32
 8008068:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3710      	adds	r7, #16
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b084      	sub	sp, #16
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800808e:	2b01      	cmp	r3, #1
 8008090:	d101      	bne.n	8008096 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008092:	2302      	movs	r3, #2
 8008094:	e02d      	b.n	80080f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2224      	movs	r2, #36	@ 0x24
 80080a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f022 0201 	bic.w	r2, r2, #1
 80080bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f866 	bl	80081a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b08c      	sub	sp, #48	@ 0x30
 80080fe:	af00      	add	r7, sp, #0
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	4613      	mov	r3, r2
 8008106:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800810e:	2b20      	cmp	r3, #32
 8008110:	d142      	bne.n	8008198 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d002      	beq.n	800811e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008118:	88fb      	ldrh	r3, [r7, #6]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d101      	bne.n	8008122 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e03b      	b.n	800819a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2201      	movs	r2, #1
 8008126:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2200      	movs	r2, #0
 800812c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800812e:	88fb      	ldrh	r3, [r7, #6]
 8008130:	461a      	mov	r2, r3
 8008132:	68b9      	ldr	r1, [r7, #8]
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7ff fc33 	bl	80079a0 <UART_Start_Receive_DMA>
 800813a:	4603      	mov	r3, r0
 800813c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008140:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008144:	2b00      	cmp	r3, #0
 8008146:	d124      	bne.n	8008192 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800814c:	2b01      	cmp	r3, #1
 800814e:	d11d      	bne.n	800818c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2210      	movs	r2, #16
 8008156:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	e853 3f00 	ldrex	r3, [r3]
 8008164:	617b      	str	r3, [r7, #20]
   return(result);
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f043 0310 	orr.w	r3, r3, #16
 800816c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008176:	627b      	str	r3, [r7, #36]	@ 0x24
 8008178:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	6a39      	ldr	r1, [r7, #32]
 800817c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800817e:	e841 2300 	strex	r3, r2, [r1]
 8008182:	61fb      	str	r3, [r7, #28]
   return(result);
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d1e6      	bne.n	8008158 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800818a:	e002      	b.n	8008192 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008196:	e000      	b.n	800819a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008198:	2302      	movs	r3, #2
  }
}
 800819a:	4618      	mov	r0, r3
 800819c:	3730      	adds	r7, #48	@ 0x30
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
	...

080081a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d108      	bne.n	80081c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80081c4:	e031      	b.n	800822a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80081c6:	2308      	movs	r3, #8
 80081c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80081ca:	2308      	movs	r3, #8
 80081cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	0e5b      	lsrs	r3, r3, #25
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	f003 0307 	and.w	r3, r3, #7
 80081dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	0f5b      	lsrs	r3, r3, #29
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	f003 0307 	and.w	r3, r3, #7
 80081ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80081ee:	7bbb      	ldrb	r3, [r7, #14]
 80081f0:	7b3a      	ldrb	r2, [r7, #12]
 80081f2:	4911      	ldr	r1, [pc, #68]	@ (8008238 <UARTEx_SetNbDataToProcess+0x94>)
 80081f4:	5c8a      	ldrb	r2, [r1, r2]
 80081f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80081fa:	7b3a      	ldrb	r2, [r7, #12]
 80081fc:	490f      	ldr	r1, [pc, #60]	@ (800823c <UARTEx_SetNbDataToProcess+0x98>)
 80081fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008200:	fb93 f3f2 	sdiv	r3, r3, r2
 8008204:	b29a      	uxth	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	7b7a      	ldrb	r2, [r7, #13]
 8008210:	4909      	ldr	r1, [pc, #36]	@ (8008238 <UARTEx_SetNbDataToProcess+0x94>)
 8008212:	5c8a      	ldrb	r2, [r1, r2]
 8008214:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008218:	7b7a      	ldrb	r2, [r7, #13]
 800821a:	4908      	ldr	r1, [pc, #32]	@ (800823c <UARTEx_SetNbDataToProcess+0x98>)
 800821c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800821e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008222:	b29a      	uxth	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800822a:	bf00      	nop
 800822c:	3714      	adds	r7, #20
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	0800c400 	.word	0x0800c400
 800823c:	0800c408 	.word	0x0800c408

08008240 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008250:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8008254:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	b29a      	uxth	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr

0800826e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800826e:	b480      	push	{r7}
 8008270:	b085      	sub	sp, #20
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008276:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800827a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008282:	b29a      	uxth	r2, r3
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	b29b      	uxth	r3, r3
 8008288:	43db      	mvns	r3, r3
 800828a:	b29b      	uxth	r3, r3
 800828c:	4013      	ands	r3, r2
 800828e:	b29a      	uxth	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	1d3b      	adds	r3, r7, #4
 80082ae:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2201      	movs	r2, #1
 80082b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2200      	movs	r2, #0
 80082be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3714      	adds	r7, #20
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b0a7      	sub	sp, #156	@ 0x9c
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8008302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008306:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	78db      	ldrb	r3, [r3, #3]
 800830e:	2b03      	cmp	r3, #3
 8008310:	d81f      	bhi.n	8008352 <USB_ActivateEndpoint+0x72>
 8008312:	a201      	add	r2, pc, #4	@ (adr r2, 8008318 <USB_ActivateEndpoint+0x38>)
 8008314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008318:	08008329 	.word	0x08008329
 800831c:	08008345 	.word	0x08008345
 8008320:	0800835b 	.word	0x0800835b
 8008324:	08008337 	.word	0x08008337
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008328:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800832c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008330:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008334:	e012      	b.n	800835c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008336:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800833a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800833e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008342:	e00b      	b.n	800835c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008344:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008348:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800834c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008350:	e004      	b.n	800835c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8008358:	e000      	b.n	800835c <USB_ActivateEndpoint+0x7c>
      break;
 800835a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	441a      	add	r2, r3
 8008366:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800836a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800836e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008372:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800837a:	b29b      	uxth	r3, r3
 800837c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	4413      	add	r3, r2
 8008388:	881b      	ldrh	r3, [r3, #0]
 800838a:	b29b      	uxth	r3, r3
 800838c:	b21b      	sxth	r3, r3
 800838e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008396:	b21a      	sxth	r2, r3
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	b21b      	sxth	r3, r3
 800839e:	4313      	orrs	r3, r2
 80083a0:	b21b      	sxth	r3, r3
 80083a2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	441a      	add	r2, r3
 80083b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80083b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	7b1b      	ldrb	r3, [r3, #12]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f040 8180 	bne.w	80086d2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	785b      	ldrb	r3, [r3, #1]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 8084 	beq.w	80084e4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	61bb      	str	r3, [r7, #24]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	461a      	mov	r2, r3
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	4413      	add	r3, r2
 80083ee:	61bb      	str	r3, [r7, #24]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	00da      	lsls	r2, r3, #3
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	4413      	add	r3, r2
 80083fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083fe:	617b      	str	r3, [r7, #20]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	88db      	ldrh	r3, [r3, #6]
 8008404:	085b      	lsrs	r3, r3, #1
 8008406:	b29b      	uxth	r3, r3
 8008408:	005b      	lsls	r3, r3, #1
 800840a:	b29a      	uxth	r2, r3
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	827b      	strh	r3, [r7, #18]
 800841e:	8a7b      	ldrh	r3, [r7, #18]
 8008420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01b      	beq.n	8008460 <USB_ActivateEndpoint+0x180>
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	881b      	ldrh	r3, [r3, #0]
 8008434:	b29b      	uxth	r3, r3
 8008436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800843e:	823b      	strh	r3, [r7, #16]
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	441a      	add	r2, r3
 800844a:	8a3b      	ldrh	r3, [r7, #16]
 800844c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008450:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008454:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008458:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800845c:	b29b      	uxth	r3, r3
 800845e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	78db      	ldrb	r3, [r3, #3]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d020      	beq.n	80084aa <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800847a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847e:	81bb      	strh	r3, [r7, #12]
 8008480:	89bb      	ldrh	r3, [r7, #12]
 8008482:	f083 0320 	eor.w	r3, r3, #32
 8008486:	81bb      	strh	r3, [r7, #12]
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	441a      	add	r2, r3
 8008492:	89bb      	ldrh	r3, [r7, #12]
 8008494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800849c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	8013      	strh	r3, [r2, #0]
 80084a8:	e3f9      	b.n	8008c9e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	4413      	add	r3, r2
 80084b4:	881b      	ldrh	r3, [r3, #0]
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084c0:	81fb      	strh	r3, [r7, #14]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	441a      	add	r2, r3
 80084cc:	89fb      	ldrh	r3, [r7, #14]
 80084ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084de:	b29b      	uxth	r3, r3
 80084e0:	8013      	strh	r3, [r2, #0]
 80084e2:	e3dc      	b.n	8008c9e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	461a      	mov	r2, r3
 80084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f4:	4413      	add	r3, r2
 80084f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	00da      	lsls	r2, r3, #3
 80084fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008500:	4413      	add	r3, r2
 8008502:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008506:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	88db      	ldrh	r3, [r3, #6]
 800850c:	085b      	lsrs	r3, r3, #1
 800850e:	b29b      	uxth	r3, r3
 8008510:	005b      	lsls	r3, r3, #1
 8008512:	b29a      	uxth	r2, r3
 8008514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008516:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008522:	b29b      	uxth	r3, r3
 8008524:	461a      	mov	r2, r3
 8008526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008528:	4413      	add	r3, r2
 800852a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	00da      	lsls	r2, r3, #3
 8008532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008534:	4413      	add	r3, r2
 8008536:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800853a:	627b      	str	r3, [r7, #36]	@ 0x24
 800853c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b29b      	uxth	r3, r3
 8008542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008546:	b29a      	uxth	r2, r3
 8008548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800854a:	801a      	strh	r2, [r3, #0]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10a      	bne.n	800856a <USB_ActivateEndpoint+0x28a>
 8008554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	b29b      	uxth	r3, r3
 800855a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800855e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008562:	b29a      	uxth	r2, r3
 8008564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008566:	801a      	strh	r2, [r3, #0]
 8008568:	e041      	b.n	80085ee <USB_ActivateEndpoint+0x30e>
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008570:	d81c      	bhi.n	80085ac <USB_ActivateEndpoint+0x2cc>
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	085b      	lsrs	r3, r3, #1
 8008578:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	f003 0301 	and.w	r3, r3, #1
 8008584:	2b00      	cmp	r3, #0
 8008586:	d004      	beq.n	8008592 <USB_ActivateEndpoint+0x2b2>
 8008588:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800858c:	3301      	adds	r3, #1
 800858e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	881b      	ldrh	r3, [r3, #0]
 8008596:	b29a      	uxth	r2, r3
 8008598:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800859c:	b29b      	uxth	r3, r3
 800859e:	029b      	lsls	r3, r3, #10
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	4313      	orrs	r3, r2
 80085a4:	b29a      	uxth	r2, r3
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	801a      	strh	r2, [r3, #0]
 80085aa:	e020      	b.n	80085ee <USB_ActivateEndpoint+0x30e>
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	095b      	lsrs	r3, r3, #5
 80085b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	f003 031f 	and.w	r3, r3, #31
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d104      	bne.n	80085cc <USB_ActivateEndpoint+0x2ec>
 80085c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80085c6:	3b01      	subs	r3, #1
 80085c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ce:	881b      	ldrh	r3, [r3, #0]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	029b      	lsls	r3, r3, #10
 80085da:	b29b      	uxth	r3, r3
 80085dc:	4313      	orrs	r3, r2
 80085de:	b29b      	uxth	r3, r3
 80085e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085e8:	b29a      	uxth	r2, r3
 80085ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ec:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	4413      	add	r3, r2
 80085f8:	881b      	ldrh	r3, [r3, #0]
 80085fa:	847b      	strh	r3, [r7, #34]	@ 0x22
 80085fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80085fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d01b      	beq.n	800863e <USB_ActivateEndpoint+0x35e>
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4413      	add	r3, r2
 8008610:	881b      	ldrh	r3, [r3, #0]
 8008612:	b29b      	uxth	r3, r3
 8008614:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800861c:	843b      	strh	r3, [r7, #32]
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	441a      	add	r2, r3
 8008628:	8c3b      	ldrh	r3, [r7, #32]
 800862a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800862e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008632:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800863a:	b29b      	uxth	r3, r3
 800863c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d124      	bne.n	8008690 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800865c:	83bb      	strh	r3, [r7, #28]
 800865e:	8bbb      	ldrh	r3, [r7, #28]
 8008660:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008664:	83bb      	strh	r3, [r7, #28]
 8008666:	8bbb      	ldrh	r3, [r7, #28]
 8008668:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800866c:	83bb      	strh	r3, [r7, #28]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	441a      	add	r2, r3
 8008678:	8bbb      	ldrh	r3, [r7, #28]
 800867a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800867e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800868a:	b29b      	uxth	r3, r3
 800868c:	8013      	strh	r3, [r2, #0]
 800868e:	e306      	b.n	8008c9e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4413      	add	r3, r2
 800869a:	881b      	ldrh	r3, [r3, #0]
 800869c:	b29b      	uxth	r3, r3
 800869e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80086a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086a6:	83fb      	strh	r3, [r7, #30]
 80086a8:	8bfb      	ldrh	r3, [r7, #30]
 80086aa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80086ae:	83fb      	strh	r3, [r7, #30]
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	441a      	add	r2, r3
 80086ba:	8bfb      	ldrh	r3, [r7, #30]
 80086bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	8013      	strh	r3, [r2, #0]
 80086d0:	e2e5      	b.n	8008c9e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	78db      	ldrb	r3, [r3, #3]
 80086d6:	2b02      	cmp	r3, #2
 80086d8:	d11e      	bne.n	8008718 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4413      	add	r3, r2
 80086e4:	881b      	ldrh	r3, [r3, #0]
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086f0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	441a      	add	r2, r3
 80086fe:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8008702:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008706:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800870a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800870e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008712:	b29b      	uxth	r3, r3
 8008714:	8013      	strh	r3, [r2, #0]
 8008716:	e01d      	b.n	8008754 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008718:	687a      	ldr	r2, [r7, #4]
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	881b      	ldrh	r3, [r3, #0]
 8008724:	b29b      	uxth	r3, r3
 8008726:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800872a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800872e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	441a      	add	r2, r3
 800873c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8008740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008748:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800874c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008750:	b29b      	uxth	r3, r3
 8008752:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800875e:	b29b      	uxth	r3, r3
 8008760:	461a      	mov	r2, r3
 8008762:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008764:	4413      	add	r3, r2
 8008766:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	00da      	lsls	r2, r3, #3
 800876e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008770:	4413      	add	r3, r2
 8008772:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008776:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	891b      	ldrh	r3, [r3, #8]
 800877c:	085b      	lsrs	r3, r3, #1
 800877e:	b29b      	uxth	r3, r3
 8008780:	005b      	lsls	r3, r3, #1
 8008782:	b29a      	uxth	r2, r3
 8008784:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008786:	801a      	strh	r2, [r3, #0]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	677b      	str	r3, [r7, #116]	@ 0x74
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008792:	b29b      	uxth	r3, r3
 8008794:	461a      	mov	r2, r3
 8008796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008798:	4413      	add	r3, r2
 800879a:	677b      	str	r3, [r7, #116]	@ 0x74
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	00da      	lsls	r2, r3, #3
 80087a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087a4:	4413      	add	r3, r2
 80087a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80087aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	895b      	ldrh	r3, [r3, #10]
 80087b0:	085b      	lsrs	r3, r3, #1
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	005b      	lsls	r3, r3, #1
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087ba:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	785b      	ldrb	r3, [r3, #1]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	f040 81af 	bne.w	8008b24 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	4413      	add	r3, r2
 80087d0:	881b      	ldrh	r3, [r3, #0]
 80087d2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80087d6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80087da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d01d      	beq.n	800881e <USB_ActivateEndpoint+0x53e>
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	881b      	ldrh	r3, [r3, #0]
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087f8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	441a      	add	r2, r3
 8008806:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800880a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800880e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008812:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800881a:	b29b      	uxth	r3, r3
 800881c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	4413      	add	r3, r2
 8008828:	881b      	ldrh	r3, [r3, #0]
 800882a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800882e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8008832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008836:	2b00      	cmp	r3, #0
 8008838:	d01d      	beq.n	8008876 <USB_ActivateEndpoint+0x596>
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	b29b      	uxth	r3, r3
 8008848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800884c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008850:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	441a      	add	r2, r3
 800885e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8008862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800886a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800886e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008872:	b29b      	uxth	r3, r3
 8008874:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	785b      	ldrb	r3, [r3, #1]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d16b      	bne.n	8008956 <USB_ActivateEndpoint+0x676>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008888:	b29b      	uxth	r3, r3
 800888a:	461a      	mov	r2, r3
 800888c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800888e:	4413      	add	r3, r2
 8008890:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	00da      	lsls	r2, r3, #3
 8008898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800889a:	4413      	add	r3, r2
 800889c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088a4:	881b      	ldrh	r3, [r3, #0]
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088b0:	801a      	strh	r2, [r3, #0]
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d10a      	bne.n	80088d0 <USB_ActivateEndpoint+0x5f0>
 80088ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088bc:	881b      	ldrh	r3, [r3, #0]
 80088be:	b29b      	uxth	r3, r3
 80088c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088cc:	801a      	strh	r2, [r3, #0]
 80088ce:	e05d      	b.n	800898c <USB_ActivateEndpoint+0x6ac>
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80088d6:	d81c      	bhi.n	8008912 <USB_ActivateEndpoint+0x632>
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	085b      	lsrs	r3, r3, #1
 80088de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d004      	beq.n	80088f8 <USB_ActivateEndpoint+0x618>
 80088ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088f2:	3301      	adds	r3, #1
 80088f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088fa:	881b      	ldrh	r3, [r3, #0]
 80088fc:	b29a      	uxth	r2, r3
 80088fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008902:	b29b      	uxth	r3, r3
 8008904:	029b      	lsls	r3, r3, #10
 8008906:	b29b      	uxth	r3, r3
 8008908:	4313      	orrs	r3, r2
 800890a:	b29a      	uxth	r2, r3
 800890c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800890e:	801a      	strh	r2, [r3, #0]
 8008910:	e03c      	b.n	800898c <USB_ActivateEndpoint+0x6ac>
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	095b      	lsrs	r3, r3, #5
 8008918:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	691b      	ldr	r3, [r3, #16]
 8008920:	f003 031f 	and.w	r3, r3, #31
 8008924:	2b00      	cmp	r3, #0
 8008926:	d104      	bne.n	8008932 <USB_ActivateEndpoint+0x652>
 8008928:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800892c:	3b01      	subs	r3, #1
 800892e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008934:	881b      	ldrh	r3, [r3, #0]
 8008936:	b29a      	uxth	r2, r3
 8008938:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800893c:	b29b      	uxth	r3, r3
 800893e:	029b      	lsls	r3, r3, #10
 8008940:	b29b      	uxth	r3, r3
 8008942:	4313      	orrs	r3, r2
 8008944:	b29b      	uxth	r3, r3
 8008946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800894a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800894e:	b29a      	uxth	r2, r3
 8008950:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008952:	801a      	strh	r2, [r3, #0]
 8008954:	e01a      	b.n	800898c <USB_ActivateEndpoint+0x6ac>
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	785b      	ldrb	r3, [r3, #1]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d116      	bne.n	800898c <USB_ActivateEndpoint+0x6ac>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	657b      	str	r3, [r7, #84]	@ 0x54
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008968:	b29b      	uxth	r3, r3
 800896a:	461a      	mov	r2, r3
 800896c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800896e:	4413      	add	r3, r2
 8008970:	657b      	str	r3, [r7, #84]	@ 0x54
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	00da      	lsls	r2, r3, #3
 8008978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800897a:	4413      	add	r3, r2
 800897c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008980:	653b      	str	r3, [r7, #80]	@ 0x50
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	b29a      	uxth	r2, r3
 8008988:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800898a:	801a      	strh	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	785b      	ldrb	r3, [r3, #1]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d16b      	bne.n	8008a70 <USB_ActivateEndpoint+0x790>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	461a      	mov	r2, r3
 80089a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089a8:	4413      	add	r3, r2
 80089aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	00da      	lsls	r2, r3, #3
 80089b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089b4:	4413      	add	r3, r2
 80089b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ca:	801a      	strh	r2, [r3, #0]
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10a      	bne.n	80089ea <USB_ActivateEndpoint+0x70a>
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e6:	801a      	strh	r2, [r3, #0]
 80089e8:	e05b      	b.n	8008aa2 <USB_ActivateEndpoint+0x7c2>
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80089f0:	d81c      	bhi.n	8008a2c <USB_ActivateEndpoint+0x74c>
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	085b      	lsrs	r3, r3, #1
 80089f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d004      	beq.n	8008a12 <USB_ActivateEndpoint+0x732>
 8008a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a14:	881b      	ldrh	r3, [r3, #0]
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	029b      	lsls	r3, r3, #10
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	4313      	orrs	r3, r2
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	801a      	strh	r2, [r3, #0]
 8008a2a:	e03a      	b.n	8008aa2 <USB_ActivateEndpoint+0x7c2>
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	095b      	lsrs	r3, r3, #5
 8008a32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	691b      	ldr	r3, [r3, #16]
 8008a3a:	f003 031f 	and.w	r3, r3, #31
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d104      	bne.n	8008a4c <USB_ActivateEndpoint+0x76c>
 8008a42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a46:	3b01      	subs	r3, #1
 8008a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4e:	881b      	ldrh	r3, [r3, #0]
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	029b      	lsls	r3, r3, #10
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	801a      	strh	r2, [r3, #0]
 8008a6e:	e018      	b.n	8008aa2 <USB_ActivateEndpoint+0x7c2>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	785b      	ldrb	r3, [r3, #1]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d114      	bne.n	8008aa2 <USB_ActivateEndpoint+0x7c2>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	461a      	mov	r2, r3
 8008a82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a84:	4413      	add	r3, r2
 8008a86:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	00da      	lsls	r2, r3, #3
 8008a8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a90:	4413      	add	r3, r2
 8008a92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a96:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008aa0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008ab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008aba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008abc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008ac0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008ac2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008ac4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008ac8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	441a      	add	r2, r3
 8008ad4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008ad6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ada:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4413      	add	r3, r2
 8008af4:	881b      	ldrh	r3, [r3, #0]
 8008af6:	b29b      	uxth	r3, r3
 8008af8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008afc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b00:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	441a      	add	r2, r3
 8008b0c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008b0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	8013      	strh	r3, [r2, #0]
 8008b22:	e0bc      	b.n	8008c9e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	4413      	add	r3, r2
 8008b2e:	881b      	ldrh	r3, [r3, #0]
 8008b30:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008b34:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008b38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d01d      	beq.n	8008b7c <USB_ActivateEndpoint+0x89c>
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4413      	add	r3, r2
 8008b4a:	881b      	ldrh	r3, [r3, #0]
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b56:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	441a      	add	r2, r3
 8008b64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008b68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	4413      	add	r3, r2
 8008b86:	881b      	ldrh	r3, [r3, #0]
 8008b88:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8008b8c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8008b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d01d      	beq.n	8008bd4 <USB_ActivateEndpoint+0x8f4>
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	881b      	ldrh	r3, [r3, #0]
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bae:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	441a      	add	r2, r3
 8008bbc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8008bc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bcc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	78db      	ldrb	r3, [r3, #3]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d024      	beq.n	8008c26 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bf2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008bf6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008bfa:	f083 0320 	eor.w	r3, r3, #32
 8008bfe:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	441a      	add	r2, r3
 8008c0c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008c10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	8013      	strh	r3, [r2, #0]
 8008c24:	e01d      	b.n	8008c62 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	4413      	add	r3, r2
 8008c30:	881b      	ldrh	r3, [r3, #0]
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c3c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	441a      	add	r2, r3
 8008c4a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8008c4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c5e:	b29b      	uxth	r3, r3
 8008c60:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	4413      	add	r3, r2
 8008c6c:	881b      	ldrh	r3, [r3, #0]
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c78:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	441a      	add	r2, r3
 8008c86:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008c8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008c9e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	379c      	adds	r7, #156	@ 0x9c
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop

08008cb0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b08d      	sub	sp, #52	@ 0x34
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	7b1b      	ldrb	r3, [r3, #12]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	f040 808e 	bne.w	8008de0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	785b      	ldrb	r3, [r3, #1]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d044      	beq.n	8008d56 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	881b      	ldrh	r3, [r3, #0]
 8008cd8:	81bb      	strh	r3, [r7, #12]
 8008cda:	89bb      	ldrh	r3, [r7, #12]
 8008cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d01b      	beq.n	8008d1c <USB_DeactivateEndpoint+0x6c>
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	881b      	ldrh	r3, [r3, #0]
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cfa:	817b      	strh	r3, [r7, #10]
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	441a      	add	r2, r3
 8008d06:	897b      	ldrh	r3, [r7, #10]
 8008d08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	881b      	ldrh	r3, [r3, #0]
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d32:	813b      	strh	r3, [r7, #8]
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	441a      	add	r2, r3
 8008d3e:	893b      	ldrh	r3, [r7, #8]
 8008d40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	8013      	strh	r3, [r2, #0]
 8008d54:	e192      	b.n	800907c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	4413      	add	r3, r2
 8008d60:	881b      	ldrh	r3, [r3, #0]
 8008d62:	827b      	strh	r3, [r7, #18]
 8008d64:	8a7b      	ldrh	r3, [r7, #18]
 8008d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d01b      	beq.n	8008da6 <USB_DeactivateEndpoint+0xf6>
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	881b      	ldrh	r3, [r3, #0]
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d84:	823b      	strh	r3, [r7, #16]
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	441a      	add	r2, r3
 8008d90:	8a3b      	ldrh	r3, [r7, #16]
 8008d92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	4413      	add	r3, r2
 8008db0:	881b      	ldrh	r3, [r3, #0]
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008db8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dbc:	81fb      	strh	r3, [r7, #14]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	441a      	add	r2, r3
 8008dc8:	89fb      	ldrh	r3, [r7, #14]
 8008dca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	8013      	strh	r3, [r2, #0]
 8008dde:	e14d      	b.n	800907c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	785b      	ldrb	r3, [r3, #1]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f040 80a5 	bne.w	8008f34 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	4413      	add	r3, r2
 8008df4:	881b      	ldrh	r3, [r3, #0]
 8008df6:	843b      	strh	r3, [r7, #32]
 8008df8:	8c3b      	ldrh	r3, [r7, #32]
 8008dfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d01b      	beq.n	8008e3a <USB_DeactivateEndpoint+0x18a>
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4413      	add	r3, r2
 8008e0c:	881b      	ldrh	r3, [r3, #0]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e18:	83fb      	strh	r3, [r7, #30]
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	441a      	add	r2, r3
 8008e24:	8bfb      	ldrh	r3, [r7, #30]
 8008e26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	4413      	add	r3, r2
 8008e44:	881b      	ldrh	r3, [r3, #0]
 8008e46:	83bb      	strh	r3, [r7, #28]
 8008e48:	8bbb      	ldrh	r3, [r7, #28]
 8008e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d01b      	beq.n	8008e8a <USB_DeactivateEndpoint+0x1da>
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	4413      	add	r3, r2
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e68:	837b      	strh	r3, [r7, #26]
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	441a      	add	r2, r3
 8008e74:	8b7b      	ldrh	r3, [r7, #26]
 8008e76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e82:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	4413      	add	r3, r2
 8008e94:	881b      	ldrh	r3, [r3, #0]
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ea0:	833b      	strh	r3, [r7, #24]
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	009b      	lsls	r3, r3, #2
 8008eaa:	441a      	add	r2, r3
 8008eac:	8b3b      	ldrh	r3, [r7, #24]
 8008eae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008eba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	881b      	ldrh	r3, [r3, #0]
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ed8:	82fb      	strh	r3, [r7, #22]
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	441a      	add	r2, r3
 8008ee4:	8afb      	ldrh	r3, [r7, #22]
 8008ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	4413      	add	r3, r2
 8008f04:	881b      	ldrh	r3, [r3, #0]
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f10:	82bb      	strh	r3, [r7, #20]
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	441a      	add	r2, r3
 8008f1c:	8abb      	ldrh	r3, [r7, #20]
 8008f1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	8013      	strh	r3, [r2, #0]
 8008f32:	e0a3      	b.n	800907c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008f42:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008f44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01b      	beq.n	8008f84 <USB_DeactivateEndpoint+0x2d4>
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	4413      	add	r3, r2
 8008f56:	881b      	ldrh	r3, [r3, #0]
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f62:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	441a      	add	r2, r3
 8008f6e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008f70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4413      	add	r3, r2
 8008f8e:	881b      	ldrh	r3, [r3, #0]
 8008f90:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008f92:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d01b      	beq.n	8008fd4 <USB_DeactivateEndpoint+0x324>
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	4413      	add	r3, r2
 8008fa6:	881b      	ldrh	r3, [r3, #0]
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008fb4:	687a      	ldr	r2, [r7, #4]
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	009b      	lsls	r3, r3, #2
 8008fbc:	441a      	add	r2, r3
 8008fbe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008fc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fcc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	4413      	add	r3, r2
 8008fde:	881b      	ldrh	r3, [r3, #0]
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	441a      	add	r2, r3
 8008ff6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ff8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ffc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009000:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009008:	b29b      	uxth	r3, r3
 800900a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	881b      	ldrh	r3, [r3, #0]
 8009018:	b29b      	uxth	r3, r3
 800901a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800901e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009022:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	441a      	add	r2, r3
 800902e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800903c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009040:	b29b      	uxth	r3, r3
 8009042:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	4413      	add	r3, r2
 800904e:	881b      	ldrh	r3, [r3, #0]
 8009050:	b29b      	uxth	r3, r3
 8009052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800905a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	441a      	add	r2, r3
 8009066:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009068:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800906c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009070:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009074:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009078:	b29b      	uxth	r3, r3
 800907a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3734      	adds	r7, #52	@ 0x34
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800908a:	b580      	push	{r7, lr}
 800908c:	b0ac      	sub	sp, #176	@ 0xb0
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
 8009092:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	785b      	ldrb	r3, [r3, #1]
 8009098:	2b01      	cmp	r3, #1
 800909a:	f040 84ca 	bne.w	8009a32 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	699a      	ldr	r2, [r3, #24]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	691b      	ldr	r3, [r3, #16]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d904      	bls.n	80090b4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090b2:	e003      	b.n	80090bc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	699b      	ldr	r3, [r3, #24]
 80090b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	7b1b      	ldrb	r3, [r3, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d122      	bne.n	800910a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	6959      	ldr	r1, [r3, #20]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	88da      	ldrh	r2, [r3, #6]
 80090cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 febd 	bl	8009e52 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	613b      	str	r3, [r7, #16]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	461a      	mov	r2, r3
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	4413      	add	r3, r2
 80090ea:	613b      	str	r3, [r7, #16]
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	00da      	lsls	r2, r3, #3
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	4413      	add	r3, r2
 80090f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009100:	b29a      	uxth	r2, r3
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	801a      	strh	r2, [r3, #0]
 8009106:	f000 bc6f 	b.w	80099e8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	78db      	ldrb	r3, [r3, #3]
 800910e:	2b02      	cmp	r3, #2
 8009110:	f040 831e 	bne.w	8009750 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	6a1a      	ldr	r2, [r3, #32]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	691b      	ldr	r3, [r3, #16]
 800911c:	429a      	cmp	r2, r3
 800911e:	f240 82cf 	bls.w	80096c0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4413      	add	r3, r2
 800912c:	881b      	ldrh	r3, [r3, #0]
 800912e:	b29b      	uxth	r3, r3
 8009130:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009138:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	441a      	add	r2, r3
 8009146:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800914a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800914e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009152:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800915a:	b29b      	uxth	r3, r3
 800915c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	6a1a      	ldr	r2, [r3, #32]
 8009162:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009166:	1ad2      	subs	r2, r2, r3
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	4413      	add	r3, r2
 8009176:	881b      	ldrh	r3, [r3, #0]
 8009178:	b29b      	uxth	r3, r3
 800917a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800917e:	2b00      	cmp	r3, #0
 8009180:	f000 814f 	beq.w	8009422 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	633b      	str	r3, [r7, #48]	@ 0x30
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	785b      	ldrb	r3, [r3, #1]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d16b      	bne.n	8009268 <USB_EPStartXfer+0x1de>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800919a:	b29b      	uxth	r3, r3
 800919c:	461a      	mov	r2, r3
 800919e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a0:	4413      	add	r3, r2
 80091a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	00da      	lsls	r2, r3, #3
 80091aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ac:	4413      	add	r3, r2
 80091ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80091b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80091b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b6:	881b      	ldrh	r3, [r3, #0]
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091be:	b29a      	uxth	r2, r3
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	801a      	strh	r2, [r3, #0]
 80091c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d10a      	bne.n	80091e2 <USB_EPStartXfer+0x158>
 80091cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ce:	881b      	ldrh	r3, [r3, #0]
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091da:	b29a      	uxth	r2, r3
 80091dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091de:	801a      	strh	r2, [r3, #0]
 80091e0:	e05b      	b.n	800929a <USB_EPStartXfer+0x210>
 80091e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80091e8:	d81c      	bhi.n	8009224 <USB_EPStartXfer+0x19a>
 80091ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091ee:	085b      	lsrs	r3, r3, #1
 80091f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80091f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d004      	beq.n	800920a <USB_EPStartXfer+0x180>
 8009200:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009204:	3301      	adds	r3, #1
 8009206:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800920a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	b29a      	uxth	r2, r3
 8009210:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009214:	b29b      	uxth	r3, r3
 8009216:	029b      	lsls	r3, r3, #10
 8009218:	b29b      	uxth	r3, r3
 800921a:	4313      	orrs	r3, r2
 800921c:	b29a      	uxth	r2, r3
 800921e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009220:	801a      	strh	r2, [r3, #0]
 8009222:	e03a      	b.n	800929a <USB_EPStartXfer+0x210>
 8009224:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009228:	095b      	lsrs	r3, r3, #5
 800922a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800922e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009232:	f003 031f 	and.w	r3, r3, #31
 8009236:	2b00      	cmp	r3, #0
 8009238:	d104      	bne.n	8009244 <USB_EPStartXfer+0x1ba>
 800923a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800923e:	3b01      	subs	r3, #1
 8009240:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009246:	881b      	ldrh	r3, [r3, #0]
 8009248:	b29a      	uxth	r2, r3
 800924a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800924e:	b29b      	uxth	r3, r3
 8009250:	029b      	lsls	r3, r3, #10
 8009252:	b29b      	uxth	r3, r3
 8009254:	4313      	orrs	r3, r2
 8009256:	b29b      	uxth	r3, r3
 8009258:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800925c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009260:	b29a      	uxth	r2, r3
 8009262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009264:	801a      	strh	r2, [r3, #0]
 8009266:	e018      	b.n	800929a <USB_EPStartXfer+0x210>
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	785b      	ldrb	r3, [r3, #1]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d114      	bne.n	800929a <USB_EPStartXfer+0x210>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009276:	b29b      	uxth	r3, r3
 8009278:	461a      	mov	r2, r3
 800927a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927c:	4413      	add	r3, r2
 800927e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	00da      	lsls	r2, r3, #3
 8009286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009288:	4413      	add	r3, r2
 800928a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800928e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009294:	b29a      	uxth	r2, r3
 8009296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009298:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	895b      	ldrh	r3, [r3, #10]
 800929e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	6959      	ldr	r1, [r3, #20]
 80092a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fdce 	bl	8009e52 <USB_WritePMA>
            ep->xfer_buff += len;
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	695a      	ldr	r2, [r3, #20]
 80092ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092be:	441a      	add	r2, r3
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	6a1a      	ldr	r2, [r3, #32]
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d907      	bls.n	80092e0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	6a1a      	ldr	r2, [r3, #32]
 80092d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092d8:	1ad2      	subs	r2, r2, r3
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	621a      	str	r2, [r3, #32]
 80092de:	e006      	b.n	80092ee <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	6a1b      	ldr	r3, [r3, #32]
 80092e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2200      	movs	r2, #0
 80092ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	785b      	ldrb	r3, [r3, #1]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d16b      	bne.n	80093ce <USB_EPStartXfer+0x344>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	61bb      	str	r3, [r7, #24]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009300:	b29b      	uxth	r3, r3
 8009302:	461a      	mov	r2, r3
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	4413      	add	r3, r2
 8009308:	61bb      	str	r3, [r7, #24]
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	00da      	lsls	r2, r3, #3
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	4413      	add	r3, r2
 8009314:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009318:	617b      	str	r3, [r7, #20]
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	881b      	ldrh	r3, [r3, #0]
 800931e:	b29b      	uxth	r3, r3
 8009320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009324:	b29a      	uxth	r2, r3
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	801a      	strh	r2, [r3, #0]
 800932a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800932e:	2b00      	cmp	r3, #0
 8009330:	d10a      	bne.n	8009348 <USB_EPStartXfer+0x2be>
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800933c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009340:	b29a      	uxth	r2, r3
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	801a      	strh	r2, [r3, #0]
 8009346:	e05d      	b.n	8009404 <USB_EPStartXfer+0x37a>
 8009348:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800934c:	2b3e      	cmp	r3, #62	@ 0x3e
 800934e:	d81c      	bhi.n	800938a <USB_EPStartXfer+0x300>
 8009350:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009354:	085b      	lsrs	r3, r3, #1
 8009356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800935a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800935e:	f003 0301 	and.w	r3, r3, #1
 8009362:	2b00      	cmp	r3, #0
 8009364:	d004      	beq.n	8009370 <USB_EPStartXfer+0x2e6>
 8009366:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800936a:	3301      	adds	r3, #1
 800936c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	881b      	ldrh	r3, [r3, #0]
 8009374:	b29a      	uxth	r2, r3
 8009376:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800937a:	b29b      	uxth	r3, r3
 800937c:	029b      	lsls	r3, r3, #10
 800937e:	b29b      	uxth	r3, r3
 8009380:	4313      	orrs	r3, r2
 8009382:	b29a      	uxth	r2, r3
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	801a      	strh	r2, [r3, #0]
 8009388:	e03c      	b.n	8009404 <USB_EPStartXfer+0x37a>
 800938a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800938e:	095b      	lsrs	r3, r3, #5
 8009390:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009398:	f003 031f 	and.w	r3, r3, #31
 800939c:	2b00      	cmp	r3, #0
 800939e:	d104      	bne.n	80093aa <USB_EPStartXfer+0x320>
 80093a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80093a4:	3b01      	subs	r3, #1
 80093a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	881b      	ldrh	r3, [r3, #0]
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	029b      	lsls	r3, r3, #10
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	4313      	orrs	r3, r2
 80093bc:	b29b      	uxth	r3, r3
 80093be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c6:	b29a      	uxth	r2, r3
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	801a      	strh	r2, [r3, #0]
 80093cc:	e01a      	b.n	8009404 <USB_EPStartXfer+0x37a>
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	785b      	ldrb	r3, [r3, #1]
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d116      	bne.n	8009404 <USB_EPStartXfer+0x37a>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	623b      	str	r3, [r7, #32]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	461a      	mov	r2, r3
 80093e4:	6a3b      	ldr	r3, [r7, #32]
 80093e6:	4413      	add	r3, r2
 80093e8:	623b      	str	r3, [r7, #32]
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	00da      	lsls	r2, r3, #3
 80093f0:	6a3b      	ldr	r3, [r7, #32]
 80093f2:	4413      	add	r3, r2
 80093f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093f8:	61fb      	str	r3, [r7, #28]
 80093fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093fe:	b29a      	uxth	r2, r3
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	891b      	ldrh	r3, [r3, #8]
 8009408:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	6959      	ldr	r1, [r3, #20]
 8009410:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009414:	b29b      	uxth	r3, r3
 8009416:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fd19 	bl	8009e52 <USB_WritePMA>
 8009420:	e2e2      	b.n	80099e8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	785b      	ldrb	r3, [r3, #1]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d16b      	bne.n	8009502 <USB_EPStartXfer+0x478>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009434:	b29b      	uxth	r3, r3
 8009436:	461a      	mov	r2, r3
 8009438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800943a:	4413      	add	r3, r2
 800943c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	00da      	lsls	r2, r3, #3
 8009444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009446:	4413      	add	r3, r2
 8009448:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800944c:	647b      	str	r3, [r7, #68]	@ 0x44
 800944e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009450:	881b      	ldrh	r3, [r3, #0]
 8009452:	b29b      	uxth	r3, r3
 8009454:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009458:	b29a      	uxth	r2, r3
 800945a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800945c:	801a      	strh	r2, [r3, #0]
 800945e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10a      	bne.n	800947c <USB_EPStartXfer+0x3f2>
 8009466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009468:	881b      	ldrh	r3, [r3, #0]
 800946a:	b29b      	uxth	r3, r3
 800946c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009470:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009474:	b29a      	uxth	r2, r3
 8009476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009478:	801a      	strh	r2, [r3, #0]
 800947a:	e05d      	b.n	8009538 <USB_EPStartXfer+0x4ae>
 800947c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009480:	2b3e      	cmp	r3, #62	@ 0x3e
 8009482:	d81c      	bhi.n	80094be <USB_EPStartXfer+0x434>
 8009484:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009488:	085b      	lsrs	r3, r3, #1
 800948a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800948e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009492:	f003 0301 	and.w	r3, r3, #1
 8009496:	2b00      	cmp	r3, #0
 8009498:	d004      	beq.n	80094a4 <USB_EPStartXfer+0x41a>
 800949a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800949e:	3301      	adds	r3, #1
 80094a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094a6:	881b      	ldrh	r3, [r3, #0]
 80094a8:	b29a      	uxth	r2, r3
 80094aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	029b      	lsls	r3, r3, #10
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	4313      	orrs	r3, r2
 80094b6:	b29a      	uxth	r2, r3
 80094b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094ba:	801a      	strh	r2, [r3, #0]
 80094bc:	e03c      	b.n	8009538 <USB_EPStartXfer+0x4ae>
 80094be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094c2:	095b      	lsrs	r3, r3, #5
 80094c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094cc:	f003 031f 	and.w	r3, r3, #31
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d104      	bne.n	80094de <USB_EPStartXfer+0x454>
 80094d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094d8:	3b01      	subs	r3, #1
 80094da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80094de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094e0:	881b      	ldrh	r3, [r3, #0]
 80094e2:	b29a      	uxth	r2, r3
 80094e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	029b      	lsls	r3, r3, #10
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	4313      	orrs	r3, r2
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094fe:	801a      	strh	r2, [r3, #0]
 8009500:	e01a      	b.n	8009538 <USB_EPStartXfer+0x4ae>
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	785b      	ldrb	r3, [r3, #1]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d116      	bne.n	8009538 <USB_EPStartXfer+0x4ae>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	653b      	str	r3, [r7, #80]	@ 0x50
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009514:	b29b      	uxth	r3, r3
 8009516:	461a      	mov	r2, r3
 8009518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800951a:	4413      	add	r3, r2
 800951c:	653b      	str	r3, [r7, #80]	@ 0x50
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	00da      	lsls	r2, r3, #3
 8009524:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009526:	4413      	add	r3, r2
 8009528:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800952c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800952e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009532:	b29a      	uxth	r2, r3
 8009534:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009536:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	891b      	ldrh	r3, [r3, #8]
 800953c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	6959      	ldr	r1, [r3, #20]
 8009544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009548:	b29b      	uxth	r3, r3
 800954a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 fc7f 	bl	8009e52 <USB_WritePMA>
            ep->xfer_buff += len;
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	695a      	ldr	r2, [r3, #20]
 8009558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800955c:	441a      	add	r2, r3
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	6a1a      	ldr	r2, [r3, #32]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	691b      	ldr	r3, [r3, #16]
 800956a:	429a      	cmp	r2, r3
 800956c:	d907      	bls.n	800957e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	6a1a      	ldr	r2, [r3, #32]
 8009572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009576:	1ad2      	subs	r2, r2, r3
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	621a      	str	r2, [r3, #32]
 800957c:	e006      	b.n	800958c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	2200      	movs	r2, #0
 800958a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	785b      	ldrb	r3, [r3, #1]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d16b      	bne.n	8009670 <USB_EPStartXfer+0x5e6>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	461a      	mov	r2, r3
 80095a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a8:	4413      	add	r3, r2
 80095aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	00da      	lsls	r2, r3, #3
 80095b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b4:	4413      	add	r3, r2
 80095b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80095ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80095bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095be:	881b      	ldrh	r3, [r3, #0]
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ca:	801a      	strh	r2, [r3, #0]
 80095cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d10a      	bne.n	80095ea <USB_EPStartXfer+0x560>
 80095d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095d6:	881b      	ldrh	r3, [r3, #0]
 80095d8:	b29b      	uxth	r3, r3
 80095da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e6:	801a      	strh	r2, [r3, #0]
 80095e8:	e05b      	b.n	80096a2 <USB_EPStartXfer+0x618>
 80095ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80095f0:	d81c      	bhi.n	800962c <USB_EPStartXfer+0x5a2>
 80095f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095f6:	085b      	lsrs	r3, r3, #1
 80095f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80095fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	2b00      	cmp	r3, #0
 8009606:	d004      	beq.n	8009612 <USB_EPStartXfer+0x588>
 8009608:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800960c:	3301      	adds	r3, #1
 800960e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	b29a      	uxth	r2, r3
 8009618:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800961c:	b29b      	uxth	r3, r3
 800961e:	029b      	lsls	r3, r3, #10
 8009620:	b29b      	uxth	r3, r3
 8009622:	4313      	orrs	r3, r2
 8009624:	b29a      	uxth	r2, r3
 8009626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009628:	801a      	strh	r2, [r3, #0]
 800962a:	e03a      	b.n	80096a2 <USB_EPStartXfer+0x618>
 800962c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009630:	095b      	lsrs	r3, r3, #5
 8009632:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800963a:	f003 031f 	and.w	r3, r3, #31
 800963e:	2b00      	cmp	r3, #0
 8009640:	d104      	bne.n	800964c <USB_EPStartXfer+0x5c2>
 8009642:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009646:	3b01      	subs	r3, #1
 8009648:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800964c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800964e:	881b      	ldrh	r3, [r3, #0]
 8009650:	b29a      	uxth	r2, r3
 8009652:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009656:	b29b      	uxth	r3, r3
 8009658:	029b      	lsls	r3, r3, #10
 800965a:	b29b      	uxth	r3, r3
 800965c:	4313      	orrs	r3, r2
 800965e:	b29b      	uxth	r3, r3
 8009660:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009664:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009668:	b29a      	uxth	r2, r3
 800966a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800966c:	801a      	strh	r2, [r3, #0]
 800966e:	e018      	b.n	80096a2 <USB_EPStartXfer+0x618>
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	785b      	ldrb	r3, [r3, #1]
 8009674:	2b01      	cmp	r3, #1
 8009676:	d114      	bne.n	80096a2 <USB_EPStartXfer+0x618>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800967e:	b29b      	uxth	r3, r3
 8009680:	461a      	mov	r2, r3
 8009682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009684:	4413      	add	r3, r2
 8009686:	643b      	str	r3, [r7, #64]	@ 0x40
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	00da      	lsls	r2, r3, #3
 800968e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009690:	4413      	add	r3, r2
 8009692:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800969c:	b29a      	uxth	r2, r3
 800969e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	895b      	ldrh	r3, [r3, #10]
 80096a6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	6959      	ldr	r1, [r3, #20]
 80096ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fbca 	bl	8009e52 <USB_WritePMA>
 80096be:	e193      	b.n	80099e8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	6a1b      	ldr	r3, [r3, #32]
 80096c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	881b      	ldrh	r3, [r3, #0]
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80096da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096de:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	441a      	add	r2, r3
 80096ec:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80096f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009700:	b29b      	uxth	r3, r3
 8009702:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800970e:	b29b      	uxth	r3, r3
 8009710:	461a      	mov	r2, r3
 8009712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009714:	4413      	add	r3, r2
 8009716:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	00da      	lsls	r2, r3, #3
 800971e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009720:	4413      	add	r3, r2
 8009722:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009726:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800972c:	b29a      	uxth	r2, r3
 800972e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009730:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	891b      	ldrh	r3, [r3, #8]
 8009736:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	6959      	ldr	r1, [r3, #20]
 800973e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009742:	b29b      	uxth	r3, r3
 8009744:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 fb82 	bl	8009e52 <USB_WritePMA>
 800974e:	e14b      	b.n	80099e8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	6a1a      	ldr	r2, [r3, #32]
 8009754:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009758:	1ad2      	subs	r2, r2, r3
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4413      	add	r3, r2
 8009768:	881b      	ldrh	r3, [r3, #0]
 800976a:	b29b      	uxth	r3, r3
 800976c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009770:	2b00      	cmp	r3, #0
 8009772:	f000 809a 	beq.w	80098aa <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	673b      	str	r3, [r7, #112]	@ 0x70
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	785b      	ldrb	r3, [r3, #1]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d16b      	bne.n	800985a <USB_EPStartXfer+0x7d0>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800978c:	b29b      	uxth	r3, r3
 800978e:	461a      	mov	r2, r3
 8009790:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009792:	4413      	add	r3, r2
 8009794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	00da      	lsls	r2, r3, #3
 800979c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800979e:	4413      	add	r3, r2
 80097a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80097a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80097a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097a8:	881b      	ldrh	r3, [r3, #0]
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097b4:	801a      	strh	r2, [r3, #0]
 80097b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10a      	bne.n	80097d4 <USB_EPStartXfer+0x74a>
 80097be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097d0:	801a      	strh	r2, [r3, #0]
 80097d2:	e05b      	b.n	800988c <USB_EPStartXfer+0x802>
 80097d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80097da:	d81c      	bhi.n	8009816 <USB_EPStartXfer+0x78c>
 80097dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097e0:	085b      	lsrs	r3, r3, #1
 80097e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80097e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097ea:	f003 0301 	and.w	r3, r3, #1
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d004      	beq.n	80097fc <USB_EPStartXfer+0x772>
 80097f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80097f6:	3301      	adds	r3, #1
 80097f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80097fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097fe:	881b      	ldrh	r3, [r3, #0]
 8009800:	b29a      	uxth	r2, r3
 8009802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009806:	b29b      	uxth	r3, r3
 8009808:	029b      	lsls	r3, r3, #10
 800980a:	b29b      	uxth	r3, r3
 800980c:	4313      	orrs	r3, r2
 800980e:	b29a      	uxth	r2, r3
 8009810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009812:	801a      	strh	r2, [r3, #0]
 8009814:	e03a      	b.n	800988c <USB_EPStartXfer+0x802>
 8009816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800981a:	095b      	lsrs	r3, r3, #5
 800981c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009820:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009824:	f003 031f 	and.w	r3, r3, #31
 8009828:	2b00      	cmp	r3, #0
 800982a:	d104      	bne.n	8009836 <USB_EPStartXfer+0x7ac>
 800982c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009830:	3b01      	subs	r3, #1
 8009832:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b29a      	uxth	r2, r3
 800983c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009840:	b29b      	uxth	r3, r3
 8009842:	029b      	lsls	r3, r3, #10
 8009844:	b29b      	uxth	r3, r3
 8009846:	4313      	orrs	r3, r2
 8009848:	b29b      	uxth	r3, r3
 800984a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800984e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009852:	b29a      	uxth	r2, r3
 8009854:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009856:	801a      	strh	r2, [r3, #0]
 8009858:	e018      	b.n	800988c <USB_EPStartXfer+0x802>
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	785b      	ldrb	r3, [r3, #1]
 800985e:	2b01      	cmp	r3, #1
 8009860:	d114      	bne.n	800988c <USB_EPStartXfer+0x802>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009868:	b29b      	uxth	r3, r3
 800986a:	461a      	mov	r2, r3
 800986c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800986e:	4413      	add	r3, r2
 8009870:	673b      	str	r3, [r7, #112]	@ 0x70
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	00da      	lsls	r2, r3, #3
 8009878:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800987a:	4413      	add	r3, r2
 800987c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009880:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009882:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009886:	b29a      	uxth	r2, r3
 8009888:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800988a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	895b      	ldrh	r3, [r3, #10]
 8009890:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	6959      	ldr	r1, [r3, #20]
 8009898:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800989c:	b29b      	uxth	r3, r3
 800989e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 fad5 	bl	8009e52 <USB_WritePMA>
 80098a8:	e09e      	b.n	80099e8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	785b      	ldrb	r3, [r3, #1]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d16b      	bne.n	800998a <USB_EPStartXfer+0x900>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098bc:	b29b      	uxth	r3, r3
 80098be:	461a      	mov	r2, r3
 80098c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098c2:	4413      	add	r3, r2
 80098c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	00da      	lsls	r2, r3, #3
 80098cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098ce:	4413      	add	r3, r2
 80098d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80098d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098d8:	881b      	ldrh	r3, [r3, #0]
 80098da:	b29b      	uxth	r3, r3
 80098dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098e4:	801a      	strh	r2, [r3, #0]
 80098e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10a      	bne.n	8009904 <USB_EPStartXfer+0x87a>
 80098ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098f0:	881b      	ldrh	r3, [r3, #0]
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098fc:	b29a      	uxth	r2, r3
 80098fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009900:	801a      	strh	r2, [r3, #0]
 8009902:	e063      	b.n	80099cc <USB_EPStartXfer+0x942>
 8009904:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009908:	2b3e      	cmp	r3, #62	@ 0x3e
 800990a:	d81c      	bhi.n	8009946 <USB_EPStartXfer+0x8bc>
 800990c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009910:	085b      	lsrs	r3, r3, #1
 8009912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800991a:	f003 0301 	and.w	r3, r3, #1
 800991e:	2b00      	cmp	r3, #0
 8009920:	d004      	beq.n	800992c <USB_EPStartXfer+0x8a2>
 8009922:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009926:	3301      	adds	r3, #1
 8009928:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800992c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800992e:	881b      	ldrh	r3, [r3, #0]
 8009930:	b29a      	uxth	r2, r3
 8009932:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009936:	b29b      	uxth	r3, r3
 8009938:	029b      	lsls	r3, r3, #10
 800993a:	b29b      	uxth	r3, r3
 800993c:	4313      	orrs	r3, r2
 800993e:	b29a      	uxth	r2, r3
 8009940:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009942:	801a      	strh	r2, [r3, #0]
 8009944:	e042      	b.n	80099cc <USB_EPStartXfer+0x942>
 8009946:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800994a:	095b      	lsrs	r3, r3, #5
 800994c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009950:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009954:	f003 031f 	and.w	r3, r3, #31
 8009958:	2b00      	cmp	r3, #0
 800995a:	d104      	bne.n	8009966 <USB_EPStartXfer+0x8dc>
 800995c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009960:	3b01      	subs	r3, #1
 8009962:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009966:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009968:	881b      	ldrh	r3, [r3, #0]
 800996a:	b29a      	uxth	r2, r3
 800996c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009970:	b29b      	uxth	r3, r3
 8009972:	029b      	lsls	r3, r3, #10
 8009974:	b29b      	uxth	r3, r3
 8009976:	4313      	orrs	r3, r2
 8009978:	b29b      	uxth	r3, r3
 800997a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800997e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009982:	b29a      	uxth	r2, r3
 8009984:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009986:	801a      	strh	r2, [r3, #0]
 8009988:	e020      	b.n	80099cc <USB_EPStartXfer+0x942>
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	785b      	ldrb	r3, [r3, #1]
 800998e:	2b01      	cmp	r3, #1
 8009990:	d11c      	bne.n	80099cc <USB_EPStartXfer+0x942>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800999e:	b29b      	uxth	r3, r3
 80099a0:	461a      	mov	r2, r3
 80099a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099a6:	4413      	add	r3, r2
 80099a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	00da      	lsls	r2, r3, #3
 80099b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099b6:	4413      	add	r3, r2
 80099b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80099bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80099c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099c4:	b29a      	uxth	r2, r3
 80099c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099ca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	891b      	ldrh	r3, [r3, #8]
 80099d0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	6959      	ldr	r1, [r3, #20]
 80099d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099dc:	b29b      	uxth	r3, r3
 80099de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 fa35 	bl	8009e52 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	4413      	add	r3, r2
 80099f2:	881b      	ldrh	r3, [r3, #0]
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099fe:	817b      	strh	r3, [r7, #10]
 8009a00:	897b      	ldrh	r3, [r7, #10]
 8009a02:	f083 0310 	eor.w	r3, r3, #16
 8009a06:	817b      	strh	r3, [r7, #10]
 8009a08:	897b      	ldrh	r3, [r7, #10]
 8009a0a:	f083 0320 	eor.w	r3, r3, #32
 8009a0e:	817b      	strh	r3, [r7, #10]
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	441a      	add	r2, r3
 8009a1a:	897b      	ldrh	r3, [r7, #10]
 8009a1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	8013      	strh	r3, [r2, #0]
 8009a30:	e0d5      	b.n	8009bde <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	7b1b      	ldrb	r3, [r3, #12]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d156      	bne.n	8009ae8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	699b      	ldr	r3, [r3, #24]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d122      	bne.n	8009a88 <USB_EPStartXfer+0x9fe>
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	78db      	ldrb	r3, [r3, #3]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d11e      	bne.n	8009a88 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	4413      	add	r3, r2
 8009a54:	881b      	ldrh	r3, [r3, #0]
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a60:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	441a      	add	r2, r3
 8009a6e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009a72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a7a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	8013      	strh	r3, [r2, #0]
 8009a86:	e01d      	b.n	8009ac4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8009a88:	687a      	ldr	r2, [r7, #4]
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	4413      	add	r3, r2
 8009a92:	881b      	ldrh	r3, [r3, #0]
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a9e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	441a      	add	r2, r3
 8009aac:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8009ab0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ab4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ab8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009abc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	699a      	ldr	r2, [r3, #24]
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	429a      	cmp	r2, r3
 8009ace:	d907      	bls.n	8009ae0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	699a      	ldr	r2, [r3, #24]
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	691b      	ldr	r3, [r3, #16]
 8009ad8:	1ad2      	subs	r2, r2, r3
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	619a      	str	r2, [r3, #24]
 8009ade:	e054      	b.n	8009b8a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	619a      	str	r2, [r3, #24]
 8009ae6:	e050      	b.n	8009b8a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	78db      	ldrb	r3, [r3, #3]
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d142      	bne.n	8009b76 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	69db      	ldr	r3, [r3, #28]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d048      	beq.n	8009b8a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4413      	add	r3, r2
 8009b02:	881b      	ldrh	r3, [r3, #0]
 8009b04:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b08:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009b0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d005      	beq.n	8009b20 <USB_EPStartXfer+0xa96>
 8009b14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10b      	bne.n	8009b38 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d12e      	bne.n	8009b8a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009b2c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d128      	bne.n	8009b8a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	4413      	add	r3, r2
 8009b42:	881b      	ldrh	r3, [r3, #0]
 8009b44:	b29b      	uxth	r3, r3
 8009b46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b4e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	441a      	add	r2, r3
 8009b5c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8009b60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	8013      	strh	r3, [r2, #0]
 8009b74:	e009      	b.n	8009b8a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	78db      	ldrb	r3, [r3, #3]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d103      	bne.n	8009b86 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	2200      	movs	r2, #0
 8009b82:	619a      	str	r2, [r3, #24]
 8009b84:	e001      	b.n	8009b8a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	e02a      	b.n	8009be0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	009b      	lsls	r3, r3, #2
 8009b92:	4413      	add	r3, r2
 8009b94:	881b      	ldrh	r3, [r3, #0]
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ba0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009ba4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009ba8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009bac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009bb0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009bb4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009bb8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	441a      	add	r2, r3
 8009bc6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009bca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009bce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009bd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	37b0      	adds	r7, #176	@ 0xb0
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	785b      	ldrb	r3, [r3, #1]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d020      	beq.n	8009c3c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	4413      	add	r3, r2
 8009c04:	881b      	ldrh	r3, [r3, #0]
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c10:	81bb      	strh	r3, [r7, #12]
 8009c12:	89bb      	ldrh	r3, [r7, #12]
 8009c14:	f083 0310 	eor.w	r3, r3, #16
 8009c18:	81bb      	strh	r3, [r7, #12]
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	441a      	add	r2, r3
 8009c24:	89bb      	ldrh	r3, [r7, #12]
 8009c26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	8013      	strh	r3, [r2, #0]
 8009c3a:	e01f      	b.n	8009c7c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009c3c:	687a      	ldr	r2, [r7, #4]
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	4413      	add	r3, r2
 8009c46:	881b      	ldrh	r3, [r3, #0]
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c52:	81fb      	strh	r3, [r7, #14]
 8009c54:	89fb      	ldrh	r3, [r7, #14]
 8009c56:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009c5a:	81fb      	strh	r3, [r7, #14]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	441a      	add	r2, r3
 8009c66:	89fb      	ldrh	r3, [r7, #14]
 8009c68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b087      	sub	sp, #28
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
 8009c92:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	785b      	ldrb	r3, [r3, #1]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d04c      	beq.n	8009d36 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c9c:	687a      	ldr	r2, [r7, #4]
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	4413      	add	r3, r2
 8009ca6:	881b      	ldrh	r3, [r3, #0]
 8009ca8:	823b      	strh	r3, [r7, #16]
 8009caa:	8a3b      	ldrh	r3, [r7, #16]
 8009cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d01b      	beq.n	8009cec <USB_EPClearStall+0x62>
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	881b      	ldrh	r3, [r3, #0]
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cca:	81fb      	strh	r3, [r7, #14]
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	441a      	add	r2, r3
 8009cd6:	89fb      	ldrh	r3, [r7, #14]
 8009cd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009cdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ce0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ce4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	78db      	ldrb	r3, [r3, #3]
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	d06c      	beq.n	8009dce <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	009b      	lsls	r3, r3, #2
 8009cfc:	4413      	add	r3, r2
 8009cfe:	881b      	ldrh	r3, [r3, #0]
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d0a:	81bb      	strh	r3, [r7, #12]
 8009d0c:	89bb      	ldrh	r3, [r7, #12]
 8009d0e:	f083 0320 	eor.w	r3, r3, #32
 8009d12:	81bb      	strh	r3, [r7, #12]
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	009b      	lsls	r3, r3, #2
 8009d1c:	441a      	add	r2, r3
 8009d1e:	89bb      	ldrh	r3, [r7, #12]
 8009d20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	8013      	strh	r3, [r2, #0]
 8009d34:	e04b      	b.n	8009dce <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	881b      	ldrh	r3, [r3, #0]
 8009d42:	82fb      	strh	r3, [r7, #22]
 8009d44:	8afb      	ldrh	r3, [r7, #22]
 8009d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d01b      	beq.n	8009d86 <USB_EPClearStall+0xfc>
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	009b      	lsls	r3, r3, #2
 8009d56:	4413      	add	r3, r2
 8009d58:	881b      	ldrh	r3, [r3, #0]
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d64:	82bb      	strh	r3, [r7, #20]
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	441a      	add	r2, r3
 8009d70:	8abb      	ldrh	r3, [r7, #20]
 8009d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009d86:	687a      	ldr	r2, [r7, #4]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	4413      	add	r3, r2
 8009d90:	881b      	ldrh	r3, [r3, #0]
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d9c:	827b      	strh	r3, [r7, #18]
 8009d9e:	8a7b      	ldrh	r3, [r7, #18]
 8009da0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009da4:	827b      	strh	r3, [r7, #18]
 8009da6:	8a7b      	ldrh	r3, [r7, #18]
 8009da8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009dac:	827b      	strh	r3, [r7, #18]
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	441a      	add	r2, r3
 8009db8:	8a7b      	ldrh	r3, [r7, #18]
 8009dba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009dce:	2300      	movs	r3, #0
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	371c      	adds	r7, #28
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	460b      	mov	r3, r1
 8009de6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009de8:	78fb      	ldrb	r3, [r7, #3]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d103      	bne.n	8009df6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2280      	movs	r2, #128	@ 0x80
 8009df2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	370c      	adds	r7, #12
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr

08009e04 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b083      	sub	sp, #12
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009e12:	b29b      	uxth	r3, r3
 8009e14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e1c:	b29a      	uxth	r2, r3
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	370c      	adds	r7, #12
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr

08009e32 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009e32:	b480      	push	{r7}
 8009e34:	b085      	sub	sp, #20
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009e44:	68fb      	ldr	r3, [r7, #12]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr

08009e52 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009e52:	b480      	push	{r7}
 8009e54:	b08b      	sub	sp, #44	@ 0x2c
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	60f8      	str	r0, [r7, #12]
 8009e5a:	60b9      	str	r1, [r7, #8]
 8009e5c:	4611      	mov	r1, r2
 8009e5e:	461a      	mov	r2, r3
 8009e60:	460b      	mov	r3, r1
 8009e62:	80fb      	strh	r3, [r7, #6]
 8009e64:	4613      	mov	r3, r2
 8009e66:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009e68:	88bb      	ldrh	r3, [r7, #4]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	085b      	lsrs	r3, r3, #1
 8009e6e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009e78:	88fa      	ldrh	r2, [r7, #6]
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e82:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e88:	e01c      	b.n	8009ec4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009e90:	69fb      	ldr	r3, [r7, #28]
 8009e92:	3301      	adds	r3, #1
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	b21b      	sxth	r3, r3
 8009e98:	021b      	lsls	r3, r3, #8
 8009e9a:	b21a      	sxth	r2, r3
 8009e9c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	b21b      	sxth	r3, r3
 8009ea4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009ea6:	6a3b      	ldr	r3, [r7, #32]
 8009ea8:	8a7a      	ldrh	r2, [r7, #18]
 8009eaa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009eac:	6a3b      	ldr	r3, [r7, #32]
 8009eae:	3302      	adds	r3, #2
 8009eb0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009eb8:	69fb      	ldr	r3, [r7, #28]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec0:	3b01      	subs	r3, #1
 8009ec2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1df      	bne.n	8009e8a <USB_WritePMA+0x38>
  }
}
 8009eca:	bf00      	nop
 8009ecc:	bf00      	nop
 8009ece:	372c      	adds	r7, #44	@ 0x2c
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b08b      	sub	sp, #44	@ 0x2c
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	60f8      	str	r0, [r7, #12]
 8009ee0:	60b9      	str	r1, [r7, #8]
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	460b      	mov	r3, r1
 8009ee8:	80fb      	strh	r3, [r7, #6]
 8009eea:	4613      	mov	r3, r2
 8009eec:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009eee:	88bb      	ldrh	r3, [r7, #4]
 8009ef0:	085b      	lsrs	r3, r3, #1
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009efe:	88fa      	ldrh	r2, [r7, #6]
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	4413      	add	r3, r2
 8009f04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009f08:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f0e:	e018      	b.n	8009f42 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009f10:	6a3b      	ldr	r3, [r7, #32]
 8009f12:	881b      	ldrh	r3, [r3, #0]
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009f18:	6a3b      	ldr	r3, [r7, #32]
 8009f1a:	3302      	adds	r3, #2
 8009f1c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	b2da      	uxtb	r2, r3
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f26:	69fb      	ldr	r3, [r7, #28]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	0a1b      	lsrs	r3, r3, #8
 8009f30:	b2da      	uxtb	r2, r3
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	3301      	adds	r3, #1
 8009f3a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e3      	bne.n	8009f10 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009f48:	88bb      	ldrh	r3, [r7, #4]
 8009f4a:	f003 0301 	and.w	r3, r3, #1
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d007      	beq.n	8009f64 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	881b      	ldrh	r3, [r3, #0]
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	b2da      	uxtb	r2, r3
 8009f60:	69fb      	ldr	r3, [r7, #28]
 8009f62:	701a      	strb	r2, [r3, #0]
  }
}
 8009f64:	bf00      	nop
 8009f66:	372c      	adds	r7, #44	@ 0x2c
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8009f74:	4907      	ldr	r1, [pc, #28]	@ (8009f94 <MX_FATFS_Init+0x24>)
 8009f76:	4808      	ldr	r0, [pc, #32]	@ (8009f98 <MX_FATFS_Init+0x28>)
 8009f78:	f001 fcc8 	bl	800b90c <FATFS_LinkDriver>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d002      	beq.n	8009f88 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8009f82:	f04f 33ff 	mov.w	r3, #4294967295
 8009f86:	e003      	b.n	8009f90 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8009f88:	4b04      	ldr	r3, [pc, #16]	@ (8009f9c <MX_FATFS_Init+0x2c>)
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8009f8e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	2000055c 	.word	0x2000055c
 8009f98:	20000010 	.word	0x20000010
 8009f9c:	20000560 	.word	0x20000560

08009fa0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 8009faa:	79fb      	ldrb	r3, [r7, #7]
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7f7 fe2d 	bl	8001c0c <USER_SPI_initialize>
 8009fb2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3708      	adds	r7, #8
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 8009fc6:	79fb      	ldrb	r3, [r7, #7]
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7f7 ff09 	bl	8001de0 <USER_SPI_status>
 8009fce:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b084      	sub	sp, #16
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	60b9      	str	r1, [r7, #8]
 8009fe0:	607a      	str	r2, [r7, #4]
 8009fe2:	603b      	str	r3, [r7, #0]
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 8009fe8:	7bf8      	ldrb	r0, [r7, #15]
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	68b9      	ldr	r1, [r7, #8]
 8009ff0:	f7f7 ff0c 	bl	8001e0c <USER_SPI_read>
 8009ff4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3710      	adds	r7, #16
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b084      	sub	sp, #16
 800a002:	af00      	add	r7, sp, #0
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
 800a00a:	4603      	mov	r3, r0
 800a00c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 800a00e:	7bf8      	ldrb	r0, [r7, #15]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	687a      	ldr	r2, [r7, #4]
 800a014:	68b9      	ldr	r1, [r7, #8]
 800a016:	f7f7 ff5f 	bl	8001ed8 <USER_SPI_write>
 800a01a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	4603      	mov	r3, r0
 800a02c:	603a      	str	r2, [r7, #0]
 800a02e:	71fb      	strb	r3, [r7, #7]
 800a030:	460b      	mov	r3, r1
 800a032:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 800a034:	79b9      	ldrb	r1, [r7, #6]
 800a036:	79fb      	ldrb	r3, [r7, #7]
 800a038:	683a      	ldr	r2, [r7, #0]
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7f7 ffc8 	bl	8001fd0 <USER_SPI_ioctl>
 800a040:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a042:	4618      	mov	r0, r3
 800a044:	3708      	adds	r7, #8
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b084      	sub	sp, #16
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	460b      	mov	r3, r1
 800a054:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a056:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a05a:	f002 f901 	bl	800c260 <USBD_static_malloc>
 800a05e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d105      	bne.n	800a072 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800a06e:	2302      	movs	r3, #2
 800a070:	e066      	b.n	800a140 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	7c1b      	ldrb	r3, [r3, #16]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d119      	bne.n	800a0b6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a082:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a086:	2202      	movs	r2, #2
 800a088:	2181      	movs	r1, #129	@ 0x81
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f001 ff8f 	bl	800bfae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a09a:	2202      	movs	r2, #2
 800a09c:	2101      	movs	r1, #1
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f001 ff85 	bl	800bfae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2210      	movs	r2, #16
 800a0b0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800a0b4:	e016      	b.n	800a0e4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a0b6:	2340      	movs	r3, #64	@ 0x40
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	2181      	movs	r1, #129	@ 0x81
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f001 ff76 	bl	800bfae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a0c8:	2340      	movs	r3, #64	@ 0x40
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	2101      	movs	r1, #1
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f001 ff6d 	bl	800bfae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2210      	movs	r2, #16
 800a0e0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a0e4:	2308      	movs	r3, #8
 800a0e6:	2203      	movs	r2, #3
 800a0e8:	2182      	movs	r1, #130	@ 0x82
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f001 ff5f 	bl	800bfae <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2200      	movs	r2, #0
 800a106:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	7c1b      	ldrb	r3, [r3, #16]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d109      	bne.n	800a12e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a120:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a124:	2101      	movs	r1, #1
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f002 f830 	bl	800c18c <USBD_LL_PrepareReceive>
 800a12c:	e007      	b.n	800a13e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a134:	2340      	movs	r3, #64	@ 0x40
 800a136:	2101      	movs	r1, #1
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f002 f827 	bl	800c18c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3710      	adds	r7, #16
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	460b      	mov	r3, r1
 800a152:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a154:	2181      	movs	r1, #129	@ 0x81
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f001 ff4f 	bl	800bffa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a162:	2101      	movs	r1, #1
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f001 ff48 	bl	800bffa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a172:	2182      	movs	r1, #130	@ 0x82
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f001 ff40 	bl	800bffa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2200      	movs	r2, #0
 800a186:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00e      	beq.n	800a1b2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f002 f869 	bl	800c27c <USBD_static_free>
    pdev->pClassData = NULL;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3708      	adds	r7, #8
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b086      	sub	sp, #24
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1cc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d101      	bne.n	800a1e4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	e0af      	b.n	800a344 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d03f      	beq.n	800a270 <USBD_CDC_Setup+0xb4>
 800a1f0:	2b20      	cmp	r3, #32
 800a1f2:	f040 809f 	bne.w	800a334 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	88db      	ldrh	r3, [r3, #6]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d02e      	beq.n	800a25c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	b25b      	sxtb	r3, r3
 800a204:	2b00      	cmp	r3, #0
 800a206:	da16      	bge.n	800a236 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a20e:	689b      	ldr	r3, [r3, #8]
 800a210:	683a      	ldr	r2, [r7, #0]
 800a212:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800a214:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a216:	683a      	ldr	r2, [r7, #0]
 800a218:	88d2      	ldrh	r2, [r2, #6]
 800a21a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	88db      	ldrh	r3, [r3, #6]
 800a220:	2b07      	cmp	r3, #7
 800a222:	bf28      	it	cs
 800a224:	2307      	movcs	r3, #7
 800a226:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	89fa      	ldrh	r2, [r7, #14]
 800a22c:	4619      	mov	r1, r3
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f001 fa9f 	bl	800b772 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800a234:	e085      	b.n	800a342 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	785a      	ldrb	r2, [r3, #1]
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	88db      	ldrh	r3, [r3, #6]
 800a244:	b2da      	uxtb	r2, r3
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a24c:	6939      	ldr	r1, [r7, #16]
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	88db      	ldrh	r3, [r3, #6]
 800a252:	461a      	mov	r2, r3
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f001 fab8 	bl	800b7ca <USBD_CtlPrepareRx>
      break;
 800a25a:	e072      	b.n	800a342 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	7850      	ldrb	r0, [r2, #1]
 800a268:	2200      	movs	r2, #0
 800a26a:	6839      	ldr	r1, [r7, #0]
 800a26c:	4798      	blx	r3
      break;
 800a26e:	e068      	b.n	800a342 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	785b      	ldrb	r3, [r3, #1]
 800a274:	2b0b      	cmp	r3, #11
 800a276:	d852      	bhi.n	800a31e <USBD_CDC_Setup+0x162>
 800a278:	a201      	add	r2, pc, #4	@ (adr r2, 800a280 <USBD_CDC_Setup+0xc4>)
 800a27a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27e:	bf00      	nop
 800a280:	0800a2b1 	.word	0x0800a2b1
 800a284:	0800a32d 	.word	0x0800a32d
 800a288:	0800a31f 	.word	0x0800a31f
 800a28c:	0800a31f 	.word	0x0800a31f
 800a290:	0800a31f 	.word	0x0800a31f
 800a294:	0800a31f 	.word	0x0800a31f
 800a298:	0800a31f 	.word	0x0800a31f
 800a29c:	0800a31f 	.word	0x0800a31f
 800a2a0:	0800a31f 	.word	0x0800a31f
 800a2a4:	0800a31f 	.word	0x0800a31f
 800a2a8:	0800a2db 	.word	0x0800a2db
 800a2ac:	0800a305 	.word	0x0800a305
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	2b03      	cmp	r3, #3
 800a2ba:	d107      	bne.n	800a2cc <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a2bc:	f107 030a 	add.w	r3, r7, #10
 800a2c0:	2202      	movs	r2, #2
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f001 fa54 	bl	800b772 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a2ca:	e032      	b.n	800a332 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a2cc:	6839      	ldr	r1, [r7, #0]
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f001 f9de 	bl	800b690 <USBD_CtlError>
            ret = USBD_FAIL;
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	75fb      	strb	r3, [r7, #23]
          break;
 800a2d8:	e02b      	b.n	800a332 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	2b03      	cmp	r3, #3
 800a2e4:	d107      	bne.n	800a2f6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a2e6:	f107 030d 	add.w	r3, r7, #13
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f001 fa3f 	bl	800b772 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a2f4:	e01d      	b.n	800a332 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a2f6:	6839      	ldr	r1, [r7, #0]
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f001 f9c9 	bl	800b690 <USBD_CtlError>
            ret = USBD_FAIL;
 800a2fe:	2303      	movs	r3, #3
 800a300:	75fb      	strb	r3, [r7, #23]
          break;
 800a302:	e016      	b.n	800a332 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	d00f      	beq.n	800a330 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a310:	6839      	ldr	r1, [r7, #0]
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f001 f9bc 	bl	800b690 <USBD_CtlError>
            ret = USBD_FAIL;
 800a318:	2303      	movs	r3, #3
 800a31a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a31c:	e008      	b.n	800a330 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a31e:	6839      	ldr	r1, [r7, #0]
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f001 f9b5 	bl	800b690 <USBD_CtlError>
          ret = USBD_FAIL;
 800a326:	2303      	movs	r3, #3
 800a328:	75fb      	strb	r3, [r7, #23]
          break;
 800a32a:	e002      	b.n	800a332 <USBD_CDC_Setup+0x176>
          break;
 800a32c:	bf00      	nop
 800a32e:	e008      	b.n	800a342 <USBD_CDC_Setup+0x186>
          break;
 800a330:	bf00      	nop
      }
      break;
 800a332:	e006      	b.n	800a342 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a334:	6839      	ldr	r1, [r7, #0]
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f001 f9aa 	bl	800b690 <USBD_CtlError>
      ret = USBD_FAIL;
 800a33c:	2303      	movs	r3, #3
 800a33e:	75fb      	strb	r3, [r7, #23]
      break;
 800a340:	bf00      	nop
  }

  return (uint8_t)ret;
 800a342:	7dfb      	ldrb	r3, [r7, #23]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3718      	adds	r7, #24
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	460b      	mov	r3, r1
 800a356:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a35e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a36a:	2303      	movs	r3, #3
 800a36c:	e04f      	b.n	800a40e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a374:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a376:	78fa      	ldrb	r2, [r7, #3]
 800a378:	6879      	ldr	r1, [r7, #4]
 800a37a:	4613      	mov	r3, r2
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	4413      	add	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	440b      	add	r3, r1
 800a384:	3318      	adds	r3, #24
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d029      	beq.n	800a3e0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a38c:	78fa      	ldrb	r2, [r7, #3]
 800a38e:	6879      	ldr	r1, [r7, #4]
 800a390:	4613      	mov	r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	009b      	lsls	r3, r3, #2
 800a398:	440b      	add	r3, r1
 800a39a:	3318      	adds	r3, #24
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	78f9      	ldrb	r1, [r7, #3]
 800a3a0:	68f8      	ldr	r0, [r7, #12]
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	440b      	add	r3, r1
 800a3a8:	00db      	lsls	r3, r3, #3
 800a3aa:	4403      	add	r3, r0
 800a3ac:	3320      	adds	r3, #32
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a3b4:	fb01 f303 	mul.w	r3, r1, r3
 800a3b8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d110      	bne.n	800a3e0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a3be:	78fa      	ldrb	r2, [r7, #3]
 800a3c0:	6879      	ldr	r1, [r7, #4]
 800a3c2:	4613      	mov	r3, r2
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	4413      	add	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	440b      	add	r3, r1
 800a3cc:	3318      	adds	r3, #24
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a3d2:	78f9      	ldrb	r1, [r7, #3]
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f001 feb6 	bl	800c14a <USBD_LL_Transmit>
 800a3de:	e015      	b.n	800a40c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00b      	beq.n	800a40c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a3fa:	691b      	ldr	r3, [r3, #16]
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a402:	68ba      	ldr	r2, [r7, #8]
 800a404:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a408:	78fa      	ldrb	r2, [r7, #3]
 800a40a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a416:	b580      	push	{r7, lr}
 800a418:	b084      	sub	sp, #16
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	6078      	str	r0, [r7, #4]
 800a41e:	460b      	mov	r3, r1
 800a420:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a428:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a430:	2b00      	cmp	r3, #0
 800a432:	d101      	bne.n	800a438 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a434:	2303      	movs	r3, #3
 800a436:	e015      	b.n	800a464 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a438:	78fb      	ldrb	r3, [r7, #3]
 800a43a:	4619      	mov	r1, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f001 fec6 	bl	800c1ce <USBD_LL_GetRxDataSize>
 800a442:	4602      	mov	r2, r0
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a45e:	4611      	mov	r1, r2
 800a460:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a462:	2300      	movs	r3, #0
}
 800a464:	4618      	mov	r0, r3
 800a466:	3710      	adds	r7, #16
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a47a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d101      	bne.n	800a486 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a482:	2303      	movs	r3, #3
 800a484:	e01a      	b.n	800a4bc <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d014      	beq.n	800a4ba <USBD_CDC_EP0_RxReady+0x4e>
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a496:	2bff      	cmp	r3, #255	@ 0xff
 800a498:	d00f      	beq.n	800a4ba <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a4a0:	689b      	ldr	r3, [r3, #8]
 800a4a2:	68fa      	ldr	r2, [r7, #12]
 800a4a4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a4a8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a4b0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	22ff      	movs	r2, #255	@ 0xff
 800a4b6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a4ba:	2300      	movs	r3, #0
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3710      	adds	r7, #16
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2243      	movs	r2, #67	@ 0x43
 800a4d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a4d2:	4b03      	ldr	r3, [pc, #12]	@ (800a4e0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	200000ac 	.word	0x200000ac

0800a4e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2243      	movs	r2, #67	@ 0x43
 800a4f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a4f2:	4b03      	ldr	r3, [pc, #12]	@ (800a500 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	20000068 	.word	0x20000068

0800a504 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2243      	movs	r2, #67	@ 0x43
 800a510:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a512:	4b03      	ldr	r3, [pc, #12]	@ (800a520 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a514:	4618      	mov	r0, r3
 800a516:	370c      	adds	r7, #12
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	200000f0 	.word	0x200000f0

0800a524 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	220a      	movs	r2, #10
 800a530:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a532:	4b03      	ldr	r3, [pc, #12]	@ (800a540 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a534:	4618      	mov	r0, r3
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr
 800a540:	20000024 	.word	0x20000024

0800a544 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d101      	bne.n	800a558 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a554:	2303      	movs	r3, #3
 800a556:	e004      	b.n	800a562 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	683a      	ldr	r2, [r7, #0]
 800a55c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	370c      	adds	r7, #12
 800a566:	46bd      	mov	sp, r7
 800a568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56c:	4770      	bx	lr

0800a56e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a56e:	b480      	push	{r7}
 800a570:	b087      	sub	sp, #28
 800a572:	af00      	add	r7, sp, #0
 800a574:	60f8      	str	r0, [r7, #12]
 800a576:	60b9      	str	r1, [r7, #8]
 800a578:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a580:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d101      	bne.n	800a58c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a588:	2303      	movs	r3, #3
 800a58a:	e008      	b.n	800a59e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	68ba      	ldr	r2, [r7, #8]
 800a590:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	687a      	ldr	r2, [r7, #4]
 800a598:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	371c      	adds	r7, #28
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a8:	4770      	bx	lr

0800a5aa <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a5aa:	b480      	push	{r7}
 800a5ac:	b085      	sub	sp, #20
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	6078      	str	r0, [r7, #4]
 800a5b2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d101      	bne.n	800a5c6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	e004      	b.n	800a5d0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	683a      	ldr	r2, [r7, #0]
 800a5ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a5ce:	2300      	movs	r3, #0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d101      	bne.n	800a5fa <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a5f6:	2303      	movs	r3, #3
 800a5f8:	e016      	b.n	800a628 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	7c1b      	ldrb	r3, [r3, #16]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d109      	bne.n	800a616 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a608:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a60c:	2101      	movs	r1, #1
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f001 fdbc 	bl	800c18c <USBD_LL_PrepareReceive>
 800a614:	e007      	b.n	800a626 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a61c:	2340      	movs	r3, #64	@ 0x40
 800a61e:	2101      	movs	r1, #1
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f001 fdb3 	bl	800c18c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a626:	2300      	movs	r3, #0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3710      	adds	r7, #16
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b086      	sub	sp, #24
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	4613      	mov	r3, r2
 800a63c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d101      	bne.n	800a648 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a644:	2303      	movs	r3, #3
 800a646:	e01f      	b.n	800a688 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	2200      	movs	r2, #0
 800a64c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	68ba      	ldr	r2, [r7, #8]
 800a66a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	79fa      	ldrb	r2, [r7, #7]
 800a67a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f001 fc1b 	bl	800beb8 <USBD_LL_Init>
 800a682:	4603      	mov	r3, r0
 800a684:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a686:	7dfb      	ldrb	r3, [r7, #23]
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3718      	adds	r7, #24
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a69a:	2300      	movs	r3, #0
 800a69c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d101      	bne.n	800a6a8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a6a4:	2303      	movs	r3, #3
 800a6a6:	e016      	b.n	800a6d6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d00b      	beq.n	800a6d4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6c4:	f107 020e 	add.w	r2, r7, #14
 800a6c8:	4610      	mov	r0, r2
 800a6ca:	4798      	blx	r3
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3710      	adds	r7, #16
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b082      	sub	sp, #8
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f001 fc46 	bl	800bf78 <USBD_LL_Start>
 800a6ec:	4603      	mov	r3, r0
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3708      	adds	r7, #8
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a6f6:	b480      	push	{r7}
 800a6f8:	b083      	sub	sp, #12
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a6fe:	2300      	movs	r3, #0
}
 800a700:	4618      	mov	r0, r3
 800a702:	370c      	adds	r7, #12
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	460b      	mov	r3, r1
 800a716:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a722:	2b00      	cmp	r3, #0
 800a724:	d009      	beq.n	800a73a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	78fa      	ldrb	r2, [r7, #3]
 800a730:	4611      	mov	r1, r2
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	4798      	blx	r3
 800a736:	4603      	mov	r3, r0
 800a738:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a73a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	3710      	adds	r7, #16
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b082      	sub	sp, #8
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	460b      	mov	r3, r1
 800a74e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a756:	2b00      	cmp	r3, #0
 800a758:	d007      	beq.n	800a76a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	78fa      	ldrb	r2, [r7, #3]
 800a764:	4611      	mov	r1, r2
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	4798      	blx	r3
  }

  return USBD_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3708      	adds	r7, #8
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	4618      	mov	r0, r3
 800a788:	f000 ff48 	bl	800b61c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a79a:	461a      	mov	r2, r3
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a7a8:	f003 031f 	and.w	r3, r3, #31
 800a7ac:	2b02      	cmp	r3, #2
 800a7ae:	d01a      	beq.n	800a7e6 <USBD_LL_SetupStage+0x72>
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d822      	bhi.n	800a7fa <USBD_LL_SetupStage+0x86>
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d002      	beq.n	800a7be <USBD_LL_SetupStage+0x4a>
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d00a      	beq.n	800a7d2 <USBD_LL_SetupStage+0x5e>
 800a7bc:	e01d      	b.n	800a7fa <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f9f0 	bl	800abac <USBD_StdDevReq>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	73fb      	strb	r3, [r7, #15]
      break;
 800a7d0:	e020      	b.n	800a814 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a7d8:	4619      	mov	r1, r3
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 fa54 	bl	800ac88 <USBD_StdItfReq>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	73fb      	strb	r3, [r7, #15]
      break;
 800a7e4:	e016      	b.n	800a814 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fa93 	bl	800ad1a <USBD_StdEPReq>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7f8:	e00c      	b.n	800a814 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a800:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a804:	b2db      	uxtb	r3, r3
 800a806:	4619      	mov	r1, r3
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f001 fc15 	bl	800c038 <USBD_LL_StallEP>
 800a80e:	4603      	mov	r3, r0
 800a810:	73fb      	strb	r3, [r7, #15]
      break;
 800a812:	bf00      	nop
  }

  return ret;
 800a814:	7bfb      	ldrb	r3, [r7, #15]
}
 800a816:	4618      	mov	r0, r3
 800a818:	3710      	adds	r7, #16
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}

0800a81e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a81e:	b580      	push	{r7, lr}
 800a820:	b086      	sub	sp, #24
 800a822:	af00      	add	r7, sp, #0
 800a824:	60f8      	str	r0, [r7, #12]
 800a826:	460b      	mov	r3, r1
 800a828:	607a      	str	r2, [r7, #4]
 800a82a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a82c:	7afb      	ldrb	r3, [r7, #11]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d138      	bne.n	800a8a4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a838:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a840:	2b03      	cmp	r3, #3
 800a842:	d14a      	bne.n	800a8da <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	689a      	ldr	r2, [r3, #8]
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d913      	bls.n	800a878 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	689a      	ldr	r2, [r3, #8]
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	1ad2      	subs	r2, r2, r3
 800a85a:	693b      	ldr	r3, [r7, #16]
 800a85c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	68da      	ldr	r2, [r3, #12]
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	4293      	cmp	r3, r2
 800a868:	bf28      	it	cs
 800a86a:	4613      	movcs	r3, r2
 800a86c:	461a      	mov	r2, r3
 800a86e:	6879      	ldr	r1, [r7, #4]
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f000 ffc7 	bl	800b804 <USBD_CtlContinueRx>
 800a876:	e030      	b.n	800a8da <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	2b03      	cmp	r3, #3
 800a882:	d10b      	bne.n	800a89c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a88a:	691b      	ldr	r3, [r3, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d005      	beq.n	800a89c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	68f8      	ldr	r0, [r7, #12]
 800a89a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f000 ffc2 	bl	800b826 <USBD_CtlSendStatus>
 800a8a2:	e01a      	b.n	800a8da <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8aa:	b2db      	uxtb	r3, r3
 800a8ac:	2b03      	cmp	r3, #3
 800a8ae:	d114      	bne.n	800a8da <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8b6:	699b      	ldr	r3, [r3, #24]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00e      	beq.n	800a8da <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	7afa      	ldrb	r2, [r7, #11]
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	68f8      	ldr	r0, [r7, #12]
 800a8ca:	4798      	blx	r3
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a8d0:	7dfb      	ldrb	r3, [r7, #23]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d001      	beq.n	800a8da <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a8d6:	7dfb      	ldrb	r3, [r7, #23]
 800a8d8:	e000      	b.n	800a8dc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a8da:	2300      	movs	r3, #0
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3718      	adds	r7, #24
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b086      	sub	sp, #24
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	460b      	mov	r3, r1
 800a8ee:	607a      	str	r2, [r7, #4]
 800a8f0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a8f2:	7afb      	ldrb	r3, [r7, #11]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d16b      	bne.n	800a9d0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	3314      	adds	r3, #20
 800a8fc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a904:	2b02      	cmp	r3, #2
 800a906:	d156      	bne.n	800a9b6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	689a      	ldr	r2, [r3, #8]
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	429a      	cmp	r2, r3
 800a912:	d914      	bls.n	800a93e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	689a      	ldr	r2, [r3, #8]
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	68db      	ldr	r3, [r3, #12]
 800a91c:	1ad2      	subs	r2, r2, r3
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	461a      	mov	r2, r3
 800a928:	6879      	ldr	r1, [r7, #4]
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f000 ff3c 	bl	800b7a8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a930:	2300      	movs	r3, #0
 800a932:	2200      	movs	r2, #0
 800a934:	2100      	movs	r1, #0
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f001 fc28 	bl	800c18c <USBD_LL_PrepareReceive>
 800a93c:	e03b      	b.n	800a9b6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a93e:	693b      	ldr	r3, [r7, #16]
 800a940:	68da      	ldr	r2, [r3, #12]
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	429a      	cmp	r2, r3
 800a948:	d11c      	bne.n	800a984 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	685a      	ldr	r2, [r3, #4]
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a952:	429a      	cmp	r2, r3
 800a954:	d316      	bcc.n	800a984 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a960:	429a      	cmp	r2, r3
 800a962:	d20f      	bcs.n	800a984 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a964:	2200      	movs	r2, #0
 800a966:	2100      	movs	r1, #0
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f000 ff1d 	bl	800b7a8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2200      	movs	r2, #0
 800a972:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a976:	2300      	movs	r3, #0
 800a978:	2200      	movs	r2, #0
 800a97a:	2100      	movs	r1, #0
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f001 fc05 	bl	800c18c <USBD_LL_PrepareReceive>
 800a982:	e018      	b.n	800a9b6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	2b03      	cmp	r3, #3
 800a98e:	d10b      	bne.n	800a9a8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d005      	beq.n	800a9a8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9a2:	68db      	ldr	r3, [r3, #12]
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9a8:	2180      	movs	r1, #128	@ 0x80
 800a9aa:	68f8      	ldr	r0, [r7, #12]
 800a9ac:	f001 fb44 	bl	800c038 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a9b0:	68f8      	ldr	r0, [r7, #12]
 800a9b2:	f000 ff4b 	bl	800b84c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	d122      	bne.n	800aa06 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a9c0:	68f8      	ldr	r0, [r7, #12]
 800a9c2:	f7ff fe98 	bl	800a6f6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a9ce:	e01a      	b.n	800aa06 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	2b03      	cmp	r3, #3
 800a9da:	d114      	bne.n	800aa06 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9e2:	695b      	ldr	r3, [r3, #20]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00e      	beq.n	800aa06 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9ee:	695b      	ldr	r3, [r3, #20]
 800a9f0:	7afa      	ldrb	r2, [r7, #11]
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	4798      	blx	r3
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a9fc:	7dfb      	ldrb	r3, [r7, #23]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d001      	beq.n	800aa06 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800aa02:	7dfb      	ldrb	r3, [r7, #23]
 800aa04:	e000      	b.n	800aa08 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800aa06:	2300      	movs	r3, #0
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3718      	adds	r7, #24
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b082      	sub	sp, #8
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2200      	movs	r2, #0
 800aa24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d101      	bne.n	800aa44 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800aa40:	2303      	movs	r3, #3
 800aa42:	e02f      	b.n	800aaa4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d00f      	beq.n	800aa6e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d009      	beq.n	800aa6e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	687a      	ldr	r2, [r7, #4]
 800aa64:	6852      	ldr	r2, [r2, #4]
 800aa66:	b2d2      	uxtb	r2, r2
 800aa68:	4611      	mov	r1, r2
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa6e:	2340      	movs	r3, #64	@ 0x40
 800aa70:	2200      	movs	r2, #0
 800aa72:	2100      	movs	r1, #0
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f001 fa9a 	bl	800bfae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2240      	movs	r2, #64	@ 0x40
 800aa86:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa8a:	2340      	movs	r3, #64	@ 0x40
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	2180      	movs	r1, #128	@ 0x80
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f001 fa8c 	bl	800bfae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2240      	movs	r2, #64	@ 0x40
 800aaa0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800aaa2:	2300      	movs	r3, #0
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3708      	adds	r7, #8
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	460b      	mov	r3, r1
 800aab6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	78fa      	ldrb	r2, [r7, #3]
 800aabc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr

0800aacc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aacc:	b480      	push	{r7}
 800aace:	b083      	sub	sp, #12
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aada:	b2da      	uxtb	r2, r3
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2204      	movs	r2, #4
 800aae6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	2b04      	cmp	r3, #4
 800ab0a:	d106      	bne.n	800ab1a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ab12:	b2da      	uxtb	r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d101      	bne.n	800ab3e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ab3a:	2303      	movs	r3, #3
 800ab3c:	e012      	b.n	800ab64 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	2b03      	cmp	r3, #3
 800ab48:	d10b      	bne.n	800ab62 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab50:	69db      	ldr	r3, [r3, #28]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d005      	beq.n	800ab62 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ab62:	2300      	movs	r3, #0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3708      	adds	r7, #8
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	3301      	adds	r3, #1
 800ab82:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ab8a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ab8e:	021b      	lsls	r3, r3, #8
 800ab90:	b21a      	sxth	r2, r3
 800ab92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	b21b      	sxth	r3, r3
 800ab9a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ab9c:	89fb      	ldrh	r3, [r7, #14]
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	371c      	adds	r7, #28
 800aba2:	46bd      	mov	sp, r7
 800aba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba8:	4770      	bx	lr
	...

0800abac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800abb6:	2300      	movs	r3, #0
 800abb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800abc2:	2b40      	cmp	r3, #64	@ 0x40
 800abc4:	d005      	beq.n	800abd2 <USBD_StdDevReq+0x26>
 800abc6:	2b40      	cmp	r3, #64	@ 0x40
 800abc8:	d853      	bhi.n	800ac72 <USBD_StdDevReq+0xc6>
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00b      	beq.n	800abe6 <USBD_StdDevReq+0x3a>
 800abce:	2b20      	cmp	r3, #32
 800abd0:	d14f      	bne.n	800ac72 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	6839      	ldr	r1, [r7, #0]
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	4798      	blx	r3
 800abe0:	4603      	mov	r3, r0
 800abe2:	73fb      	strb	r3, [r7, #15]
      break;
 800abe4:	e04a      	b.n	800ac7c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	785b      	ldrb	r3, [r3, #1]
 800abea:	2b09      	cmp	r3, #9
 800abec:	d83b      	bhi.n	800ac66 <USBD_StdDevReq+0xba>
 800abee:	a201      	add	r2, pc, #4	@ (adr r2, 800abf4 <USBD_StdDevReq+0x48>)
 800abf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf4:	0800ac49 	.word	0x0800ac49
 800abf8:	0800ac5d 	.word	0x0800ac5d
 800abfc:	0800ac67 	.word	0x0800ac67
 800ac00:	0800ac53 	.word	0x0800ac53
 800ac04:	0800ac67 	.word	0x0800ac67
 800ac08:	0800ac27 	.word	0x0800ac27
 800ac0c:	0800ac1d 	.word	0x0800ac1d
 800ac10:	0800ac67 	.word	0x0800ac67
 800ac14:	0800ac3f 	.word	0x0800ac3f
 800ac18:	0800ac31 	.word	0x0800ac31
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ac1c:	6839      	ldr	r1, [r7, #0]
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 f9de 	bl	800afe0 <USBD_GetDescriptor>
          break;
 800ac24:	e024      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ac26:	6839      	ldr	r1, [r7, #0]
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fb6d 	bl	800b308 <USBD_SetAddress>
          break;
 800ac2e:	e01f      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ac30:	6839      	ldr	r1, [r7, #0]
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f000 fbac 	bl	800b390 <USBD_SetConfig>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	73fb      	strb	r3, [r7, #15]
          break;
 800ac3c:	e018      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ac3e:	6839      	ldr	r1, [r7, #0]
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 fc4b 	bl	800b4dc <USBD_GetConfig>
          break;
 800ac46:	e013      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 fc7c 	bl	800b548 <USBD_GetStatus>
          break;
 800ac50:	e00e      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ac52:	6839      	ldr	r1, [r7, #0]
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 fcab 	bl	800b5b0 <USBD_SetFeature>
          break;
 800ac5a:	e009      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ac5c:	6839      	ldr	r1, [r7, #0]
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f000 fcba 	bl	800b5d8 <USBD_ClrFeature>
          break;
 800ac64:	e004      	b.n	800ac70 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800ac66:	6839      	ldr	r1, [r7, #0]
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 fd11 	bl	800b690 <USBD_CtlError>
          break;
 800ac6e:	bf00      	nop
      }
      break;
 800ac70:	e004      	b.n	800ac7c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800ac72:	6839      	ldr	r1, [r7, #0]
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 fd0b 	bl	800b690 <USBD_CtlError>
      break;
 800ac7a:	bf00      	nop
  }

  return ret;
 800ac7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop

0800ac88 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ac9e:	2b40      	cmp	r3, #64	@ 0x40
 800aca0:	d005      	beq.n	800acae <USBD_StdItfReq+0x26>
 800aca2:	2b40      	cmp	r3, #64	@ 0x40
 800aca4:	d82f      	bhi.n	800ad06 <USBD_StdItfReq+0x7e>
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d001      	beq.n	800acae <USBD_StdItfReq+0x26>
 800acaa:	2b20      	cmp	r3, #32
 800acac:	d12b      	bne.n	800ad06 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acb4:	b2db      	uxtb	r3, r3
 800acb6:	3b01      	subs	r3, #1
 800acb8:	2b02      	cmp	r3, #2
 800acba:	d81d      	bhi.n	800acf8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	889b      	ldrh	r3, [r3, #4]
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d813      	bhi.n	800acee <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	6839      	ldr	r1, [r7, #0]
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	4798      	blx	r3
 800acd4:	4603      	mov	r3, r0
 800acd6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	88db      	ldrh	r3, [r3, #6]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d110      	bne.n	800ad02 <USBD_StdItfReq+0x7a>
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d10d      	bne.n	800ad02 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 fd9d 	bl	800b826 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800acec:	e009      	b.n	800ad02 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800acee:	6839      	ldr	r1, [r7, #0]
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f000 fccd 	bl	800b690 <USBD_CtlError>
          break;
 800acf6:	e004      	b.n	800ad02 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800acf8:	6839      	ldr	r1, [r7, #0]
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 fcc8 	bl	800b690 <USBD_CtlError>
          break;
 800ad00:	e000      	b.n	800ad04 <USBD_StdItfReq+0x7c>
          break;
 800ad02:	bf00      	nop
      }
      break;
 800ad04:	e004      	b.n	800ad10 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800ad06:	6839      	ldr	r1, [r7, #0]
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fcc1 	bl	800b690 <USBD_CtlError>
      break;
 800ad0e:	bf00      	nop
  }

  return ret;
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b084      	sub	sp, #16
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
 800ad22:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad24:	2300      	movs	r3, #0
 800ad26:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	889b      	ldrh	r3, [r3, #4]
 800ad2c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ad36:	2b40      	cmp	r3, #64	@ 0x40
 800ad38:	d007      	beq.n	800ad4a <USBD_StdEPReq+0x30>
 800ad3a:	2b40      	cmp	r3, #64	@ 0x40
 800ad3c:	f200 8145 	bhi.w	800afca <USBD_StdEPReq+0x2b0>
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d00c      	beq.n	800ad5e <USBD_StdEPReq+0x44>
 800ad44:	2b20      	cmp	r3, #32
 800ad46:	f040 8140 	bne.w	800afca <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	6839      	ldr	r1, [r7, #0]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	4798      	blx	r3
 800ad58:	4603      	mov	r3, r0
 800ad5a:	73fb      	strb	r3, [r7, #15]
      break;
 800ad5c:	e13a      	b.n	800afd4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	785b      	ldrb	r3, [r3, #1]
 800ad62:	2b03      	cmp	r3, #3
 800ad64:	d007      	beq.n	800ad76 <USBD_StdEPReq+0x5c>
 800ad66:	2b03      	cmp	r3, #3
 800ad68:	f300 8129 	bgt.w	800afbe <USBD_StdEPReq+0x2a4>
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d07f      	beq.n	800ae70 <USBD_StdEPReq+0x156>
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d03c      	beq.n	800adee <USBD_StdEPReq+0xd4>
 800ad74:	e123      	b.n	800afbe <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b02      	cmp	r3, #2
 800ad80:	d002      	beq.n	800ad88 <USBD_StdEPReq+0x6e>
 800ad82:	2b03      	cmp	r3, #3
 800ad84:	d016      	beq.n	800adb4 <USBD_StdEPReq+0x9a>
 800ad86:	e02c      	b.n	800ade2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d00d      	beq.n	800adaa <USBD_StdEPReq+0x90>
 800ad8e:	7bbb      	ldrb	r3, [r7, #14]
 800ad90:	2b80      	cmp	r3, #128	@ 0x80
 800ad92:	d00a      	beq.n	800adaa <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad94:	7bbb      	ldrb	r3, [r7, #14]
 800ad96:	4619      	mov	r1, r3
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f001 f94d 	bl	800c038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad9e:	2180      	movs	r1, #128	@ 0x80
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f001 f949 	bl	800c038 <USBD_LL_StallEP>
 800ada6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ada8:	e020      	b.n	800adec <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800adaa:	6839      	ldr	r1, [r7, #0]
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f000 fc6f 	bl	800b690 <USBD_CtlError>
              break;
 800adb2:	e01b      	b.n	800adec <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	885b      	ldrh	r3, [r3, #2]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d10e      	bne.n	800adda <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800adbc:	7bbb      	ldrb	r3, [r7, #14]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d00b      	beq.n	800adda <USBD_StdEPReq+0xc0>
 800adc2:	7bbb      	ldrb	r3, [r7, #14]
 800adc4:	2b80      	cmp	r3, #128	@ 0x80
 800adc6:	d008      	beq.n	800adda <USBD_StdEPReq+0xc0>
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	88db      	ldrh	r3, [r3, #6]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d104      	bne.n	800adda <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800add0:	7bbb      	ldrb	r3, [r7, #14]
 800add2:	4619      	mov	r1, r3
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f001 f92f 	bl	800c038 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 fd23 	bl	800b826 <USBD_CtlSendStatus>

              break;
 800ade0:	e004      	b.n	800adec <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ade2:	6839      	ldr	r1, [r7, #0]
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 fc53 	bl	800b690 <USBD_CtlError>
              break;
 800adea:	bf00      	nop
          }
          break;
 800adec:	e0ec      	b.n	800afc8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adf4:	b2db      	uxtb	r3, r3
 800adf6:	2b02      	cmp	r3, #2
 800adf8:	d002      	beq.n	800ae00 <USBD_StdEPReq+0xe6>
 800adfa:	2b03      	cmp	r3, #3
 800adfc:	d016      	beq.n	800ae2c <USBD_StdEPReq+0x112>
 800adfe:	e030      	b.n	800ae62 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae00:	7bbb      	ldrb	r3, [r7, #14]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d00d      	beq.n	800ae22 <USBD_StdEPReq+0x108>
 800ae06:	7bbb      	ldrb	r3, [r7, #14]
 800ae08:	2b80      	cmp	r3, #128	@ 0x80
 800ae0a:	d00a      	beq.n	800ae22 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae0c:	7bbb      	ldrb	r3, [r7, #14]
 800ae0e:	4619      	mov	r1, r3
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f001 f911 	bl	800c038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae16:	2180      	movs	r1, #128	@ 0x80
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f001 f90d 	bl	800c038 <USBD_LL_StallEP>
 800ae1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae20:	e025      	b.n	800ae6e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ae22:	6839      	ldr	r1, [r7, #0]
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc33 	bl	800b690 <USBD_CtlError>
              break;
 800ae2a:	e020      	b.n	800ae6e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	885b      	ldrh	r3, [r3, #2]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d11b      	bne.n	800ae6c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ae34:	7bbb      	ldrb	r3, [r7, #14]
 800ae36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d004      	beq.n	800ae48 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ae3e:	7bbb      	ldrb	r3, [r7, #14]
 800ae40:	4619      	mov	r1, r3
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f001 f917 	bl	800c076 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 fcec 	bl	800b826 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	6839      	ldr	r1, [r7, #0]
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	4798      	blx	r3
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ae60:	e004      	b.n	800ae6c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ae62:	6839      	ldr	r1, [r7, #0]
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 fc13 	bl	800b690 <USBD_CtlError>
              break;
 800ae6a:	e000      	b.n	800ae6e <USBD_StdEPReq+0x154>
              break;
 800ae6c:	bf00      	nop
          }
          break;
 800ae6e:	e0ab      	b.n	800afc8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	2b02      	cmp	r3, #2
 800ae7a:	d002      	beq.n	800ae82 <USBD_StdEPReq+0x168>
 800ae7c:	2b03      	cmp	r3, #3
 800ae7e:	d032      	beq.n	800aee6 <USBD_StdEPReq+0x1cc>
 800ae80:	e097      	b.n	800afb2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae82:	7bbb      	ldrb	r3, [r7, #14]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d007      	beq.n	800ae98 <USBD_StdEPReq+0x17e>
 800ae88:	7bbb      	ldrb	r3, [r7, #14]
 800ae8a:	2b80      	cmp	r3, #128	@ 0x80
 800ae8c:	d004      	beq.n	800ae98 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ae8e:	6839      	ldr	r1, [r7, #0]
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f000 fbfd 	bl	800b690 <USBD_CtlError>
                break;
 800ae96:	e091      	b.n	800afbc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	da0b      	bge.n	800aeb8 <USBD_StdEPReq+0x19e>
 800aea0:	7bbb      	ldrb	r3, [r7, #14]
 800aea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aea6:	4613      	mov	r3, r2
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	4413      	add	r3, r2
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	3310      	adds	r3, #16
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	4413      	add	r3, r2
 800aeb4:	3304      	adds	r3, #4
 800aeb6:	e00b      	b.n	800aed0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aeb8:	7bbb      	ldrb	r3, [r7, #14]
 800aeba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aebe:	4613      	mov	r3, r2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4413      	add	r3, r2
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	4413      	add	r3, r2
 800aece:	3304      	adds	r3, #4
 800aed0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	2200      	movs	r2, #0
 800aed6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	2202      	movs	r2, #2
 800aedc:	4619      	mov	r1, r3
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f000 fc47 	bl	800b772 <USBD_CtlSendData>
              break;
 800aee4:	e06a      	b.n	800afbc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800aee6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	da11      	bge.n	800af12 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aeee:	7bbb      	ldrb	r3, [r7, #14]
 800aef0:	f003 020f 	and.w	r2, r3, #15
 800aef4:	6879      	ldr	r1, [r7, #4]
 800aef6:	4613      	mov	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	440b      	add	r3, r1
 800af00:	3324      	adds	r3, #36	@ 0x24
 800af02:	881b      	ldrh	r3, [r3, #0]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d117      	bne.n	800af38 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800af08:	6839      	ldr	r1, [r7, #0]
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 fbc0 	bl	800b690 <USBD_CtlError>
                  break;
 800af10:	e054      	b.n	800afbc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af12:	7bbb      	ldrb	r3, [r7, #14]
 800af14:	f003 020f 	and.w	r2, r3, #15
 800af18:	6879      	ldr	r1, [r7, #4]
 800af1a:	4613      	mov	r3, r2
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	4413      	add	r3, r2
 800af20:	009b      	lsls	r3, r3, #2
 800af22:	440b      	add	r3, r1
 800af24:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800af28:	881b      	ldrh	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d104      	bne.n	800af38 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 fbad 	bl	800b690 <USBD_CtlError>
                  break;
 800af36:	e041      	b.n	800afbc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	da0b      	bge.n	800af58 <USBD_StdEPReq+0x23e>
 800af40:	7bbb      	ldrb	r3, [r7, #14]
 800af42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af46:	4613      	mov	r3, r2
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	4413      	add	r3, r2
 800af4c:	009b      	lsls	r3, r3, #2
 800af4e:	3310      	adds	r3, #16
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	4413      	add	r3, r2
 800af54:	3304      	adds	r3, #4
 800af56:	e00b      	b.n	800af70 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af58:	7bbb      	ldrb	r3, [r7, #14]
 800af5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af5e:	4613      	mov	r3, r2
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	4413      	add	r3, r2
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	4413      	add	r3, r2
 800af6e:	3304      	adds	r3, #4
 800af70:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800af72:	7bbb      	ldrb	r3, [r7, #14]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d002      	beq.n	800af7e <USBD_StdEPReq+0x264>
 800af78:	7bbb      	ldrb	r3, [r7, #14]
 800af7a:	2b80      	cmp	r3, #128	@ 0x80
 800af7c:	d103      	bne.n	800af86 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	2200      	movs	r2, #0
 800af82:	601a      	str	r2, [r3, #0]
 800af84:	e00e      	b.n	800afa4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800af86:	7bbb      	ldrb	r3, [r7, #14]
 800af88:	4619      	mov	r1, r3
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f001 f892 	bl	800c0b4 <USBD_LL_IsStallEP>
 800af90:	4603      	mov	r3, r0
 800af92:	2b00      	cmp	r3, #0
 800af94:	d003      	beq.n	800af9e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	2201      	movs	r2, #1
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	e002      	b.n	800afa4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	2200      	movs	r2, #0
 800afa2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	2202      	movs	r2, #2
 800afa8:	4619      	mov	r1, r3
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f000 fbe1 	bl	800b772 <USBD_CtlSendData>
              break;
 800afb0:	e004      	b.n	800afbc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800afb2:	6839      	ldr	r1, [r7, #0]
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f000 fb6b 	bl	800b690 <USBD_CtlError>
              break;
 800afba:	bf00      	nop
          }
          break;
 800afbc:	e004      	b.n	800afc8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800afbe:	6839      	ldr	r1, [r7, #0]
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fb65 	bl	800b690 <USBD_CtlError>
          break;
 800afc6:	bf00      	nop
      }
      break;
 800afc8:	e004      	b.n	800afd4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800afca:	6839      	ldr	r1, [r7, #0]
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f000 fb5f 	bl	800b690 <USBD_CtlError>
      break;
 800afd2:	bf00      	nop
  }

  return ret;
 800afd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
	...

0800afe0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800afea:	2300      	movs	r3, #0
 800afec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800afee:	2300      	movs	r3, #0
 800aff0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aff2:	2300      	movs	r3, #0
 800aff4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	885b      	ldrh	r3, [r3, #2]
 800affa:	0a1b      	lsrs	r3, r3, #8
 800affc:	b29b      	uxth	r3, r3
 800affe:	3b01      	subs	r3, #1
 800b000:	2b0e      	cmp	r3, #14
 800b002:	f200 8152 	bhi.w	800b2aa <USBD_GetDescriptor+0x2ca>
 800b006:	a201      	add	r2, pc, #4	@ (adr r2, 800b00c <USBD_GetDescriptor+0x2c>)
 800b008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b00c:	0800b07d 	.word	0x0800b07d
 800b010:	0800b095 	.word	0x0800b095
 800b014:	0800b0d5 	.word	0x0800b0d5
 800b018:	0800b2ab 	.word	0x0800b2ab
 800b01c:	0800b2ab 	.word	0x0800b2ab
 800b020:	0800b24b 	.word	0x0800b24b
 800b024:	0800b277 	.word	0x0800b277
 800b028:	0800b2ab 	.word	0x0800b2ab
 800b02c:	0800b2ab 	.word	0x0800b2ab
 800b030:	0800b2ab 	.word	0x0800b2ab
 800b034:	0800b2ab 	.word	0x0800b2ab
 800b038:	0800b2ab 	.word	0x0800b2ab
 800b03c:	0800b2ab 	.word	0x0800b2ab
 800b040:	0800b2ab 	.word	0x0800b2ab
 800b044:	0800b049 	.word	0x0800b049
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b04e:	69db      	ldr	r3, [r3, #28]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d00b      	beq.n	800b06c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b05a:	69db      	ldr	r3, [r3, #28]
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	7c12      	ldrb	r2, [r2, #16]
 800b060:	f107 0108 	add.w	r1, r7, #8
 800b064:	4610      	mov	r0, r2
 800b066:	4798      	blx	r3
 800b068:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b06a:	e126      	b.n	800b2ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fb0e 	bl	800b690 <USBD_CtlError>
        err++;
 800b074:	7afb      	ldrb	r3, [r7, #11]
 800b076:	3301      	adds	r3, #1
 800b078:	72fb      	strb	r3, [r7, #11]
      break;
 800b07a:	e11e      	b.n	800b2ba <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	7c12      	ldrb	r2, [r2, #16]
 800b088:	f107 0108 	add.w	r1, r7, #8
 800b08c:	4610      	mov	r0, r2
 800b08e:	4798      	blx	r3
 800b090:	60f8      	str	r0, [r7, #12]
      break;
 800b092:	e112      	b.n	800b2ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	7c1b      	ldrb	r3, [r3, #16]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d10d      	bne.n	800b0b8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a4:	f107 0208 	add.w	r2, r7, #8
 800b0a8:	4610      	mov	r0, r2
 800b0aa:	4798      	blx	r3
 800b0ac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	2202      	movs	r2, #2
 800b0b4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b0b6:	e100      	b.n	800b2ba <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c0:	f107 0208 	add.w	r2, r7, #8
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	4798      	blx	r3
 800b0c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	2202      	movs	r2, #2
 800b0d0:	701a      	strb	r2, [r3, #0]
      break;
 800b0d2:	e0f2      	b.n	800b2ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	885b      	ldrh	r3, [r3, #2]
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	2b05      	cmp	r3, #5
 800b0dc:	f200 80ac 	bhi.w	800b238 <USBD_GetDescriptor+0x258>
 800b0e0:	a201      	add	r2, pc, #4	@ (adr r2, 800b0e8 <USBD_GetDescriptor+0x108>)
 800b0e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e6:	bf00      	nop
 800b0e8:	0800b101 	.word	0x0800b101
 800b0ec:	0800b135 	.word	0x0800b135
 800b0f0:	0800b169 	.word	0x0800b169
 800b0f4:	0800b19d 	.word	0x0800b19d
 800b0f8:	0800b1d1 	.word	0x0800b1d1
 800b0fc:	0800b205 	.word	0x0800b205
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d00b      	beq.n	800b124 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	7c12      	ldrb	r2, [r2, #16]
 800b118:	f107 0108 	add.w	r1, r7, #8
 800b11c:	4610      	mov	r0, r2
 800b11e:	4798      	blx	r3
 800b120:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b122:	e091      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b124:	6839      	ldr	r1, [r7, #0]
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f000 fab2 	bl	800b690 <USBD_CtlError>
            err++;
 800b12c:	7afb      	ldrb	r3, [r7, #11]
 800b12e:	3301      	adds	r3, #1
 800b130:	72fb      	strb	r3, [r7, #11]
          break;
 800b132:	e089      	b.n	800b248 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00b      	beq.n	800b158 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	7c12      	ldrb	r2, [r2, #16]
 800b14c:	f107 0108 	add.w	r1, r7, #8
 800b150:	4610      	mov	r0, r2
 800b152:	4798      	blx	r3
 800b154:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b156:	e077      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b158:	6839      	ldr	r1, [r7, #0]
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 fa98 	bl	800b690 <USBD_CtlError>
            err++;
 800b160:	7afb      	ldrb	r3, [r7, #11]
 800b162:	3301      	adds	r3, #1
 800b164:	72fb      	strb	r3, [r7, #11]
          break;
 800b166:	e06f      	b.n	800b248 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d00b      	beq.n	800b18c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	7c12      	ldrb	r2, [r2, #16]
 800b180:	f107 0108 	add.w	r1, r7, #8
 800b184:	4610      	mov	r0, r2
 800b186:	4798      	blx	r3
 800b188:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b18a:	e05d      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b18c:	6839      	ldr	r1, [r7, #0]
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fa7e 	bl	800b690 <USBD_CtlError>
            err++;
 800b194:	7afb      	ldrb	r3, [r7, #11]
 800b196:	3301      	adds	r3, #1
 800b198:	72fb      	strb	r3, [r7, #11]
          break;
 800b19a:	e055      	b.n	800b248 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d00b      	beq.n	800b1c0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	7c12      	ldrb	r2, [r2, #16]
 800b1b4:	f107 0108 	add.w	r1, r7, #8
 800b1b8:	4610      	mov	r0, r2
 800b1ba:	4798      	blx	r3
 800b1bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1be:	e043      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b1c0:	6839      	ldr	r1, [r7, #0]
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 fa64 	bl	800b690 <USBD_CtlError>
            err++;
 800b1c8:	7afb      	ldrb	r3, [r7, #11]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b1ce:	e03b      	b.n	800b248 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1d6:	695b      	ldr	r3, [r3, #20]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d00b      	beq.n	800b1f4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b1e2:	695b      	ldr	r3, [r3, #20]
 800b1e4:	687a      	ldr	r2, [r7, #4]
 800b1e6:	7c12      	ldrb	r2, [r2, #16]
 800b1e8:	f107 0108 	add.w	r1, r7, #8
 800b1ec:	4610      	mov	r0, r2
 800b1ee:	4798      	blx	r3
 800b1f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1f2:	e029      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b1f4:	6839      	ldr	r1, [r7, #0]
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f000 fa4a 	bl	800b690 <USBD_CtlError>
            err++;
 800b1fc:	7afb      	ldrb	r3, [r7, #11]
 800b1fe:	3301      	adds	r3, #1
 800b200:	72fb      	strb	r3, [r7, #11]
          break;
 800b202:	e021      	b.n	800b248 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b20a:	699b      	ldr	r3, [r3, #24]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00b      	beq.n	800b228 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b216:	699b      	ldr	r3, [r3, #24]
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	7c12      	ldrb	r2, [r2, #16]
 800b21c:	f107 0108 	add.w	r1, r7, #8
 800b220:	4610      	mov	r0, r2
 800b222:	4798      	blx	r3
 800b224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b226:	e00f      	b.n	800b248 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b228:	6839      	ldr	r1, [r7, #0]
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 fa30 	bl	800b690 <USBD_CtlError>
            err++;
 800b230:	7afb      	ldrb	r3, [r7, #11]
 800b232:	3301      	adds	r3, #1
 800b234:	72fb      	strb	r3, [r7, #11]
          break;
 800b236:	e007      	b.n	800b248 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b238:	6839      	ldr	r1, [r7, #0]
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 fa28 	bl	800b690 <USBD_CtlError>
          err++;
 800b240:	7afb      	ldrb	r3, [r7, #11]
 800b242:	3301      	adds	r3, #1
 800b244:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b246:	bf00      	nop
      }
      break;
 800b248:	e037      	b.n	800b2ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	7c1b      	ldrb	r3, [r3, #16]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d109      	bne.n	800b266 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b25a:	f107 0208 	add.w	r2, r7, #8
 800b25e:	4610      	mov	r0, r2
 800b260:	4798      	blx	r3
 800b262:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b264:	e029      	b.n	800b2ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b266:	6839      	ldr	r1, [r7, #0]
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 fa11 	bl	800b690 <USBD_CtlError>
        err++;
 800b26e:	7afb      	ldrb	r3, [r7, #11]
 800b270:	3301      	adds	r3, #1
 800b272:	72fb      	strb	r3, [r7, #11]
      break;
 800b274:	e021      	b.n	800b2ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	7c1b      	ldrb	r3, [r3, #16]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d10d      	bne.n	800b29a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b286:	f107 0208 	add.w	r2, r7, #8
 800b28a:	4610      	mov	r0, r2
 800b28c:	4798      	blx	r3
 800b28e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	3301      	adds	r3, #1
 800b294:	2207      	movs	r2, #7
 800b296:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b298:	e00f      	b.n	800b2ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b29a:	6839      	ldr	r1, [r7, #0]
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f000 f9f7 	bl	800b690 <USBD_CtlError>
        err++;
 800b2a2:	7afb      	ldrb	r3, [r7, #11]
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2a8:	e007      	b.n	800b2ba <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f9ef 	bl	800b690 <USBD_CtlError>
      err++;
 800b2b2:	7afb      	ldrb	r3, [r7, #11]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2b8:	bf00      	nop
  }

  if (err != 0U)
 800b2ba:	7afb      	ldrb	r3, [r7, #11]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d11e      	bne.n	800b2fe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	88db      	ldrh	r3, [r3, #6]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d016      	beq.n	800b2f6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b2c8:	893b      	ldrh	r3, [r7, #8]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00e      	beq.n	800b2ec <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	88da      	ldrh	r2, [r3, #6]
 800b2d2:	893b      	ldrh	r3, [r7, #8]
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	bf28      	it	cs
 800b2d8:	4613      	movcs	r3, r2
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b2de:	893b      	ldrh	r3, [r7, #8]
 800b2e0:	461a      	mov	r2, r3
 800b2e2:	68f9      	ldr	r1, [r7, #12]
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f000 fa44 	bl	800b772 <USBD_CtlSendData>
 800b2ea:	e009      	b.n	800b300 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b2ec:	6839      	ldr	r1, [r7, #0]
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f9ce 	bl	800b690 <USBD_CtlError>
 800b2f4:	e004      	b.n	800b300 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 fa95 	bl	800b826 <USBD_CtlSendStatus>
 800b2fc:	e000      	b.n	800b300 <USBD_GetDescriptor+0x320>
    return;
 800b2fe:	bf00      	nop
  }
}
 800b300:	3710      	adds	r7, #16
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop

0800b308 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	889b      	ldrh	r3, [r3, #4]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d131      	bne.n	800b37e <USBD_SetAddress+0x76>
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	88db      	ldrh	r3, [r3, #6]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d12d      	bne.n	800b37e <USBD_SetAddress+0x76>
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	885b      	ldrh	r3, [r3, #2]
 800b326:	2b7f      	cmp	r3, #127	@ 0x7f
 800b328:	d829      	bhi.n	800b37e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	885b      	ldrh	r3, [r3, #2]
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b334:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d104      	bne.n	800b34c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b342:	6839      	ldr	r1, [r7, #0]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f000 f9a3 	bl	800b690 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b34a:	e01d      	b.n	800b388 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	7bfa      	ldrb	r2, [r7, #15]
 800b350:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b354:	7bfb      	ldrb	r3, [r7, #15]
 800b356:	4619      	mov	r1, r3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 fed7 	bl	800c10c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fa61 	bl	800b826 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b364:	7bfb      	ldrb	r3, [r7, #15]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d004      	beq.n	800b374 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2202      	movs	r2, #2
 800b36e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b372:	e009      	b.n	800b388 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b37c:	e004      	b.n	800b388 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b37e:	6839      	ldr	r1, [r7, #0]
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f985 	bl	800b690 <USBD_CtlError>
  }
}
 800b386:	bf00      	nop
 800b388:	bf00      	nop
 800b38a:	3710      	adds	r7, #16
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b39a:	2300      	movs	r3, #0
 800b39c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	885b      	ldrh	r3, [r3, #2]
 800b3a2:	b2da      	uxtb	r2, r3
 800b3a4:	4b4c      	ldr	r3, [pc, #304]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b3a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b3a8:	4b4b      	ldr	r3, [pc, #300]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b3aa:	781b      	ldrb	r3, [r3, #0]
 800b3ac:	2b01      	cmp	r3, #1
 800b3ae:	d905      	bls.n	800b3bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b3b0:	6839      	ldr	r1, [r7, #0]
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 f96c 	bl	800b690 <USBD_CtlError>
    return USBD_FAIL;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e088      	b.n	800b4ce <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	d002      	beq.n	800b3ce <USBD_SetConfig+0x3e>
 800b3c8:	2b03      	cmp	r3, #3
 800b3ca:	d025      	beq.n	800b418 <USBD_SetConfig+0x88>
 800b3cc:	e071      	b.n	800b4b2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b3ce:	4b42      	ldr	r3, [pc, #264]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d01c      	beq.n	800b410 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b3d6:	4b40      	ldr	r3, [pc, #256]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b3d8:	781b      	ldrb	r3, [r3, #0]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b3e0:	4b3d      	ldr	r3, [pc, #244]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f7ff f990 	bl	800a70c <USBD_SetClassConfig>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d004      	beq.n	800b400 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 f949 	bl	800b690 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b3fe:	e065      	b.n	800b4cc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 fa10 	bl	800b826 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2203      	movs	r2, #3
 800b40a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b40e:	e05d      	b.n	800b4cc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 fa08 	bl	800b826 <USBD_CtlSendStatus>
      break;
 800b416:	e059      	b.n	800b4cc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b418:	4b2f      	ldr	r3, [pc, #188]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d112      	bne.n	800b446 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2202      	movs	r2, #2
 800b424:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b428:	4b2b      	ldr	r3, [pc, #172]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	461a      	mov	r2, r3
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b432:	4b29      	ldr	r3, [pc, #164]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	4619      	mov	r1, r3
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f7ff f983 	bl	800a744 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f000 f9f1 	bl	800b826 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b444:	e042      	b.n	800b4cc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b446:	4b24      	ldr	r3, [pc, #144]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	461a      	mov	r2, r3
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	429a      	cmp	r2, r3
 800b452:	d02a      	beq.n	800b4aa <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	4619      	mov	r1, r3
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f7ff f971 	bl	800a744 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b462:	4b1d      	ldr	r3, [pc, #116]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	461a      	mov	r2, r3
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b46c:	4b1a      	ldr	r3, [pc, #104]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b46e:	781b      	ldrb	r3, [r3, #0]
 800b470:	4619      	mov	r1, r3
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f7ff f94a 	bl	800a70c <USBD_SetClassConfig>
 800b478:	4603      	mov	r3, r0
 800b47a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00f      	beq.n	800b4a2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b482:	6839      	ldr	r1, [r7, #0]
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f903 	bl	800b690 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	4619      	mov	r1, r3
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f7ff f956 	bl	800a744 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2202      	movs	r2, #2
 800b49c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b4a0:	e014      	b.n	800b4cc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 f9bf 	bl	800b826 <USBD_CtlSendStatus>
      break;
 800b4a8:	e010      	b.n	800b4cc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f000 f9bb 	bl	800b826 <USBD_CtlSendStatus>
      break;
 800b4b0:	e00c      	b.n	800b4cc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 f8eb 	bl	800b690 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b4ba:	4b07      	ldr	r3, [pc, #28]	@ (800b4d8 <USBD_SetConfig+0x148>)
 800b4bc:	781b      	ldrb	r3, [r3, #0]
 800b4be:	4619      	mov	r1, r3
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f7ff f93f 	bl	800a744 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b4c6:	2303      	movs	r3, #3
 800b4c8:	73fb      	strb	r3, [r7, #15]
      break;
 800b4ca:	bf00      	nop
  }

  return ret;
 800b4cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	20000561 	.word	0x20000561

0800b4dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	88db      	ldrh	r3, [r3, #6]
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d004      	beq.n	800b4f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b4ee:	6839      	ldr	r1, [r7, #0]
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 f8cd 	bl	800b690 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b4f6:	e023      	b.n	800b540 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4fe:	b2db      	uxtb	r3, r3
 800b500:	2b02      	cmp	r3, #2
 800b502:	dc02      	bgt.n	800b50a <USBD_GetConfig+0x2e>
 800b504:	2b00      	cmp	r3, #0
 800b506:	dc03      	bgt.n	800b510 <USBD_GetConfig+0x34>
 800b508:	e015      	b.n	800b536 <USBD_GetConfig+0x5a>
 800b50a:	2b03      	cmp	r3, #3
 800b50c:	d00b      	beq.n	800b526 <USBD_GetConfig+0x4a>
 800b50e:	e012      	b.n	800b536 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	3308      	adds	r3, #8
 800b51a:	2201      	movs	r2, #1
 800b51c:	4619      	mov	r1, r3
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 f927 	bl	800b772 <USBD_CtlSendData>
        break;
 800b524:	e00c      	b.n	800b540 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	3304      	adds	r3, #4
 800b52a:	2201      	movs	r2, #1
 800b52c:	4619      	mov	r1, r3
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f000 f91f 	bl	800b772 <USBD_CtlSendData>
        break;
 800b534:	e004      	b.n	800b540 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b536:	6839      	ldr	r1, [r7, #0]
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 f8a9 	bl	800b690 <USBD_CtlError>
        break;
 800b53e:	bf00      	nop
}
 800b540:	bf00      	nop
 800b542:	3708      	adds	r7, #8
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	3b01      	subs	r3, #1
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d81e      	bhi.n	800b59e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	88db      	ldrh	r3, [r3, #6]
 800b564:	2b02      	cmp	r3, #2
 800b566:	d004      	beq.n	800b572 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b568:	6839      	ldr	r1, [r7, #0]
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 f890 	bl	800b690 <USBD_CtlError>
        break;
 800b570:	e01a      	b.n	800b5a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d005      	beq.n	800b58e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	f043 0202 	orr.w	r2, r3, #2
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	330c      	adds	r3, #12
 800b592:	2202      	movs	r2, #2
 800b594:	4619      	mov	r1, r3
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f8eb 	bl	800b772 <USBD_CtlSendData>
      break;
 800b59c:	e004      	b.n	800b5a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b59e:	6839      	ldr	r1, [r7, #0]
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 f875 	bl	800b690 <USBD_CtlError>
      break;
 800b5a6:	bf00      	nop
  }
}
 800b5a8:	bf00      	nop
 800b5aa:	3708      	adds	r7, #8
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	885b      	ldrh	r3, [r3, #2]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d106      	bne.n	800b5d0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 f92b 	bl	800b826 <USBD_CtlSendStatus>
  }
}
 800b5d0:	bf00      	nop
 800b5d2:	3708      	adds	r7, #8
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
 800b5e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5e8:	b2db      	uxtb	r3, r3
 800b5ea:	3b01      	subs	r3, #1
 800b5ec:	2b02      	cmp	r3, #2
 800b5ee:	d80b      	bhi.n	800b608 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	885b      	ldrh	r3, [r3, #2]
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	d10c      	bne.n	800b612 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 f910 	bl	800b826 <USBD_CtlSendStatus>
      }
      break;
 800b606:	e004      	b.n	800b612 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b608:	6839      	ldr	r1, [r7, #0]
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 f840 	bl	800b690 <USBD_CtlError>
      break;
 800b610:	e000      	b.n	800b614 <USBD_ClrFeature+0x3c>
      break;
 800b612:	bf00      	nop
  }
}
 800b614:	bf00      	nop
 800b616:	3708      	adds	r7, #8
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	781a      	ldrb	r2, [r3, #0]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	3301      	adds	r3, #1
 800b636:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	781a      	ldrb	r2, [r3, #0]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	3301      	adds	r3, #1
 800b644:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b646:	68f8      	ldr	r0, [r7, #12]
 800b648:	f7ff fa90 	bl	800ab6c <SWAPBYTE>
 800b64c:	4603      	mov	r3, r0
 800b64e:	461a      	mov	r2, r3
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	3301      	adds	r3, #1
 800b658:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	3301      	adds	r3, #1
 800b65e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b660:	68f8      	ldr	r0, [r7, #12]
 800b662:	f7ff fa83 	bl	800ab6c <SWAPBYTE>
 800b666:	4603      	mov	r3, r0
 800b668:	461a      	mov	r2, r3
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	3301      	adds	r3, #1
 800b672:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	3301      	adds	r3, #1
 800b678:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b67a:	68f8      	ldr	r0, [r7, #12]
 800b67c:	f7ff fa76 	bl	800ab6c <SWAPBYTE>
 800b680:	4603      	mov	r3, r0
 800b682:	461a      	mov	r2, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	80da      	strh	r2, [r3, #6]
}
 800b688:	bf00      	nop
 800b68a:	3710      	adds	r7, #16
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}

0800b690 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
 800b698:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b69a:	2180      	movs	r1, #128	@ 0x80
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 fccb 	bl	800c038 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 fcc7 	bl	800c038 <USBD_LL_StallEP>
}
 800b6aa:	bf00      	nop
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b086      	sub	sp, #24
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	60f8      	str	r0, [r7, #12]
 800b6ba:	60b9      	str	r1, [r7, #8]
 800b6bc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d036      	beq.n	800b736 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b6cc:	6938      	ldr	r0, [r7, #16]
 800b6ce:	f000 f836 	bl	800b73e <USBD_GetLen>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	b29b      	uxth	r3, r3
 800b6d8:	005b      	lsls	r3, r3, #1
 800b6da:	b29a      	uxth	r2, r3
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b6e0:	7dfb      	ldrb	r3, [r7, #23]
 800b6e2:	68ba      	ldr	r2, [r7, #8]
 800b6e4:	4413      	add	r3, r2
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	7812      	ldrb	r2, [r2, #0]
 800b6ea:	701a      	strb	r2, [r3, #0]
  idx++;
 800b6ec:	7dfb      	ldrb	r3, [r7, #23]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b6f2:	7dfb      	ldrb	r3, [r7, #23]
 800b6f4:	68ba      	ldr	r2, [r7, #8]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	2203      	movs	r2, #3
 800b6fa:	701a      	strb	r2, [r3, #0]
  idx++;
 800b6fc:	7dfb      	ldrb	r3, [r7, #23]
 800b6fe:	3301      	adds	r3, #1
 800b700:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b702:	e013      	b.n	800b72c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b704:	7dfb      	ldrb	r3, [r7, #23]
 800b706:	68ba      	ldr	r2, [r7, #8]
 800b708:	4413      	add	r3, r2
 800b70a:	693a      	ldr	r2, [r7, #16]
 800b70c:	7812      	ldrb	r2, [r2, #0]
 800b70e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	3301      	adds	r3, #1
 800b714:	613b      	str	r3, [r7, #16]
    idx++;
 800b716:	7dfb      	ldrb	r3, [r7, #23]
 800b718:	3301      	adds	r3, #1
 800b71a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b71c:	7dfb      	ldrb	r3, [r7, #23]
 800b71e:	68ba      	ldr	r2, [r7, #8]
 800b720:	4413      	add	r3, r2
 800b722:	2200      	movs	r2, #0
 800b724:	701a      	strb	r2, [r3, #0]
    idx++;
 800b726:	7dfb      	ldrb	r3, [r7, #23]
 800b728:	3301      	adds	r3, #1
 800b72a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d1e7      	bne.n	800b704 <USBD_GetString+0x52>
 800b734:	e000      	b.n	800b738 <USBD_GetString+0x86>
    return;
 800b736:	bf00      	nop
  }
}
 800b738:	3718      	adds	r7, #24
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}

0800b73e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b73e:	b480      	push	{r7}
 800b740:	b085      	sub	sp, #20
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b746:	2300      	movs	r3, #0
 800b748:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b74e:	e005      	b.n	800b75c <USBD_GetLen+0x1e>
  {
    len++;
 800b750:	7bfb      	ldrb	r3, [r7, #15]
 800b752:	3301      	adds	r3, #1
 800b754:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	3301      	adds	r3, #1
 800b75a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d1f5      	bne.n	800b750 <USBD_GetLen+0x12>
  }

  return len;
 800b764:	7bfb      	ldrb	r3, [r7, #15]
}
 800b766:	4618      	mov	r0, r3
 800b768:	3714      	adds	r7, #20
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr

0800b772 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b084      	sub	sp, #16
 800b776:	af00      	add	r7, sp, #0
 800b778:	60f8      	str	r0, [r7, #12]
 800b77a:	60b9      	str	r1, [r7, #8]
 800b77c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2202      	movs	r2, #2
 800b782:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	68ba      	ldr	r2, [r7, #8]
 800b796:	2100      	movs	r1, #0
 800b798:	68f8      	ldr	r0, [r7, #12]
 800b79a:	f000 fcd6 	bl	800c14a <USBD_LL_Transmit>

  return USBD_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68ba      	ldr	r2, [r7, #8]
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f000 fcc5 	bl	800c14a <USBD_LL_Transmit>

  return USBD_OK;
 800b7c0:	2300      	movs	r3, #0
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3710      	adds	r7, #16
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b7ca:	b580      	push	{r7, lr}
 800b7cc:	b084      	sub	sp, #16
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	60b9      	str	r1, [r7, #8]
 800b7d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2203      	movs	r2, #3
 800b7da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	687a      	ldr	r2, [r7, #4]
 800b7e2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	68ba      	ldr	r2, [r7, #8]
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f000 fcc9 	bl	800c18c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	60f8      	str	r0, [r7, #12]
 800b80c:	60b9      	str	r1, [r7, #8]
 800b80e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	68ba      	ldr	r2, [r7, #8]
 800b814:	2100      	movs	r1, #0
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f000 fcb8 	bl	800c18c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b81c:	2300      	movs	r3, #0
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}

0800b826 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b826:	b580      	push	{r7, lr}
 800b828:	b082      	sub	sp, #8
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2204      	movs	r2, #4
 800b832:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b836:	2300      	movs	r3, #0
 800b838:	2200      	movs	r2, #0
 800b83a:	2100      	movs	r1, #0
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 fc84 	bl	800c14a <USBD_LL_Transmit>

  return USBD_OK;
 800b842:	2300      	movs	r3, #0
}
 800b844:	4618      	mov	r0, r3
 800b846:	3708      	adds	r7, #8
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}

0800b84c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b082      	sub	sp, #8
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2205      	movs	r2, #5
 800b858:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b85c:	2300      	movs	r3, #0
 800b85e:	2200      	movs	r2, #0
 800b860:	2100      	movs	r1, #0
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f000 fc92 	bl	800c18c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b868:	2300      	movs	r3, #0
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3708      	adds	r7, #8
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
	...

0800b874 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b874:	b480      	push	{r7}
 800b876:	b087      	sub	sp, #28
 800b878:	af00      	add	r7, sp, #0
 800b87a:	60f8      	str	r0, [r7, #12]
 800b87c:	60b9      	str	r1, [r7, #8]
 800b87e:	4613      	mov	r3, r2
 800b880:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b882:	2301      	movs	r3, #1
 800b884:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b886:	2300      	movs	r3, #0
 800b888:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b88a:	4b1f      	ldr	r3, [pc, #124]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b88c:	7a5b      	ldrb	r3, [r3, #9]
 800b88e:	b2db      	uxtb	r3, r3
 800b890:	2b00      	cmp	r3, #0
 800b892:	d131      	bne.n	800b8f8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b894:	4b1c      	ldr	r3, [pc, #112]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b896:	7a5b      	ldrb	r3, [r3, #9]
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	461a      	mov	r2, r3
 800b89c:	4b1a      	ldr	r3, [pc, #104]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b89e:	2100      	movs	r1, #0
 800b8a0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b8a2:	4b19      	ldr	r3, [pc, #100]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8a4:	7a5b      	ldrb	r3, [r3, #9]
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	4a17      	ldr	r2, [pc, #92]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	4413      	add	r3, r2
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b8b2:	4b15      	ldr	r3, [pc, #84]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8b4:	7a5b      	ldrb	r3, [r3, #9]
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	461a      	mov	r2, r3
 800b8ba:	4b13      	ldr	r3, [pc, #76]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8bc:	4413      	add	r3, r2
 800b8be:	79fa      	ldrb	r2, [r7, #7]
 800b8c0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b8c2:	4b11      	ldr	r3, [pc, #68]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8c4:	7a5b      	ldrb	r3, [r3, #9]
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	1c5a      	adds	r2, r3, #1
 800b8ca:	b2d1      	uxtb	r1, r2
 800b8cc:	4a0e      	ldr	r2, [pc, #56]	@ (800b908 <FATFS_LinkDriverEx+0x94>)
 800b8ce:	7251      	strb	r1, [r2, #9]
 800b8d0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b8d2:	7dbb      	ldrb	r3, [r7, #22]
 800b8d4:	3330      	adds	r3, #48	@ 0x30
 800b8d6:	b2da      	uxtb	r2, r3
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	3301      	adds	r3, #1
 800b8e0:	223a      	movs	r2, #58	@ 0x3a
 800b8e2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	3302      	adds	r3, #2
 800b8e8:	222f      	movs	r2, #47	@ 0x2f
 800b8ea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	3303      	adds	r3, #3
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b8f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	371c      	adds	r7, #28
 800b8fe:	46bd      	mov	sp, r7
 800b900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	20000564 	.word	0x20000564

0800b90c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b916:	2200      	movs	r2, #0
 800b918:	6839      	ldr	r1, [r7, #0]
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f7ff ffaa 	bl	800b874 <FATFS_LinkDriverEx>
 800b920:	4603      	mov	r3, r0
}
 800b922:	4618      	mov	r0, r3
 800b924:	3708      	adds	r7, #8
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
	...

0800b92c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800b930:	2200      	movs	r2, #0
 800b932:	4912      	ldr	r1, [pc, #72]	@ (800b97c <MX_USB_Device_Init+0x50>)
 800b934:	4812      	ldr	r0, [pc, #72]	@ (800b980 <MX_USB_Device_Init+0x54>)
 800b936:	f7fe fe7b 	bl	800a630 <USBD_Init>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b940:	f7f5 f858 	bl	80009f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800b944:	490f      	ldr	r1, [pc, #60]	@ (800b984 <MX_USB_Device_Init+0x58>)
 800b946:	480e      	ldr	r0, [pc, #56]	@ (800b980 <MX_USB_Device_Init+0x54>)
 800b948:	f7fe fea2 	bl	800a690 <USBD_RegisterClass>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d001      	beq.n	800b956 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b952:	f7f5 f84f 	bl	80009f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800b956:	490c      	ldr	r1, [pc, #48]	@ (800b988 <MX_USB_Device_Init+0x5c>)
 800b958:	4809      	ldr	r0, [pc, #36]	@ (800b980 <MX_USB_Device_Init+0x54>)
 800b95a:	f7fe fdf3 	bl	800a544 <USBD_CDC_RegisterInterface>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b964:	f7f5 f846 	bl	80009f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b968:	4805      	ldr	r0, [pc, #20]	@ (800b980 <MX_USB_Device_Init+0x54>)
 800b96a:	f7fe feb8 	bl	800a6de <USBD_Start>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	d001      	beq.n	800b978 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b974:	f7f5 f83e 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b978:	bf00      	nop
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	20000148 	.word	0x20000148
 800b980:	20000570 	.word	0x20000570
 800b984:	20000030 	.word	0x20000030
 800b988:	20000134 	.word	0x20000134

0800b98c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b990:	2200      	movs	r2, #0
 800b992:	4905      	ldr	r1, [pc, #20]	@ (800b9a8 <CDC_Init_FS+0x1c>)
 800b994:	4805      	ldr	r0, [pc, #20]	@ (800b9ac <CDC_Init_FS+0x20>)
 800b996:	f7fe fdea 	bl	800a56e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b99a:	4905      	ldr	r1, [pc, #20]	@ (800b9b0 <CDC_Init_FS+0x24>)
 800b99c:	4803      	ldr	r0, [pc, #12]	@ (800b9ac <CDC_Init_FS+0x20>)
 800b99e:	f7fe fe04 	bl	800a5aa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b9a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	20001040 	.word	0x20001040
 800b9ac:	20000570 	.word	0x20000570
 800b9b0:	20000840 	.word	0x20000840

0800b9b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b9b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr

0800b9c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b083      	sub	sp, #12
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	6039      	str	r1, [r7, #0]
 800b9ce:	71fb      	strb	r3, [r7, #7]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b9d4:	79fb      	ldrb	r3, [r7, #7]
 800b9d6:	2b23      	cmp	r3, #35	@ 0x23
 800b9d8:	d84a      	bhi.n	800ba70 <CDC_Control_FS+0xac>
 800b9da:	a201      	add	r2, pc, #4	@ (adr r2, 800b9e0 <CDC_Control_FS+0x1c>)
 800b9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e0:	0800ba71 	.word	0x0800ba71
 800b9e4:	0800ba71 	.word	0x0800ba71
 800b9e8:	0800ba71 	.word	0x0800ba71
 800b9ec:	0800ba71 	.word	0x0800ba71
 800b9f0:	0800ba71 	.word	0x0800ba71
 800b9f4:	0800ba71 	.word	0x0800ba71
 800b9f8:	0800ba71 	.word	0x0800ba71
 800b9fc:	0800ba71 	.word	0x0800ba71
 800ba00:	0800ba71 	.word	0x0800ba71
 800ba04:	0800ba71 	.word	0x0800ba71
 800ba08:	0800ba71 	.word	0x0800ba71
 800ba0c:	0800ba71 	.word	0x0800ba71
 800ba10:	0800ba71 	.word	0x0800ba71
 800ba14:	0800ba71 	.word	0x0800ba71
 800ba18:	0800ba71 	.word	0x0800ba71
 800ba1c:	0800ba71 	.word	0x0800ba71
 800ba20:	0800ba71 	.word	0x0800ba71
 800ba24:	0800ba71 	.word	0x0800ba71
 800ba28:	0800ba71 	.word	0x0800ba71
 800ba2c:	0800ba71 	.word	0x0800ba71
 800ba30:	0800ba71 	.word	0x0800ba71
 800ba34:	0800ba71 	.word	0x0800ba71
 800ba38:	0800ba71 	.word	0x0800ba71
 800ba3c:	0800ba71 	.word	0x0800ba71
 800ba40:	0800ba71 	.word	0x0800ba71
 800ba44:	0800ba71 	.word	0x0800ba71
 800ba48:	0800ba71 	.word	0x0800ba71
 800ba4c:	0800ba71 	.word	0x0800ba71
 800ba50:	0800ba71 	.word	0x0800ba71
 800ba54:	0800ba71 	.word	0x0800ba71
 800ba58:	0800ba71 	.word	0x0800ba71
 800ba5c:	0800ba71 	.word	0x0800ba71
 800ba60:	0800ba71 	.word	0x0800ba71
 800ba64:	0800ba71 	.word	0x0800ba71
 800ba68:	0800ba71 	.word	0x0800ba71
 800ba6c:	0800ba71 	.word	0x0800ba71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ba70:	bf00      	nop
  }

  return (USBD_OK);
 800ba72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr

0800ba80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ba8a:	6879      	ldr	r1, [r7, #4]
 800ba8c:	4805      	ldr	r0, [pc, #20]	@ (800baa4 <CDC_Receive_FS+0x24>)
 800ba8e:	f7fe fd8c 	bl	800a5aa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ba92:	4804      	ldr	r0, [pc, #16]	@ (800baa4 <CDC_Receive_FS+0x24>)
 800ba94:	f7fe fda2 	bl	800a5dc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ba98:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	3708      	adds	r7, #8
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
 800baa2:	bf00      	nop
 800baa4:	20000570 	.word	0x20000570

0800baa8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b087      	sub	sp, #28
 800baac:	af00      	add	r7, sp, #0
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	4613      	mov	r3, r2
 800bab4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bab6:	2300      	movs	r3, #0
 800bab8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800baba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	371c      	adds	r7, #28
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr
	...

0800bacc <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bacc:	b480      	push	{r7}
 800bace:	b083      	sub	sp, #12
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	4603      	mov	r3, r0
 800bad4:	6039      	str	r1, [r7, #0]
 800bad6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	2212      	movs	r2, #18
 800badc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800bade:	4b03      	ldr	r3, [pc, #12]	@ (800baec <USBD_CDC_DeviceDescriptor+0x20>)
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr
 800baec:	20000168 	.word	0x20000168

0800baf0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800baf0:	b480      	push	{r7}
 800baf2:	b083      	sub	sp, #12
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	4603      	mov	r3, r0
 800baf8:	6039      	str	r1, [r7, #0]
 800bafa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	2204      	movs	r2, #4
 800bb00:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bb02:	4b03      	ldr	r3, [pc, #12]	@ (800bb10 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	370c      	adds	r7, #12
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0e:	4770      	bx	lr
 800bb10:	2000017c 	.word	0x2000017c

0800bb14 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	6039      	str	r1, [r7, #0]
 800bb1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb20:	79fb      	ldrb	r3, [r7, #7]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d105      	bne.n	800bb32 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bb26:	683a      	ldr	r2, [r7, #0]
 800bb28:	4907      	ldr	r1, [pc, #28]	@ (800bb48 <USBD_CDC_ProductStrDescriptor+0x34>)
 800bb2a:	4808      	ldr	r0, [pc, #32]	@ (800bb4c <USBD_CDC_ProductStrDescriptor+0x38>)
 800bb2c:	f7ff fdc1 	bl	800b6b2 <USBD_GetString>
 800bb30:	e004      	b.n	800bb3c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bb32:	683a      	ldr	r2, [r7, #0]
 800bb34:	4904      	ldr	r1, [pc, #16]	@ (800bb48 <USBD_CDC_ProductStrDescriptor+0x34>)
 800bb36:	4805      	ldr	r0, [pc, #20]	@ (800bb4c <USBD_CDC_ProductStrDescriptor+0x38>)
 800bb38:	f7ff fdbb 	bl	800b6b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb3c:	4b02      	ldr	r3, [pc, #8]	@ (800bb48 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3708      	adds	r7, #8
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop
 800bb48:	20001840 	.word	0x20001840
 800bb4c:	0800c388 	.word	0x0800c388

0800bb50 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b082      	sub	sp, #8
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	6039      	str	r1, [r7, #0]
 800bb5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bb5c:	683a      	ldr	r2, [r7, #0]
 800bb5e:	4904      	ldr	r1, [pc, #16]	@ (800bb70 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800bb60:	4804      	ldr	r0, [pc, #16]	@ (800bb74 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800bb62:	f7ff fda6 	bl	800b6b2 <USBD_GetString>
  return USBD_StrDesc;
 800bb66:	4b02      	ldr	r3, [pc, #8]	@ (800bb70 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	3708      	adds	r7, #8
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}
 800bb70:	20001840 	.word	0x20001840
 800bb74:	0800c3a0 	.word	0x0800c3a0

0800bb78 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	4603      	mov	r3, r0
 800bb80:	6039      	str	r1, [r7, #0]
 800bb82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	221a      	movs	r2, #26
 800bb88:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bb8a:	f000 f843 	bl	800bc14 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800bb8e:	4b02      	ldr	r3, [pc, #8]	@ (800bb98 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3708      	adds	r7, #8
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	20000180 	.word	0x20000180

0800bb9c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b082      	sub	sp, #8
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	4603      	mov	r3, r0
 800bba4:	6039      	str	r1, [r7, #0]
 800bba6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bba8:	79fb      	ldrb	r3, [r7, #7]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d105      	bne.n	800bbba <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bbae:	683a      	ldr	r2, [r7, #0]
 800bbb0:	4907      	ldr	r1, [pc, #28]	@ (800bbd0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800bbb2:	4808      	ldr	r0, [pc, #32]	@ (800bbd4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800bbb4:	f7ff fd7d 	bl	800b6b2 <USBD_GetString>
 800bbb8:	e004      	b.n	800bbc4 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bbba:	683a      	ldr	r2, [r7, #0]
 800bbbc:	4904      	ldr	r1, [pc, #16]	@ (800bbd0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800bbbe:	4805      	ldr	r0, [pc, #20]	@ (800bbd4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800bbc0:	f7ff fd77 	bl	800b6b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bbc4:	4b02      	ldr	r3, [pc, #8]	@ (800bbd0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3708      	adds	r7, #8
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	20001840 	.word	0x20001840
 800bbd4:	0800c3b4 	.word	0x0800c3b4

0800bbd8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	4603      	mov	r3, r0
 800bbe0:	6039      	str	r1, [r7, #0]
 800bbe2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bbe4:	79fb      	ldrb	r3, [r7, #7]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d105      	bne.n	800bbf6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bbea:	683a      	ldr	r2, [r7, #0]
 800bbec:	4907      	ldr	r1, [pc, #28]	@ (800bc0c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800bbee:	4808      	ldr	r0, [pc, #32]	@ (800bc10 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800bbf0:	f7ff fd5f 	bl	800b6b2 <USBD_GetString>
 800bbf4:	e004      	b.n	800bc00 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bbf6:	683a      	ldr	r2, [r7, #0]
 800bbf8:	4904      	ldr	r1, [pc, #16]	@ (800bc0c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800bbfa:	4805      	ldr	r0, [pc, #20]	@ (800bc10 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800bbfc:	f7ff fd59 	bl	800b6b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc00:	4b02      	ldr	r3, [pc, #8]	@ (800bc0c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3708      	adds	r7, #8
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	20001840 	.word	0x20001840
 800bc10:	0800c3c0 	.word	0x0800c3c0

0800bc14 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bc1a:	4b0f      	ldr	r3, [pc, #60]	@ (800bc58 <Get_SerialNum+0x44>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bc20:	4b0e      	ldr	r3, [pc, #56]	@ (800bc5c <Get_SerialNum+0x48>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bc26:	4b0e      	ldr	r3, [pc, #56]	@ (800bc60 <Get_SerialNum+0x4c>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bc2c:	68fa      	ldr	r2, [r7, #12]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	4413      	add	r3, r2
 800bc32:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d009      	beq.n	800bc4e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bc3a:	2208      	movs	r2, #8
 800bc3c:	4909      	ldr	r1, [pc, #36]	@ (800bc64 <Get_SerialNum+0x50>)
 800bc3e:	68f8      	ldr	r0, [r7, #12]
 800bc40:	f000 f814 	bl	800bc6c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bc44:	2204      	movs	r2, #4
 800bc46:	4908      	ldr	r1, [pc, #32]	@ (800bc68 <Get_SerialNum+0x54>)
 800bc48:	68b8      	ldr	r0, [r7, #8]
 800bc4a:	f000 f80f 	bl	800bc6c <IntToUnicode>
  }
}
 800bc4e:	bf00      	nop
 800bc50:	3710      	adds	r7, #16
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	1fff7590 	.word	0x1fff7590
 800bc5c:	1fff7594 	.word	0x1fff7594
 800bc60:	1fff7598 	.word	0x1fff7598
 800bc64:	20000182 	.word	0x20000182
 800bc68:	20000192 	.word	0x20000192

0800bc6c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b087      	sub	sp, #28
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	60b9      	str	r1, [r7, #8]
 800bc76:	4613      	mov	r3, r2
 800bc78:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bc7e:	2300      	movs	r3, #0
 800bc80:	75fb      	strb	r3, [r7, #23]
 800bc82:	e027      	b.n	800bcd4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	0f1b      	lsrs	r3, r3, #28
 800bc88:	2b09      	cmp	r3, #9
 800bc8a:	d80b      	bhi.n	800bca4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	0f1b      	lsrs	r3, r3, #28
 800bc90:	b2da      	uxtb	r2, r3
 800bc92:	7dfb      	ldrb	r3, [r7, #23]
 800bc94:	005b      	lsls	r3, r3, #1
 800bc96:	4619      	mov	r1, r3
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	440b      	add	r3, r1
 800bc9c:	3230      	adds	r2, #48	@ 0x30
 800bc9e:	b2d2      	uxtb	r2, r2
 800bca0:	701a      	strb	r2, [r3, #0]
 800bca2:	e00a      	b.n	800bcba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	0f1b      	lsrs	r3, r3, #28
 800bca8:	b2da      	uxtb	r2, r3
 800bcaa:	7dfb      	ldrb	r3, [r7, #23]
 800bcac:	005b      	lsls	r3, r3, #1
 800bcae:	4619      	mov	r1, r3
 800bcb0:	68bb      	ldr	r3, [r7, #8]
 800bcb2:	440b      	add	r3, r1
 800bcb4:	3237      	adds	r2, #55	@ 0x37
 800bcb6:	b2d2      	uxtb	r2, r2
 800bcb8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	011b      	lsls	r3, r3, #4
 800bcbe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
 800bcc2:	005b      	lsls	r3, r3, #1
 800bcc4:	3301      	adds	r3, #1
 800bcc6:	68ba      	ldr	r2, [r7, #8]
 800bcc8:	4413      	add	r3, r2
 800bcca:	2200      	movs	r2, #0
 800bccc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bcce:	7dfb      	ldrb	r3, [r7, #23]
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	75fb      	strb	r3, [r7, #23]
 800bcd4:	7dfa      	ldrb	r2, [r7, #23]
 800bcd6:	79fb      	ldrb	r3, [r7, #7]
 800bcd8:	429a      	cmp	r2, r3
 800bcda:	d3d3      	bcc.n	800bc84 <IntToUnicode+0x18>
  }
}
 800bcdc:	bf00      	nop
 800bcde:	bf00      	nop
 800bce0:	371c      	adds	r7, #28
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr
	...

0800bcec <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b098      	sub	sp, #96	@ 0x60
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800bcf4:	f107 030c 	add.w	r3, r7, #12
 800bcf8:	2254      	movs	r2, #84	@ 0x54
 800bcfa:	2100      	movs	r1, #0
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f000 faf9 	bl	800c2f4 <memset>
  if(pcdHandle->Instance==USB)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	4a15      	ldr	r2, [pc, #84]	@ (800bd5c <HAL_PCD_MspInit+0x70>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d123      	bne.n	800bd54 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bd0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bd10:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800bd12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bd16:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800bd18:	f107 030c 	add.w	r3, r7, #12
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7f9 fc4f 	bl	80055c0 <HAL_RCCEx_PeriphCLKConfig>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d001      	beq.n	800bd2c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800bd28:	f7f4 fe64 	bl	80009f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bd2c:	4b0c      	ldr	r3, [pc, #48]	@ (800bd60 <HAL_PCD_MspInit+0x74>)
 800bd2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd30:	4a0b      	ldr	r2, [pc, #44]	@ (800bd60 <HAL_PCD_MspInit+0x74>)
 800bd32:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bd36:	6593      	str	r3, [r2, #88]	@ 0x58
 800bd38:	4b09      	ldr	r3, [pc, #36]	@ (800bd60 <HAL_PCD_MspInit+0x74>)
 800bd3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd40:	60bb      	str	r3, [r7, #8]
 800bd42:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800bd44:	2200      	movs	r2, #0
 800bd46:	2100      	movs	r1, #0
 800bd48:	2014      	movs	r0, #20
 800bd4a:	f7f6 fc48 	bl	80025de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800bd4e:	2014      	movs	r0, #20
 800bd50:	f7f6 fc5f 	bl	8002612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bd54:	bf00      	nop
 800bd56:	3760      	adds	r7, #96	@ 0x60
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}
 800bd5c:	40005c00 	.word	0x40005c00
 800bd60:	40021000 	.word	0x40021000

0800bd64 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	f7fe fcfa 	bl	800a774 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800bd80:	bf00      	nop
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	460b      	mov	r3, r1
 800bd92:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800bd9a:	78fa      	ldrb	r2, [r7, #3]
 800bd9c:	6879      	ldr	r1, [r7, #4]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4413      	add	r3, r2
 800bda4:	00db      	lsls	r3, r3, #3
 800bda6:	440b      	add	r3, r1
 800bda8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	78fb      	ldrb	r3, [r7, #3]
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	f7fe fd34 	bl	800a81e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800bdb6:	bf00      	nop
 800bdb8:	3708      	adds	r7, #8
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800bdd0:	78fa      	ldrb	r2, [r7, #3]
 800bdd2:	6879      	ldr	r1, [r7, #4]
 800bdd4:	4613      	mov	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	4413      	add	r3, r2
 800bdda:	00db      	lsls	r3, r3, #3
 800bddc:	440b      	add	r3, r1
 800bdde:	3324      	adds	r3, #36	@ 0x24
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	78fb      	ldrb	r3, [r7, #3]
 800bde4:	4619      	mov	r1, r3
 800bde6:	f7fe fd7d 	bl	800a8e4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800bdea:	bf00      	nop
 800bdec:	3708      	adds	r7, #8
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}

0800bdf2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	b082      	sub	sp, #8
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800be00:	4618      	mov	r0, r3
 800be02:	f7fe fe91 	bl	800ab28 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800be06:	bf00      	nop
 800be08:	3708      	adds	r7, #8
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b084      	sub	sp, #16
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800be16:	2301      	movs	r3, #1
 800be18:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	795b      	ldrb	r3, [r3, #5]
 800be1e:	2b02      	cmp	r3, #2
 800be20:	d001      	beq.n	800be26 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800be22:	f7f4 fde7 	bl	80009f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800be2c:	7bfa      	ldrb	r2, [r7, #15]
 800be2e:	4611      	mov	r1, r2
 800be30:	4618      	mov	r0, r3
 800be32:	f7fe fe3b 	bl	800aaac <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800be3c:	4618      	mov	r0, r3
 800be3e:	f7fe fde7 	bl	800aa10 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800be42:	bf00      	nop
 800be44:	3710      	adds	r7, #16
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}
	...

0800be4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fe36 	bl	800aacc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	7a5b      	ldrb	r3, [r3, #9]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d005      	beq.n	800be74 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be68:	4b04      	ldr	r3, [pc, #16]	@ (800be7c <HAL_PCD_SuspendCallback+0x30>)
 800be6a:	691b      	ldr	r3, [r3, #16]
 800be6c:	4a03      	ldr	r2, [pc, #12]	@ (800be7c <HAL_PCD_SuspendCallback+0x30>)
 800be6e:	f043 0306 	orr.w	r3, r3, #6
 800be72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800be74:	bf00      	nop
 800be76:	3708      	adds	r7, #8
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}
 800be7c:	e000ed00 	.word	0xe000ed00

0800be80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	7a5b      	ldrb	r3, [r3, #9]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d007      	beq.n	800bea0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be90:	4b08      	ldr	r3, [pc, #32]	@ (800beb4 <HAL_PCD_ResumeCallback+0x34>)
 800be92:	691b      	ldr	r3, [r3, #16]
 800be94:	4a07      	ldr	r2, [pc, #28]	@ (800beb4 <HAL_PCD_ResumeCallback+0x34>)
 800be96:	f023 0306 	bic.w	r3, r3, #6
 800be9a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800be9c:	f000 f9f8 	bl	800c290 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7fe fe26 	bl	800aaf8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800beac:	bf00      	nop
 800beae:	3708      	adds	r7, #8
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}
 800beb4:	e000ed00 	.word	0xe000ed00

0800beb8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800bec0:	4a2b      	ldr	r2, [pc, #172]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a29      	ldr	r2, [pc, #164]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800becc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800bed0:	4b27      	ldr	r3, [pc, #156]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bed2:	4a28      	ldr	r2, [pc, #160]	@ (800bf74 <USBD_LL_Init+0xbc>)
 800bed4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bed6:	4b26      	ldr	r3, [pc, #152]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bed8:	2208      	movs	r2, #8
 800beda:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bedc:	4b24      	ldr	r3, [pc, #144]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bede:	2202      	movs	r2, #2
 800bee0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bee2:	4b23      	ldr	r3, [pc, #140]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bee4:	2202      	movs	r2, #2
 800bee6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800bee8:	4b21      	ldr	r3, [pc, #132]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800beea:	2200      	movs	r2, #0
 800beec:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800beee:	4b20      	ldr	r3, [pc, #128]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bef0:	2200      	movs	r2, #0
 800bef2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bef4:	4b1e      	ldr	r3, [pc, #120]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bef6:	2200      	movs	r2, #0
 800bef8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800befa:	4b1d      	ldr	r3, [pc, #116]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800befc:	2200      	movs	r2, #0
 800befe:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bf00:	481b      	ldr	r0, [pc, #108]	@ (800bf70 <USBD_LL_Init+0xb8>)
 800bf02:	f7f7 f879 	bl	8002ff8 <HAL_PCD_Init>
 800bf06:	4603      	mov	r3, r0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d001      	beq.n	800bf10 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800bf0c:	f7f4 fd72 	bl	80009f4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf16:	2318      	movs	r3, #24
 800bf18:	2200      	movs	r2, #0
 800bf1a:	2100      	movs	r1, #0
 800bf1c:	f7f8 fd00 	bl	8004920 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf26:	2358      	movs	r3, #88	@ 0x58
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2180      	movs	r1, #128	@ 0x80
 800bf2c:	f7f8 fcf8 	bl	8004920 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf36:	23c0      	movs	r3, #192	@ 0xc0
 800bf38:	2200      	movs	r2, #0
 800bf3a:	2181      	movs	r1, #129	@ 0x81
 800bf3c:	f7f8 fcf0 	bl	8004920 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf46:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	2101      	movs	r1, #1
 800bf4e:	f7f8 fce7 	bl	8004920 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bf58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2182      	movs	r1, #130	@ 0x82
 800bf60:	f7f8 fcde 	bl	8004920 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3708      	adds	r7, #8
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}
 800bf6e:	bf00      	nop
 800bf70:	20001a40 	.word	0x20001a40
 800bf74:	40005c00 	.word	0x40005c00

0800bf78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf80:	2300      	movs	r3, #0
 800bf82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf84:	2300      	movs	r3, #0
 800bf86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f7f7 f900 	bl	8003194 <HAL_PCD_Start>
 800bf94:	4603      	mov	r3, r0
 800bf96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf98:	7bfb      	ldrb	r3, [r7, #15]
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f000 f97e 	bl	800c29c <USBD_Get_USB_Status>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3710      	adds	r7, #16
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bfae:	b580      	push	{r7, lr}
 800bfb0:	b084      	sub	sp, #16
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	4608      	mov	r0, r1
 800bfb8:	4611      	mov	r1, r2
 800bfba:	461a      	mov	r2, r3
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	70fb      	strb	r3, [r7, #3]
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	70bb      	strb	r3, [r7, #2]
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bfd6:	78bb      	ldrb	r3, [r7, #2]
 800bfd8:	883a      	ldrh	r2, [r7, #0]
 800bfda:	78f9      	ldrb	r1, [r7, #3]
 800bfdc:	f7f7 fa47 	bl	800346e <HAL_PCD_EP_Open>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfe4:	7bfb      	ldrb	r3, [r7, #15]
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f000 f958 	bl	800c29c <USBD_Get_USB_Status>
 800bfec:	4603      	mov	r3, r0
 800bfee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bff0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3710      	adds	r7, #16
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}

0800bffa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bffa:	b580      	push	{r7, lr}
 800bffc:	b084      	sub	sp, #16
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
 800c002:	460b      	mov	r3, r1
 800c004:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c006:	2300      	movs	r3, #0
 800c008:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c00a:	2300      	movs	r3, #0
 800c00c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c014:	78fa      	ldrb	r2, [r7, #3]
 800c016:	4611      	mov	r1, r2
 800c018:	4618      	mov	r0, r3
 800c01a:	f7f7 fa87 	bl	800352c <HAL_PCD_EP_Close>
 800c01e:	4603      	mov	r3, r0
 800c020:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c022:	7bfb      	ldrb	r3, [r7, #15]
 800c024:	4618      	mov	r0, r3
 800c026:	f000 f939 	bl	800c29c <USBD_Get_USB_Status>
 800c02a:	4603      	mov	r3, r0
 800c02c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c02e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b084      	sub	sp, #16
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	460b      	mov	r3, r1
 800c042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c044:	2300      	movs	r3, #0
 800c046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c048:	2300      	movs	r3, #0
 800c04a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c052:	78fa      	ldrb	r2, [r7, #3]
 800c054:	4611      	mov	r1, r2
 800c056:	4618      	mov	r0, r3
 800c058:	f7f7 fb30 	bl	80036bc <HAL_PCD_EP_SetStall>
 800c05c:	4603      	mov	r3, r0
 800c05e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c060:	7bfb      	ldrb	r3, [r7, #15]
 800c062:	4618      	mov	r0, r3
 800c064:	f000 f91a 	bl	800c29c <USBD_Get_USB_Status>
 800c068:	4603      	mov	r3, r0
 800c06a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c06c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c06e:	4618      	mov	r0, r3
 800c070:	3710      	adds	r7, #16
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c076:	b580      	push	{r7, lr}
 800c078:	b084      	sub	sp, #16
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	6078      	str	r0, [r7, #4]
 800c07e:	460b      	mov	r3, r1
 800c080:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c082:	2300      	movs	r3, #0
 800c084:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c086:	2300      	movs	r3, #0
 800c088:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c090:	78fa      	ldrb	r2, [r7, #3]
 800c092:	4611      	mov	r1, r2
 800c094:	4618      	mov	r0, r3
 800c096:	f7f7 fb63 	bl	8003760 <HAL_PCD_EP_ClrStall>
 800c09a:	4603      	mov	r3, r0
 800c09c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c09e:	7bfb      	ldrb	r3, [r7, #15]
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f000 f8fb 	bl	800c29c <USBD_Get_USB_Status>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3710      	adds	r7, #16
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b085      	sub	sp, #20
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	460b      	mov	r3, r1
 800c0be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c0c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c0c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	da0b      	bge.n	800c0e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c0d0:	78fb      	ldrb	r3, [r7, #3]
 800c0d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0d6:	68f9      	ldr	r1, [r7, #12]
 800c0d8:	4613      	mov	r3, r2
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	4413      	add	r3, r2
 800c0de:	00db      	lsls	r3, r3, #3
 800c0e0:	440b      	add	r3, r1
 800c0e2:	3312      	adds	r3, #18
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	e00b      	b.n	800c100 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c0e8:	78fb      	ldrb	r3, [r7, #3]
 800c0ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ee:	68f9      	ldr	r1, [r7, #12]
 800c0f0:	4613      	mov	r3, r2
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	4413      	add	r3, r2
 800c0f6:	00db      	lsls	r3, r3, #3
 800c0f8:	440b      	add	r3, r1
 800c0fa:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800c0fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c100:	4618      	mov	r0, r3
 800c102:	3714      	adds	r7, #20
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr

0800c10c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b084      	sub	sp, #16
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
 800c114:	460b      	mov	r3, r1
 800c116:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c118:	2300      	movs	r3, #0
 800c11a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c11c:	2300      	movs	r3, #0
 800c11e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c126:	78fa      	ldrb	r2, [r7, #3]
 800c128:	4611      	mov	r1, r2
 800c12a:	4618      	mov	r0, r3
 800c12c:	f7f7 f97b 	bl	8003426 <HAL_PCD_SetAddress>
 800c130:	4603      	mov	r3, r0
 800c132:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c134:	7bfb      	ldrb	r3, [r7, #15]
 800c136:	4618      	mov	r0, r3
 800c138:	f000 f8b0 	bl	800c29c <USBD_Get_USB_Status>
 800c13c:	4603      	mov	r3, r0
 800c13e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c140:	7bbb      	ldrb	r3, [r7, #14]
}
 800c142:	4618      	mov	r0, r3
 800c144:	3710      	adds	r7, #16
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c14a:	b580      	push	{r7, lr}
 800c14c:	b086      	sub	sp, #24
 800c14e:	af00      	add	r7, sp, #0
 800c150:	60f8      	str	r0, [r7, #12]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
 800c156:	460b      	mov	r3, r1
 800c158:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c15a:	2300      	movs	r3, #0
 800c15c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c15e:	2300      	movs	r3, #0
 800c160:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c168:	7af9      	ldrb	r1, [r7, #11]
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	f7f7 fa6e 	bl	800364e <HAL_PCD_EP_Transmit>
 800c172:	4603      	mov	r3, r0
 800c174:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c176:	7dfb      	ldrb	r3, [r7, #23]
 800c178:	4618      	mov	r0, r3
 800c17a:	f000 f88f 	bl	800c29c <USBD_Get_USB_Status>
 800c17e:	4603      	mov	r3, r0
 800c180:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c182:	7dbb      	ldrb	r3, [r7, #22]
}
 800c184:	4618      	mov	r0, r3
 800c186:	3718      	adds	r7, #24
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b086      	sub	sp, #24
 800c190:	af00      	add	r7, sp, #0
 800c192:	60f8      	str	r0, [r7, #12]
 800c194:	607a      	str	r2, [r7, #4]
 800c196:	603b      	str	r3, [r7, #0]
 800c198:	460b      	mov	r3, r1
 800c19a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c19c:	2300      	movs	r3, #0
 800c19e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c1aa:	7af9      	ldrb	r1, [r7, #11]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	687a      	ldr	r2, [r7, #4]
 800c1b0:	f7f7 fa04 	bl	80035bc <HAL_PCD_EP_Receive>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1b8:	7dfb      	ldrb	r3, [r7, #23]
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f000 f86e 	bl	800c29c <USBD_Get_USB_Status>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	3718      	adds	r7, #24
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b082      	sub	sp, #8
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c1e0:	78fa      	ldrb	r2, [r7, #3]
 800c1e2:	4611      	mov	r1, r2
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f7f7 fa1a 	bl	800361e <HAL_PCD_EP_GetRxCount>
 800c1ea:	4603      	mov	r3, r0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3708      	adds	r7, #8
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b082      	sub	sp, #8
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	6078      	str	r0, [r7, #4]
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c200:	78fb      	ldrb	r3, [r7, #3]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d002      	beq.n	800c20c <HAL_PCDEx_LPM_Callback+0x18>
 800c206:	2b01      	cmp	r3, #1
 800c208:	d013      	beq.n	800c232 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c20a:	e023      	b.n	800c254 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	7a5b      	ldrb	r3, [r3, #9]
 800c210:	2b00      	cmp	r3, #0
 800c212:	d007      	beq.n	800c224 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c214:	f000 f83c 	bl	800c290 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c218:	4b10      	ldr	r3, [pc, #64]	@ (800c25c <HAL_PCDEx_LPM_Callback+0x68>)
 800c21a:	691b      	ldr	r3, [r3, #16]
 800c21c:	4a0f      	ldr	r2, [pc, #60]	@ (800c25c <HAL_PCDEx_LPM_Callback+0x68>)
 800c21e:	f023 0306 	bic.w	r3, r3, #6
 800c222:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c22a:	4618      	mov	r0, r3
 800c22c:	f7fe fc64 	bl	800aaf8 <USBD_LL_Resume>
    break;
 800c230:	e010      	b.n	800c254 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c238:	4618      	mov	r0, r3
 800c23a:	f7fe fc47 	bl	800aacc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	7a5b      	ldrb	r3, [r3, #9]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d005      	beq.n	800c252 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c246:	4b05      	ldr	r3, [pc, #20]	@ (800c25c <HAL_PCDEx_LPM_Callback+0x68>)
 800c248:	691b      	ldr	r3, [r3, #16]
 800c24a:	4a04      	ldr	r2, [pc, #16]	@ (800c25c <HAL_PCDEx_LPM_Callback+0x68>)
 800c24c:	f043 0306 	orr.w	r3, r3, #6
 800c250:	6113      	str	r3, [r2, #16]
    break;
 800c252:	bf00      	nop
}
 800c254:	bf00      	nop
 800c256:	3708      	adds	r7, #8
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	e000ed00 	.word	0xe000ed00

0800c260 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c260:	b480      	push	{r7}
 800c262:	b083      	sub	sp, #12
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c268:	4b03      	ldr	r3, [pc, #12]	@ (800c278 <USBD_static_malloc+0x18>)
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	20001d1c 	.word	0x20001d1c

0800c27c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b083      	sub	sp, #12
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]

}
 800c284:	bf00      	nop
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c290:	b580      	push	{r7, lr}
 800c292:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c294:	f7f4 fa2c 	bl	80006f0 <SystemClock_Config>
}
 800c298:	bf00      	nop
 800c29a:	bd80      	pop	{r7, pc}

0800c29c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b085      	sub	sp, #20
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c2aa:	79fb      	ldrb	r3, [r7, #7]
 800c2ac:	2b03      	cmp	r3, #3
 800c2ae:	d817      	bhi.n	800c2e0 <USBD_Get_USB_Status+0x44>
 800c2b0:	a201      	add	r2, pc, #4	@ (adr r2, 800c2b8 <USBD_Get_USB_Status+0x1c>)
 800c2b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b6:	bf00      	nop
 800c2b8:	0800c2c9 	.word	0x0800c2c9
 800c2bc:	0800c2cf 	.word	0x0800c2cf
 800c2c0:	0800c2d5 	.word	0x0800c2d5
 800c2c4:	0800c2db 	.word	0x0800c2db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	73fb      	strb	r3, [r7, #15]
    break;
 800c2cc:	e00b      	b.n	800c2e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c2ce:	2303      	movs	r3, #3
 800c2d0:	73fb      	strb	r3, [r7, #15]
    break;
 800c2d2:	e008      	b.n	800c2e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	73fb      	strb	r3, [r7, #15]
    break;
 800c2d8:	e005      	b.n	800c2e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c2da:	2303      	movs	r3, #3
 800c2dc:	73fb      	strb	r3, [r7, #15]
    break;
 800c2de:	e002      	b.n	800c2e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c2e0:	2303      	movs	r3, #3
 800c2e2:	73fb      	strb	r3, [r7, #15]
    break;
 800c2e4:	bf00      	nop
  }
  return usb_status;
 800c2e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3714      	adds	r7, #20
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f2:	4770      	bx	lr

0800c2f4 <memset>:
 800c2f4:	4402      	add	r2, r0
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	4293      	cmp	r3, r2
 800c2fa:	d100      	bne.n	800c2fe <memset+0xa>
 800c2fc:	4770      	bx	lr
 800c2fe:	f803 1b01 	strb.w	r1, [r3], #1
 800c302:	e7f9      	b.n	800c2f8 <memset+0x4>

0800c304 <__libc_init_array>:
 800c304:	b570      	push	{r4, r5, r6, lr}
 800c306:	4d0d      	ldr	r5, [pc, #52]	@ (800c33c <__libc_init_array+0x38>)
 800c308:	4c0d      	ldr	r4, [pc, #52]	@ (800c340 <__libc_init_array+0x3c>)
 800c30a:	1b64      	subs	r4, r4, r5
 800c30c:	10a4      	asrs	r4, r4, #2
 800c30e:	2600      	movs	r6, #0
 800c310:	42a6      	cmp	r6, r4
 800c312:	d109      	bne.n	800c328 <__libc_init_array+0x24>
 800c314:	4d0b      	ldr	r5, [pc, #44]	@ (800c344 <__libc_init_array+0x40>)
 800c316:	4c0c      	ldr	r4, [pc, #48]	@ (800c348 <__libc_init_array+0x44>)
 800c318:	f000 f826 	bl	800c368 <_init>
 800c31c:	1b64      	subs	r4, r4, r5
 800c31e:	10a4      	asrs	r4, r4, #2
 800c320:	2600      	movs	r6, #0
 800c322:	42a6      	cmp	r6, r4
 800c324:	d105      	bne.n	800c332 <__libc_init_array+0x2e>
 800c326:	bd70      	pop	{r4, r5, r6, pc}
 800c328:	f855 3b04 	ldr.w	r3, [r5], #4
 800c32c:	4798      	blx	r3
 800c32e:	3601      	adds	r6, #1
 800c330:	e7ee      	b.n	800c310 <__libc_init_array+0xc>
 800c332:	f855 3b04 	ldr.w	r3, [r5], #4
 800c336:	4798      	blx	r3
 800c338:	3601      	adds	r6, #1
 800c33a:	e7f2      	b.n	800c322 <__libc_init_array+0x1e>
 800c33c:	0800c418 	.word	0x0800c418
 800c340:	0800c418 	.word	0x0800c418
 800c344:	0800c418 	.word	0x0800c418
 800c348:	0800c41c 	.word	0x0800c41c

0800c34c <memcpy>:
 800c34c:	440a      	add	r2, r1
 800c34e:	4291      	cmp	r1, r2
 800c350:	f100 33ff 	add.w	r3, r0, #4294967295
 800c354:	d100      	bne.n	800c358 <memcpy+0xc>
 800c356:	4770      	bx	lr
 800c358:	b510      	push	{r4, lr}
 800c35a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c35e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c362:	4291      	cmp	r1, r2
 800c364:	d1f9      	bne.n	800c35a <memcpy+0xe>
 800c366:	bd10      	pop	{r4, pc}

0800c368 <_init>:
 800c368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36a:	bf00      	nop
 800c36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c36e:	bc08      	pop	{r3}
 800c370:	469e      	mov	lr, r3
 800c372:	4770      	bx	lr

0800c374 <_fini>:
 800c374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c376:	bf00      	nop
 800c378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c37a:	bc08      	pop	{r3}
 800c37c:	469e      	mov	lr, r3
 800c37e:	4770      	bx	lr
