#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  2 15:51:21 2022
# Process ID: 12228
# Current directory: F:/vivado/digitalclockreal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20888 F:\vivado\digitalclockreal\digitalclockreal.xpr
# Log file: F:/vivado/digitalclockreal/vivado.log
# Journal file: F:/vivado/digitalclockreal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado/digitalclockreal/digitalclockreal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 775.141 ; gain = 146.285
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 15:51:50 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 15:51:50 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 15:56:07 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 15:56:07 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property is_enabled true [get_files  F:/vivado/digitalclockreal/digitalclockreal.srcs/sources_1/new/clocktriger.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 16:02:36 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:02:36 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 16:05:41 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:05:41 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 16:10:43 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:10:43 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  2 16:11:08 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:11:08 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  2 16:14:23 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  2 16:16:56 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:16:56 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
file mkdir F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v w ]
add_files -fileset sim_1 F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v
update_compile_order -fileset sim_1
set_property top testclocktrigger [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sources_1/new/clocktriger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocktriger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testclocktrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clocktriger
Compiling module xil_defaultlib.testclocktrigger
Compiling module xil_defaultlib.glbl
Built simulation snapshot testclocktrigger_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim/xsim.dir/testclocktrigger_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  2 16:29:34 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testclocktrigger_behav -key {Behavioral:sim_1:Functional:testclocktrigger} -tclbatch {testclocktrigger.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testclocktrigger.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testclocktrigger_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.676 ; gain = 0.000
run 50 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testclocktrigger/ct1/set}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sources_1/new/clocktriger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocktriger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testclocktrigger
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clocktriger
Compiling module xil_defaultlib.testclocktrigger
Compiling module xil_defaultlib.glbl
Built simulation snapshot testclocktrigger_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sources_1/new/clocktriger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocktriger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testclocktrigger
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clocktriger
Compiling module xil_defaultlib.testclocktrigger
Compiling module xil_defaultlib.glbl
Built simulation snapshot testclocktrigger_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 50 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testclocktrigger' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testclocktrigger_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sources_1/new/clocktriger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocktriger
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/digitalclockreal/digitalclockreal.srcs/sim_1/new/testclocktrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testclocktrigger
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/digitalclockreal/digitalclockreal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fba303fe40374167bbc19aaa28949061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testclocktrigger_behav xil_defaultlib.testclocktrigger xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clocktriger
Compiling module xil_defaultlib.testclocktrigger
Compiling module xil_defaultlib.glbl
Built simulation snapshot testclocktrigger_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 50 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  2 16:35:20 2022] Launched synth_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/synth_1/runme.log
[Fri Dec  2 16:35:20 2022] Launched impl_1...
Run output will be captured here: F:/vivado/digitalclockreal/digitalclockreal.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 16:35:59 2022...
