Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 10:41:45 2024
| Host         : DESKTOP-2GKGU52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_rom_timing_summary_routed.rpt -pb da_rom_timing_summary_routed.pb -rpx da_rom_timing_summary_routed.rpx -warn_on_violation
| Design       : da_rom
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (6)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  154          inf        0.000                      0                  154           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout1_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 2.738ns (65.017%)  route 1.473ns (34.983%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  dout1_reg[21]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[21]/Q
                         net (fo=1, routed)           1.473     1.742    dout1_OBUF[21]
    R23                  OBUF (Prop_obuf_I_O)         2.469     4.212 r  dout1_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.212    dout1[21]
    R23                                                               r  dout1[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 0.929ns (22.557%)  route 3.191ns (77.443%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    J25                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  addr2_IBUF[2]_inst/O
                         net (fo=13, routed)          3.191     4.057    addr2_IBUF[2]
    SLICE_X0Y137         LUT3 (Prop_lut3_I2_O)        0.063     4.120 r  dout2_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     4.120    dout2_next[53]
    SLICE_X0Y137         FDRE                                         r  dout2_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[2]
                            (input port)
  Destination:            dout2_reg_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.110ns  (logic 0.919ns (22.368%)  route 3.191ns (77.632%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  addr2[2] (IN)
                         net (fo=0)                   0.000     0.000    addr2[2]
    J25                  IBUF (Prop_ibuf_I_O)         0.866     0.866 r  addr2_IBUF[2]_inst/O
                         net (fo=13, routed)          3.191     4.057    addr2_IBUF[2]
    SLICE_X0Y137         LUT3 (Prop_lut3_I2_O)        0.053     4.110 r  dout2_reg[52]_i_1/O
                         net (fo=1, routed)           0.000     4.110    dout2_next[52]
    SLICE_X0Y137         FDRE                                         r  dout2_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg[53]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 2.691ns (65.623%)  route 1.410ns (34.377%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  dout1_reg[53]_lopt_replica/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[53]_lopt_replica/Q
                         net (fo=1, routed)           1.410     1.679    dout1_reg[53]_lopt_replica_1
    N16                  OBUF (Prop_obuf_I_O)         2.422     4.100 r  dout1_OBUF[49]_inst/O
                         net (fo=0)                   0.000     4.100    dout1[49]
    N16                                                               r  dout1[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.085ns  (logic 2.745ns (67.199%)  route 1.340ns (32.801%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  dout1_reg[46]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[46]/Q
                         net (fo=1, routed)           1.340     1.609    dout1_OBUF[46]
    R26                  OBUF (Prop_obuf_I_O)         2.476     4.085 r  dout1_OBUF[46]_inst/O
                         net (fo=0)                   0.000     4.085    dout1[46]
    R26                                                               r  dout1[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.055ns  (logic 2.767ns (68.240%)  route 1.288ns (31.760%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE                         0.000     0.000 r  dout2_reg[60]/C
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout2_reg[60]/Q
                         net (fo=1, routed)           1.288     1.557    dout2_OBUF[60]
    A18                  OBUF (Prop_obuf_I_O)         2.498     4.055 r  dout2_OBUF[60]_inst/O
                         net (fo=0)                   0.000     4.055    dout2[60]
    A18                                                               r  dout2[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg[63]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.053ns  (logic 2.802ns (69.140%)  route 1.251ns (30.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  dout1_reg[63]_lopt_replica_5/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[63]_lopt_replica_5/Q
                         net (fo=1, routed)           1.251     1.520    dout1_reg[63]_lopt_replica_5_1
    E26                  OBUF (Prop_obuf_I_O)         2.533     4.053 r  dout1_OBUF[59]_inst/O
                         net (fo=0)                   0.000     4.053    dout1[59]
    E26                                                               r  dout1[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.048ns  (logic 2.803ns (69.242%)  route 1.245ns (30.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  dout1_reg[60]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[60]/Q
                         net (fo=1, routed)           1.245     1.514    dout1_OBUF[60]
    F25                  OBUF (Prop_obuf_I_O)         2.534     4.048 r  dout1_OBUF[60]_inst/O
                         net (fo=0)                   0.000     4.048    dout1[60]
    F25                                                               r  dout1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg[63]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 2.769ns (68.528%)  route 1.272ns (31.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  dout1_reg[63]_lopt_replica/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout1_reg[63]_lopt_replica/Q
                         net (fo=1, routed)           1.272     1.541    dout1_reg[63]_lopt_replica_1
    J24                  OBUF (Prop_obuf_I_O)         2.500     4.041 r  dout1_OBUF[50]_inst/O
                         net (fo=0)                   0.000     4.041    dout1[50]
    J24                                                               r  dout1[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg[62]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 2.763ns (68.617%)  route 1.264ns (31.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE                         0.000     0.000 r  dout2_reg[62]_lopt_replica/C
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  dout2_reg[62]_lopt_replica/Q
                         net (fo=1, routed)           1.264     1.533    dout2_reg[62]_lopt_replica_1
    B17                  OBUF (Prop_obuf_I_O)         2.494     4.027 r  dout2_OBUF[58]_inst/O
                         net (fo=0)                   0.000     4.027    dout2[58]
    B17                                                               r  dout2[58] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout1_reg_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  dout1_reg_reg[46]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout1_reg_reg[46]/Q
                         net (fo=1, routed)           0.109     0.200    dout1_reg[46]
    SLICE_X0Y44          FDRE                                         r  dout1_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE                         0.000     0.000 r  dout2_reg_reg[46]/C
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout2_reg_reg[46]/Q
                         net (fo=1, routed)           0.109     0.200    dout2_reg[46]
    SLICE_X0Y130         FDRE                                         r  dout2_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[63]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.091ns (44.429%)  route 0.114ns (55.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE                         0.000     0.000 r  dout2_reg_reg[63]/C
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout2_reg_reg[63]/Q
                         net (fo=6, routed)           0.114     0.205    dout2_reg[63]
    SLICE_X0Y139         FDRE                                         r  dout2_reg[63]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.683%)  route 0.105ns (51.317%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE                         0.000     0.000 r  dout2_reg_reg[44]/C
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dout2_reg_reg[44]/Q
                         net (fo=1, routed)           0.105     0.205    dout2_reg[44]
    SLICE_X0Y129         FDRE                                         r  dout2_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.091ns (43.288%)  route 0.119ns (56.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  dout2_reg_reg[22]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout2_reg_reg[22]/Q
                         net (fo=3, routed)           0.119     0.210    dout2_reg[22]
    SLICE_X0Y107         FDRE                                         r  dout2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.382%)  route 0.111ns (52.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  dout1_reg_reg[44]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dout1_reg_reg[44]/Q
                         net (fo=1, routed)           0.111     0.211    dout1_reg[44]
    SLICE_X0Y44          FDRE                                         r  dout1_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.382%)  route 0.111ns (52.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  dout2_reg_reg[21]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dout2_reg_reg[21]/Q
                         net (fo=1, routed)           0.111     0.211    dout2_reg[21]
    SLICE_X0Y107         FDRE                                         r  dout2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[43]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.091ns (41.108%)  route 0.130ns (58.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  dout2_reg_reg[43]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout2_reg_reg[43]/Q
                         net (fo=8, routed)           0.130     0.221    dout2_reg[43]
    SLICE_X0Y123         FDRE                                         r  dout2_reg[43]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout1_reg_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout1_reg[63]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.091ns (40.790%)  route 0.132ns (59.210%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  dout1_reg_reg[63]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dout1_reg_reg[63]/Q
                         net (fo=6, routed)           0.132     0.223    dout1_reg[63]
    SLICE_X1Y59          FDRE                                         r  dout1_reg[63]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout2_reg_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout2_reg[41]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.100ns (44.082%)  route 0.127ns (55.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  dout2_reg_reg[41]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dout2_reg_reg[41]/Q
                         net (fo=3, routed)           0.127     0.227    dout2_reg[41]
    SLICE_X0Y123         FDRE                                         r  dout2_reg[41]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------





