// Seed: 3690860184
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wor id_11,
    input tri id_12
);
  wire id_14, id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14
);
  wire id_16;
  assign id_12 = 1;
  module_0(
      id_6, id_9, id_10, id_1, id_1, id_1, id_8, id_4, id_0, id_11, id_12, id_6, id_6
  );
  uwire id_17, id_18, id_19, id_20, id_21, id_22;
  integer id_23;
  assign id_20 = 1'h0;
endmodule
