ISim log file
Running: C:\Users\CS152B\Desktop\cs152b\Final Project\softmax_test\softmax_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/CS152B/Desktop/cs152b/Final Project/softmax_test/softmax_tb_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 72.  For instance uut/calc_out/, width 36 of formal port i_dividend is not equal to width 32 of actual variable div_numerator. 
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 72.  For instance uut/calc_out/, width 36 of formal port i_divisor is not equal to width 32 of actual variable div_denominator. 
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 73.  For instance uut/calc_out/, width 36 of formal port o_quotient_out is not equal to width 32 of actual signal div_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
FORWARD 0, 0x00008000
FORWARD 1, 0x00010f00
FORWARD 2, 0x00019e00
FORWARD 3, 0x00022d00
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 72.  For instance uut/calc_out/, width 36 of formal port i_dividend is not equal to width 32 of actual variable div_numerator. 
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 72.  For instance uut/calc_out/, width 36 of formal port i_divisor is not equal to width 32 of actual variable div_denominator. 
WARNING: File "C:/Users/CS152B/Desktop/cs152b/Final Project/softmax.v" Line 73.  For instance uut/calc_out/, width 36 of formal port o_quotient_out is not equal to width 32 of actual signal div_out.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
FORWARD 0, 0x00008000
FORWARD 1, 0x00010f00
FORWARD 2, 0x00019e00
FORWARD 3, 0x00022d00
# restart
# run 100ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
FORWARD 0, 0x00008000
FORWARD 1, 0x00010f00
FORWARD 2, 0x00019e00
FORWARD 3, 0x00022d00
