###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed May 19 21:28:28 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                 0.006
  Arrival Time                  0.108
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.235 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.235 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.199 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.138 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.138 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.101 |   0.066 |   -0.036 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.016 | 0.000 |   0.066 |   -0.036 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.019 |   0.085 |   -0.017 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.085 |   -0.017 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.024 | 0.023 |   0.108 |    0.006 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.108 |    0.006 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.047 |       |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |   -0.024 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.035 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.048 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.068 | 0.013 |  -0.054 |    0.048 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.081 | 0.075 |   0.021 |    0.123 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.123 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                 0.006
  Arrival Time                  0.110
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.238 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.237 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.201 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.188 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.188 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.140 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.140 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.102 |   0.066 |   -0.038 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.016 | 0.000 |   0.066 |   -0.038 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.026 | 0.020 |   0.086 |   -0.018 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.086 |   -0.018 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.024 | 0.024 |   0.110 |    0.006 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.110 |    0.006 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.047 |       |  -0.127 |   -0.023 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |   -0.022 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.037 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.068 | 0.013 |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.081 | 0.075 |   0.021 |    0.125 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.125 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.056
= Required Time                 0.005
  Arrival Time                  0.111
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.239 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.239 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.203 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.142 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.142 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.103 |   0.067 |   -0.039 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.039 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.022 | 0.018 |   0.085 |   -0.021 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.022 | 0.000 |   0.085 |   -0.021 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.028 | 0.025 |   0.111 |    0.005 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.028 | 0.000 |   0.111 |    0.005 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.047 |       |  -0.127 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |   -0.020 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.039 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.051 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.068 | 0.013 |  -0.054 |    0.051 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.081 | 0.075 |   0.021 |    0.126 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.127 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.028
  Arrival Time                  0.280
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.385 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.385 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.349 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.340 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.340 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.294 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.293 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.024 | 0.097 |   0.056 |   -0.196 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D1BWP40                     | 0.024 | 0.000 |   0.056 |   -0.196 | 
     | test_pe/test_opt_reg_a/U24                         | B2 v -> Z v  | AO22D1BWP40                     | 0.066 | 0.074 |   0.130 |   -0.122 | 
     | test_pe/test_pe_comp/FE_OFC79_op_a_13              |              | INVD1BWP40                      | 0.066 | 0.001 |   0.132 |   -0.120 | 
     | test_pe/test_pe_comp/FE_OFC79_op_a_13              | I v -> ZN ^  | INVD1BWP40                      | 0.052 | 0.043 |   0.175 |   -0.077 | 
     | test_pe/test_pe_comp/U123                          |              | OAI22D1BWP40                    | 0.052 | 0.000 |   0.175 |   -0.077 | 
     | test_pe/test_pe_comp/U123                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.026 | 0.027 |   0.202 |   -0.050 | 
     | test_pe/FE_OFC103_comp_res_13                      |              | INVD1BWP40                      | 0.026 | 0.000 |   0.202 |   -0.050 | 
     | test_pe/FE_OFC103_comp_res_13                      | I v -> ZN ^  | INVD1BWP40                      | 0.027 | 0.023 |   0.225 |   -0.027 | 
     | test_pe/U204                                       |              | OAI22D0BWP40                    | 0.027 | 0.000 |   0.225 |   -0.027 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.018 | 0.018 |   0.242 |   -0.009 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.018 | 0.000 |   0.242 |   -0.009 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.037 |   0.280 |    0.028 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.280 |    0.028 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.125 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.126 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.185 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.194 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.194 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.273 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.273 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.026
  Arrival Time                  0.291
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.398 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.362 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.352 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.352 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.307 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40                    | 0.023 | 0.000 |  -0.042 |   -0.306 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.034 | 0.105 |   0.064 |   -0.201 | 
     | test_pe/test_opt_reg_a/U31                         |              | AO22D2BWP40                     | 0.034 | 0.000 |   0.064 |   -0.201 | 
     | test_pe/test_opt_reg_a/U31                         | B2 v -> Z v  | AO22D2BWP40                     | 0.044 | 0.069 |   0.133 |   -0.131 | 
     | test_pe/test_pe_comp/U144                          |              | CKND1BWP40                      | 0.045 | 0.002 |   0.136 |   -0.129 | 
     | test_pe/test_pe_comp/U144                          | I v -> ZN ^  | CKND1BWP40                      | 0.032 | 0.029 |   0.165 |   -0.100 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D0BWP40                    | 0.032 | 0.000 |   0.165 |   -0.100 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.053 | 0.037 |   0.202 |   -0.063 | 
     | test_pe/U33                                        |              | CKND1BWP40                      | 0.053 | 0.000 |   0.202 |   -0.063 | 
     | test_pe/U33                                        | I v -> ZN ^  | CKND1BWP40                      | 0.031 | 0.028 |   0.230 |   -0.034 | 
     | test_pe/U125                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.230 |   -0.034 | 
     | test_pe/U125                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.020 |   0.250 |   -0.015 | 
     | test_pe/test_opt_reg_file/U8                       |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.250 |   -0.015 | 
     | test_pe/test_opt_reg_file/U8                       | A2 v -> Z v  | AO22D0BWP40                     | 0.024 | 0.041 |   0.291 |    0.026 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.291 |    0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.138 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.139 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.197 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.207 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.285 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.286 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.296
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.403 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.402 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.366 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.357 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.357 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.311 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.311 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.099 |   0.057 |   -0.212 | 
     | test_pe/test_opt_reg_a/U25                         |              | AO22D1BWP40                     | 0.023 | 0.000 |   0.057 |   -0.212 | 
     | test_pe/test_opt_reg_a/U25                         | B2 v -> Z v  | AO22D1BWP40                     | 0.068 | 0.077 |   0.135 |   -0.134 | 
     | test_pe/test_pe_comp/FE_OFC75_op_a_12              |              | INVD1BWP40                      | 0.068 | 0.002 |   0.137 |   -0.132 | 
     | test_pe/test_pe_comp/FE_OFC75_op_a_12              | I v -> ZN ^  | INVD1BWP40                      | 0.050 | 0.044 |   0.181 |   -0.088 | 
     | test_pe/test_pe_comp/U133                          |              | OAI22D1BWP40                    | 0.050 | 0.000 |   0.181 |   -0.088 | 
     | test_pe/test_pe_comp/U133                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.025 | 0.025 |   0.206 |   -0.063 | 
     | test_pe/FE_OFC112_comp_res_12                      |              | INVD0BWP40                      | 0.025 | 0.000 |   0.206 |   -0.063 | 
     | test_pe/FE_OFC112_comp_res_12                      | I v -> ZN ^  | INVD0BWP40                      | 0.033 | 0.027 |   0.233 |   -0.036 | 
     | test_pe/U202                                       |              | OAI22D0BWP40                    | 0.033 | 0.000 |   0.233 |   -0.036 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.022 |   0.255 |   -0.014 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.255 |   -0.014 | 
     | test_pe/test_opt_reg_file/U15                      | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.041 |   0.296 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.296 |    0.027 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.143 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.202 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.290 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.026
  Arrival Time                  0.301
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.408 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.372 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.363 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.363 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.317 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.316 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.099 |   0.058 |   -0.217 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.026 | 0.000 |   0.058 |   -0.217 | 
     | test_pe/test_opt_reg_a/U30                         | B2 v -> Z v  | AO22D2BWP40                     | 0.047 | 0.069 |   0.127 |   -0.148 | 
     | test_pe/test_pe_comp/U142                          |              | CKND1BWP40                      | 0.048 | 0.003 |   0.130 |   -0.145 | 
     | test_pe/test_pe_comp/U142                          | I v -> ZN ^  | CKND1BWP40                      | 0.035 | 0.031 |   0.161 |   -0.114 | 
     | test_pe/test_pe_comp/FE_RC_46_0                    |              | OAI22D0BWP40                    | 0.035 | 0.000 |   0.161 |   -0.114 | 
     | test_pe/test_pe_comp/FE_RC_46_0                    | B2 ^ -> ZN v | OAI22D0BWP40                    | 0.057 | 0.045 |   0.206 |   -0.069 | 
     | test_pe/U34                                        |              | CKND1BWP40                      | 0.057 | 0.000 |   0.206 |   -0.069 | 
     | test_pe/U34                                        | I v -> ZN ^  | CKND1BWP40                      | 0.034 | 0.031 |   0.237 |   -0.038 | 
     | test_pe/U121                                       |              | OAI22D0BWP40                    | 0.034 | 0.000 |   0.237 |   -0.038 | 
     | test_pe/U121                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.021 |   0.258 |   -0.017 | 
     | test_pe/test_opt_reg_file/U6                       |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.258 |   -0.017 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.043 |   0.301 |    0.026 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.301 |    0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.148 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.149 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.208 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.218 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.218 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.296 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.296 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.311
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.418 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.417 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.381 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.372 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.372 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.326 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.042 |   -0.326 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.025 | 0.099 |   0.057 |   -0.227 | 
     | test_pe/test_opt_reg_a/U27                         |              | AO22D1BWP40                     | 0.025 | 0.000 |   0.057 |   -0.227 | 
     | test_pe/test_opt_reg_a/U27                         | B2 v -> Z v  | AO22D1BWP40                     | 0.070 | 0.084 |   0.142 |   -0.143 | 
     | test_pe/test_pe_comp/U112                          |              | CKND1BWP40                      | 0.070 | 0.002 |   0.144 |   -0.141 | 
     | test_pe/test_pe_comp/U112                          | I v -> ZN ^  | CKND1BWP40                      | 0.038 | 0.034 |   0.178 |   -0.106 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.038 | 0.000 |   0.178 |   -0.106 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.058 | 0.041 |   0.219 |   -0.066 | 
     | test_pe/U44                                        |              | CKND1BWP40                      | 0.058 | 0.000 |   0.219 |   -0.066 | 
     | test_pe/U44                                        | I v -> ZN ^  | CKND1BWP40                      | 0.032 | 0.028 |   0.247 |   -0.037 | 
     | test_pe/U117                                       |              | OAI22D0BWP40                    | 0.032 | 0.000 |   0.247 |   -0.037 | 
     | test_pe/U117                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.023 |   0.270 |   -0.015 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.270 |   -0.015 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.041 |   0.311 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.311 |    0.027 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.158 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.158 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.217 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.227 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.305 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.059 | 0.000 |   0.021 |    0.305 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.066
  Arrival Time                  0.353
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.421 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.420 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.384 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.374 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.374 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.324 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.323 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.231 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.231 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.098 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.097 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.071 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.071 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.050 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.050 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.031 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.322 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.004 |   0.322 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.040 |   0.363 |    0.075 | 
     | sb_wide/out_1_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.030 | -0.009 |   0.353 |    0.066 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.161 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.161 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.223 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.006 |  -0.059 |    0.228 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.031 |    0.319 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.032 |    0.319 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.316
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.423 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.386 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.377 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.377 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.331 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.330 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.099 |   0.058 |   -0.231 | 
     | test_pe/test_opt_reg_a/U22                         |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.058 |   -0.231 | 
     | test_pe/test_opt_reg_a/U22                         | B2 v -> Z v  | AO22D1BWP40                     | 0.082 | 0.088 |   0.146 |   -0.143 | 
     | test_pe/test_pe_comp/U100                          |              | CKND1BWP40                      | 0.082 | 0.001 |   0.147 |   -0.142 | 
     | test_pe/test_pe_comp/U100                          | I v -> ZN ^  | CKND1BWP40                      | 0.039 | 0.035 |   0.182 |   -0.107 | 
     | test_pe/test_pe_comp/U163                          |              | OAI22D1BWP40                    | 0.039 | 0.000 |   0.182 |   -0.107 | 
     | test_pe/test_pe_comp/U163                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.034 | 0.029 |   0.210 |   -0.079 | 
     | test_pe/FE_OFC93_comp_res_9                        |              | INVD0BWP40                      | 0.034 | 0.000 |   0.210 |   -0.079 | 
     | test_pe/FE_OFC93_comp_res_9                        | I v -> ZN ^  | INVD0BWP40                      | 0.046 | 0.035 |   0.245 |   -0.044 | 
     | test_pe/U196                                       |              | OAI22D0BWP40                    | 0.046 | 0.000 |   0.245 |   -0.044 | 
     | test_pe/U196                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.029 |   0.274 |   -0.015 | 
     | test_pe/test_opt_reg_file/U12                      |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.274 |   -0.015 | 
     | test_pe/test_opt_reg_file/U12                      | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.042 |   0.316 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.316 |    0.027 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.162 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.163 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.222 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.310 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_7_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.028
  Arrival Time                  0.320
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.426 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.425 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.390 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.380 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.380 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.334 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_7_          |              | DFCNQD1BWP40                    | 0.023 | 0.000 |  -0.042 |   -0.334 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_7_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.102 |   0.060 |   -0.232 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40                     | 0.030 | 0.000 |   0.060 |   -0.232 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40                     | 0.077 | 0.083 |   0.144 |   -0.149 | 
     | test_pe/test_pe_comp/FE_DBTC35_op_a_7              |              | CKND1BWP40                      | 0.078 | 0.002 |   0.146 |   -0.147 | 
     | test_pe/test_pe_comp/FE_DBTC35_op_a_7              | I v -> ZN ^  | CKND1BWP40                      | 0.060 | 0.052 |   0.198 |   -0.095 | 
     | test_pe/test_pe_comp/U184                          |              | OAI22D1BWP40                    | 0.060 | 0.000 |   0.198 |   -0.095 | 
     | test_pe/test_pe_comp/U184                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.038 | 0.035 |   0.233 |   -0.060 | 
     | test_pe/FE_OFC80_comp_res_7                        |              | INVD1BWP40                      | 0.038 | 0.000 |   0.233 |   -0.060 | 
     | test_pe/FE_OFC80_comp_res_7                        | I v -> ZN ^  | INVD1BWP40                      | 0.034 | 0.027 |   0.260 |   -0.033 | 
     | test_pe/U127                                       |              | OAI22D0BWP40                    | 0.034 | 0.000 |   0.260 |   -0.033 | 
     | test_pe/U127                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.023 |   0.282 |   -0.010 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.282 |   -0.010 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.320 |    0.028 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.320 |    0.028 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.166 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.166 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.225 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.235 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.235 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.313 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.314 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.356
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.428 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.391 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.381 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.381 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.331 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.330 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.104 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.104 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.078 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.078 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.057 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.057 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.024 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.009 |   0.327 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.024 |  0.038 |   0.366 |    0.071 | 
     | sb_wide/out_1_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.027 | -0.009 |   0.356 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.168 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.168 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.229 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |    0.232 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.321 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.098 | 0.001 |   0.027 |    0.322 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.063
  Arrival Time                  0.358
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.428 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.428 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.392 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.382 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.382 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.331 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.331 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.238 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.105 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.105 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.079 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.079 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.057 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.057 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.024 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.009 |   0.327 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.023 |  0.040 |   0.367 |    0.072 | 
     | sb_wide/out_2_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.358 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.168 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.169 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.230 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.001 |  -0.064 |    0.231 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.090 |   0.027 |    0.322 | 
     | sb_wide/out_2_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.027 |    0.322 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.058
  Arrival Time                  0.353
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.429 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.428 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.393 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.383 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.383 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.332 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.332 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.239 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.239 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.106 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.106 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.079 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.079 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.058 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.058 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.023 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.320 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.002 |   0.320 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.034 |  0.042 |   0.362 |    0.067 | 
     | sb_wide/out_0_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.038 | -0.009 |   0.353 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.169 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.170 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.231 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |    0.239 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.325 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.030 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.357
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.429 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.429 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.393 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.383 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.383 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.332 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.332 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.096 |   0.060 |   -0.236 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.038 |  0.000 |   0.060 |   -0.236 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.156 |  0.118 |   0.178 |   -0.117 | 
     | test_pe/U94                                        |                  | MAOI22D1BWP40                   | 0.156 |  0.000 |   0.179 |   -0.117 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.041 |  0.067 |   0.245 |   -0.050 | 
     | test_pe/FE_OFC9_pe_out_res_14                      |                  | BUFFD8BWP40                     | 0.041 |  0.000 |   0.245 |   -0.050 | 
     | test_pe/FE_OFC9_pe_out_res_14                      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.133 |  0.056 |   0.302 |    0.006 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.303 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.001 |   0.303 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.055 |  0.063 |   0.366 |    0.070 | 
     | sb_wide/out_3_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.061 | -0.008 |   0.357 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.169 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.170 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.231 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |    0.242 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.331 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.036 |    0.332 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.359
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.431 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.431 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.395 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.385 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.385 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.334 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.334 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.048 |  0.100 |   0.064 |   -0.234 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.048 |  0.000 |   0.064 |   -0.234 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.108 |  0.086 |   0.150 |   -0.148 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.108 |  0.002 |   0.152 |   -0.146 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.034 |  0.054 |   0.206 |   -0.092 | 
     | test_pe/FE_OFC53_pe_out_res_1                      |                  | CKBD3BWP40                      | 0.034 |  0.000 |   0.206 |   -0.092 | 
     | test_pe/FE_OFC53_pe_out_res_1                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.192 |  0.119 |   0.325 |    0.027 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.317 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.164 | -0.008 |   0.317 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.050 |   0.368 |    0.070 | 
     | sb_wide/out_1_0_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.031 | -0.009 |   0.359 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.171 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.172 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.233 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |    0.236 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.325 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.027 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.060
  Arrival Time                  0.358
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.431 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.431 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.395 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.385 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.385 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.334 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.334 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.040 |  0.096 |   0.060 |   -0.238 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.040 |  0.000 |   0.060 |   -0.238 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.125 |  0.095 |   0.155 |   -0.143 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.125 |  0.000 |   0.156 |   -0.142 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.041 |  0.060 |   0.215 |   -0.082 | 
     | test_pe/FE_OFC55_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.041 |  0.000 |   0.215 |   -0.082 | 
     | test_pe/FE_OFC55_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.184 |  0.117 |   0.333 |    0.035 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.030 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.159 | -0.005 |   0.327 |    0.030 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.040 |   0.367 |    0.069 | 
     | sb_wide/out_0_2_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.030 | -0.009 |   0.358 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.171 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.172 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.233 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |    0.241 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.327 | 
     | sb_wide/out_0_2_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.080 | 0.000 |   0.030 |    0.328 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.063
  Arrival Time                  0.363
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.434 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.433 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.398 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.388 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.388 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.337 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.337 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.244 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.111 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.111 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.085 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.085 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.063 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.063 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.018 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.317 |    0.017 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 | -0.001 |   0.317 |    0.017 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.054 |  0.054 |   0.372 |    0.071 | 
     | sb_wide/out_3_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.060 | -0.008 |   0.363 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.174 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.175 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.236 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.009 |  -0.056 |    0.244 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.092 |   0.035 |    0.336 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.036 |    0.336 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.033
  Arrival Time                  0.333
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.434 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.434 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.398 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.388 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.388 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.337 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.337 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.096 |   0.060 |   -0.241 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.038 |  0.000 |   0.060 |   -0.241 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.156 |  0.118 |   0.178 |   -0.122 | 
     | test_pe/U94                                        |                  | MAOI22D1BWP40                   | 0.156 |  0.000 |   0.179 |   -0.122 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.041 |  0.067 |   0.245 |   -0.055 | 
     | test_pe/FE_OFC9_pe_out_res_14                      |                  | BUFFD8BWP40                     | 0.041 |  0.000 |   0.245 |   -0.055 | 
     | test_pe/FE_OFC9_pe_out_res_14                      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.133 |  0.056 |   0.302 |    0.001 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.303 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.001 |   0.303 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.025 |  0.039 |   0.342 |    0.042 | 
     | sb_wide/out_1_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.028 | -0.009 |   0.333 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.174 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.175 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.233 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.058 |    0.243 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.026 |    0.327 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.026 |    0.327 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.052
  Arrival Time                  0.354
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.435 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.434 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.399 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.389 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.389 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.338 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.338 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.245 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.245 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.112 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.112 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.086 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.086 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.064 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.064 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.017 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.325 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.006 |   0.325 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.038 |   0.363 |    0.061 | 
     | sb_wide/out_2_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.032 | -0.009 |   0.354 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.175 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.176 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.237 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.061 | 0.005 |  -0.060 |    0.241 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.083 |   0.023 |    0.325 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.076 | 0.000 |   0.023 |    0.325 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.358
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.435 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.435 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.399 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.389 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.389 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.338 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.338 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.048 |  0.100 |   0.064 |   -0.238 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.048 |  0.000 |   0.064 |   -0.238 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.108 |  0.086 |   0.150 |   -0.152 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.108 |  0.002 |   0.152 |   -0.150 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.034 |  0.054 |   0.206 |   -0.096 | 
     | test_pe/FE_OFC53_pe_out_res_1                      |                  | CKBD3BWP40                      | 0.034 |  0.000 |   0.206 |   -0.096 | 
     | test_pe/FE_OFC53_pe_out_res_1                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.192 |  0.119 |   0.325 |    0.023 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.165 | -0.004 |   0.321 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.039 |  0.046 |   0.367 |    0.065 | 
     | sb_wide/out_0_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.044 | -0.009 |   0.358 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.175 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.176 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.237 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |    0.245 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.331 | 
     | sb_wide/out_0_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.080 | 0.001 |   0.030 |    0.332 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.330
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.436 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.436 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.400 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.390 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.390 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.345 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.042 |   -0.344 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.099 |   0.057 |   -0.246 | 
     | test_pe/test_opt_reg_a/U23                         |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.057 |   -0.245 | 
     | test_pe/test_opt_reg_a/U23                         | B2 v -> Z v  | AO22D1BWP40                     | 0.092 | 0.087 |   0.145 |   -0.158 | 
     | test_pe/test_pe_comp/U102                          |              | CKND1BWP40                      | 0.093 | 0.002 |   0.147 |   -0.156 | 
     | test_pe/test_pe_comp/U102                          | I v -> ZN ^  | CKND1BWP40                      | 0.042 | 0.036 |   0.183 |   -0.120 | 
     | test_pe/test_pe_comp/FE_RC_54_0                    |              | OR2D0BWP40                      | 0.042 | 0.000 |   0.183 |   -0.120 | 
     | test_pe/test_pe_comp/FE_RC_54_0                    | A2 ^ -> Z ^  | OR2D0BWP40                      | 0.019 | 0.033 |   0.216 |   -0.087 | 
     | test_pe/test_pe_comp/FE_RC_52_0                    |              | OA21D1BWP40                     | 0.019 | 0.000 |   0.216 |   -0.087 | 
     | test_pe/test_pe_comp/FE_RC_52_0                    | B ^ -> Z ^   | OA21D1BWP40                     | 0.044 | 0.049 |   0.265 |   -0.038 | 
     | test_pe/U198                                       |              | OAI22D0BWP40                    | 0.044 | 0.000 |   0.265 |   -0.038 | 
     | test_pe/U198                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.025 |   0.290 |   -0.013 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.290 |   -0.013 | 
     | test_pe/test_opt_reg_file/U13                      | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.041 |   0.330 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.330 |    0.027 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.176 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.177 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.236 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.245 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.245 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.323 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.324 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.056
  Arrival Time                  0.358
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.436 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.436 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.400 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.390 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.390 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.339 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.339 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.247 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.247 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.113 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.113 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.087 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.087 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.066 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.066 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.016 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.007 |   0.326 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.025 |  0.042 |   0.368 |    0.065 | 
     | sb_wide/out_3_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.028 | -0.009 |   0.358 |    0.056 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.176 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.177 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.238 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.007 |  -0.058 |    0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.084 |   0.025 |    0.328 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.076 | 0.000 |   0.026 |    0.329 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.366
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.438 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.437 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.401 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.391 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.391 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.341 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.340 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.040 |  0.096 |   0.060 |   -0.244 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.040 |  0.000 |   0.060 |   -0.244 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.125 |  0.095 |   0.155 |   -0.149 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.125 |  0.000 |   0.156 |   -0.149 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.041 |  0.060 |   0.215 |   -0.089 | 
     | test_pe/FE_OFC55_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.041 |  0.000 |   0.215 |   -0.089 | 
     | test_pe/FE_OFC55_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.184 |  0.117 |   0.333 |    0.029 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.328 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.159 | -0.005 |   0.328 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.047 |   0.375 |    0.071 | 
     | sb_wide/out_1_0_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.030 | -0.009 |   0.366 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.178 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.178 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.239 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |    0.242 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.331 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.098 | 0.001 |   0.027 |    0.332 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.054
  Arrival Time                  0.358
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.438 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.438 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.402 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.392 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.392 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.341 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.341 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.248 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.115 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.115 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.089 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.089 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.067 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.067 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.014 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.007 |   0.326 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.042 |   0.368 |    0.063 | 
     | sb_wide/out_0_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.009 |   0.358 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.178 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.179 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.240 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.007 |  -0.058 |    0.246 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.025 |    0.330 | 
     | sb_wide/out_0_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.025 |    0.330 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.367
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.439 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.438 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.402 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.392 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.392 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.342 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.341 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.048 |  0.100 |   0.064 |   -0.241 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.048 |  0.000 |   0.064 |   -0.241 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.108 |  0.086 |   0.150 |   -0.155 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.108 |  0.002 |   0.152 |   -0.153 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.034 |  0.054 |   0.206 |   -0.099 | 
     | test_pe/FE_OFC53_pe_out_res_1                      |                  | CKBD3BWP40                      | 0.034 |  0.000 |   0.206 |   -0.099 | 
     | test_pe/FE_OFC53_pe_out_res_1                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.192 |  0.119 |   0.325 |    0.020 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.324 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.165 | -0.001 |   0.324 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.051 |  0.052 |   0.376 |    0.071 | 
     | sb_wide/out_3_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.057 | -0.009 |   0.367 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.179 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.179 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.240 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |    0.251 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.340 | 
     | sb_wide/out_3_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.097 | 0.001 |   0.035 |    0.341 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.028
  Arrival Time                  0.334
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.439 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.438 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.403 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.393 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.393 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.342 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.341 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.096 |   0.060 |   -0.245 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.038 |  0.000 |   0.060 |   -0.245 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.156 |  0.118 |   0.178 |   -0.127 | 
     | test_pe/U94                                        |                  | MAOI22D1BWP40                   | 0.156 |  0.000 |   0.179 |   -0.126 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.041 |  0.067 |   0.245 |   -0.060 | 
     | test_pe/FE_OFC9_pe_out_res_14                      |                  | BUFFD8BWP40                     | 0.041 |  0.000 |   0.245 |   -0.060 | 
     | test_pe/FE_OFC9_pe_out_res_14                      | I ^ -> Z ^       | BUFFD8BWP40                     | 0.133 |  0.056 |   0.302 |   -0.004 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.297 |   -0.008 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.102 | -0.005 |   0.297 |   -0.008 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.034 |  0.046 |   0.343 |    0.038 | 
     | sb_wide/out_2_2_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.038 | -0.010 |   0.334 |    0.028 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.179 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.179 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.238 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.065 | 0.003 |  -0.064 |    0.241 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.023 |    0.328 | 
     | sb_wide/out_2_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.023 |    0.328 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.050
  Arrival Time                  0.358
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.442 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.441 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.405 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.395 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.395 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.345 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.344 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.252 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.252 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.119 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.118 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.092 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.092 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.071 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.071 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.010 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.002 |   0.321 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.040 |  0.046 |   0.367 |    0.059 | 
     | sb_wide/out_3_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.045 | -0.009 |   0.358 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.182 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.182 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.243 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.011 |  -0.054 |    0.254 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.026 |    0.334 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.069 | 0.001 |   0.027 |    0.335 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.063
  Arrival Time                  0.373
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.443 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.442 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.407 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.397 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.397 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.346 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.345 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.048 |  0.100 |   0.064 |   -0.245 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.048 |  0.000 |   0.064 |   -0.245 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.108 |  0.086 |   0.150 |   -0.159 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.108 |  0.002 |   0.152 |   -0.158 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.034 |  0.054 |   0.206 |   -0.103 | 
     | test_pe/FE_OFC53_pe_out_res_1                      |                  | CKBD3BWP40                      | 0.034 |  0.000 |   0.206 |   -0.103 | 
     | test_pe/FE_OFC53_pe_out_res_1                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.192 |  0.119 |   0.325 |    0.016 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.165 | -0.004 |   0.321 |    0.012 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.053 |  0.060 |   0.381 |    0.072 | 
     | sb_wide/out_3_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.059 | -0.008 |   0.373 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.183 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.184 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.245 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.009 |  -0.056 |    0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.092 |   0.035 |    0.345 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.036 |    0.345 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.026
  Arrival Time                  0.337
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.443 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.407 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.398 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.398 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.352 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.352 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.101 |   0.060 |   -0.251 | 
     | test_pe/test_opt_reg_a/FE_RC_92_0                  |              | IOA21D2BWP40                    | 0.028 | 0.000 |   0.060 |   -0.250 | 
     | test_pe/test_opt_reg_a/FE_RC_92_0                  | A2 v -> ZN v | IOA21D2BWP40                    | 0.060 | 0.065 |   0.125 |   -0.185 | 
     | test_pe/test_pe_comp/FE_OFC65_op_a_2               |              | INVD4BWP40                      | 0.060 | 0.002 |   0.127 |   -0.183 | 
     | test_pe/test_pe_comp/FE_OFC65_op_a_2               | I v -> ZN ^  | INVD4BWP40                      | 0.088 | 0.064 |   0.191 |   -0.119 | 
     | test_pe/test_pe_comp/U224                          |              | OAI22D0BWP40                    | 0.088 | 0.001 |   0.192 |   -0.118 | 
     | test_pe/test_pe_comp/U224                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.055 | 0.051 |   0.243 |   -0.067 | 
     | test_pe/U36                                        |              | CKND1BWP40                      | 0.055 | 0.000 |   0.243 |   -0.067 | 
     | test_pe/U36                                        | I v -> ZN ^  | CKND1BWP40                      | 0.039 | 0.033 |   0.276 |   -0.035 | 
     | test_pe/U129                                       |              | OAI22D0BWP40                    | 0.039 | 0.000 |   0.276 |   -0.035 | 
     | test_pe/U129                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.021 |   0.297 |   -0.013 | 
     | test_pe/test_opt_reg_file/U10                      |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.297 |   -0.013 | 
     | test_pe/test_opt_reg_file/U10                      | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.040 |   0.337 |    0.026 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.337 |    0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.183 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.184 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.243 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.253 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.253 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.331 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.059 | 0.000 |   0.021 |    0.331 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.047
  Arrival Time                  0.359
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.445 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.408 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.398 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.398 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.348 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.348 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.122 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.122 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.095 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.095 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.074 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.074 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.007 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.008 |   0.327 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.042 |   0.368 |    0.057 | 
     | sb_wide/out_3_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.009 |   0.359 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.185 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.185 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.247 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.001 |  -0.064 |    0.248 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.019 |    0.330 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.019 |    0.330 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.374
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.445 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.409 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.399 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.399 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.349 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.348 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.256 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.256 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.123 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.122 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.096 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.096 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.075 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.075 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.006 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.317 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 | -0.001 |   0.317 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.056 |  0.065 |   0.382 |    0.070 | 
     | sb_wide/out_3_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.061 | -0.008 |   0.374 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.186 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.186 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.247 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |    0.258 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.347 | 
     | sb_wide/out_3_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.097 | 0.001 |   0.036 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.063
  Arrival Time                  0.376
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.400 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.400 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.349 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.349 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.040 |  0.096 |   0.060 |   -0.253 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.040 |  0.000 |   0.060 |   -0.253 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.125 |  0.095 |   0.155 |   -0.158 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.125 |  0.000 |   0.156 |   -0.157 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.041 |  0.060 |   0.215 |   -0.097 | 
     | test_pe/FE_OFC55_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.041 |  0.000 |   0.215 |   -0.097 | 
     | test_pe/FE_OFC55_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.184 |  0.117 |   0.333 |    0.020 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.159 | -0.005 |   0.327 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.056 |  0.057 |   0.384 |    0.071 | 
     | sb_wide/out_3_2_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.062 | -0.008 |   0.376 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.186 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.187 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.248 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.009 |  -0.056 |    0.257 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.092 |   0.035 |    0.348 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.036 |    0.349 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.061
  Arrival Time                  0.374
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.447 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.400 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.400 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.350 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.349 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.257 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.257 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.123 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.123 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.097 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.097 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.076 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.076 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.006 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.116 |  0.008 |   0.327 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.041 |  0.056 |   0.383 |    0.070 | 
     | sb_wide/out_0_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.046 | -0.009 |   0.374 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.186 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.187 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.248 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |    0.257 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.087 | 0.089 |   0.033 |    0.346 | 
     | sb_wide/out_0_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.087 | 0.001 |   0.033 |    0.347 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.063
  Arrival Time                  0.376
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.447 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.447 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.411 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.401 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.401 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.350 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.350 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.041 |  0.099 |   0.063 |   -0.251 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D1BWP40                     | 0.041 |  0.000 |   0.063 |   -0.251 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.024 |  0.050 |   0.113 |   -0.201 | 
     | test_pe/FE_OFC9_op_b_2                             |                  | CKBD5BWP40                      | 0.024 |  0.000 |   0.113 |   -0.201 | 
     | test_pe/FE_OFC9_op_b_2                             | I ^ -> Z ^       | CKBD5BWP40                      | 0.107 |  0.053 |   0.166 |   -0.148 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.109 |  0.003 |   0.168 |   -0.145 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.037 |  0.056 |   0.225 |   -0.089 | 
     | test_pe/FE_OFC51_pe_out_res_2                      |                  | CKBD3BWP40                      | 0.037 |  0.000 |   0.225 |   -0.089 | 
     | test_pe/FE_OFC51_pe_out_res_2                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.198 |  0.125 |   0.350 |    0.036 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.342 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.170 | -0.008 |   0.342 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.023 |  0.043 |   0.385 |    0.071 | 
     | sb_wide/out_1_0_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.025 | -0.009 |   0.376 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.187 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.188 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.249 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.061 | 0.003 |  -0.062 |    0.252 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.089 |   0.027 |    0.341 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.098 | 0.000 |   0.027 |    0.341 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.032
  Arrival Time                  0.348
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.413 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.403 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.403 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.353 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.352 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.260 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.260 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.126 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.126 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.100 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.100 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.079 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.079 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.003 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.315 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 | -0.004 |   0.315 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.042 |   0.357 |    0.041 | 
     | sb_wide/out_1_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.009 |   0.348 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.189 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.190 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.249 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.009 |  -0.058 |    0.258 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.026 |    0.342 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.026 |    0.343 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.031
  Arrival Time                  0.347
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.404 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.353 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.260 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.260 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.127 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.127 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.100 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.100 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.079 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.079 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.002 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.315 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 | -0.003 |   0.315 |   -0.001 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.033 |  0.041 |   0.356 |    0.040 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.037 | -0.009 |   0.347 |    0.031 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.190 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.190 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.249 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |    0.256 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.342 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.078 | 0.000 |   0.026 |    0.342 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.037
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.360
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.404 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.127 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.127 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.101 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.101 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.002 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.319 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.000 |   0.319 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.042 |  0.050 |   0.369 |    0.052 | 
     | sb_wide/out_0_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.047 | -0.009 |   0.360 |    0.043 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.190 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.191 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.250 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.014 |  -0.053 |    0.264 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.089 |   0.036 |    0.354 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.001 |   0.037 |    0.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.037
  Arrival Time                  0.354
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.404 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.127 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.127 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.101 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.101 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.002 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.004 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.002 |   0.321 |    0.004 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.043 |   0.364 |    0.047 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.030 | -0.009 |   0.354 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.190 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.191 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.250 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.013 |  -0.054 |    0.263 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.085 |   0.031 |    0.348 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.076 | 0.001 |   0.031 |    0.348 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.033
  Arrival Time                  0.351
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.414 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.404 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.404 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.127 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.127 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.101 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.101 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.080 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |    0.001 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.321 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.115 |  0.002 |   0.321 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.039 |   0.359 |    0.042 | 
     | sb_wide/out_0_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.009 |   0.351 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.190 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.191 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.250 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.014 |  -0.053 |    0.264 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.083 |   0.030 |    0.347 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.071 | 0.000 |   0.030 |    0.347 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.062
  Arrival Time                  0.379
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.451 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.415 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.405 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.405 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.353 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.040 |  0.096 |   0.060 |   -0.257 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D2BWP40                     | 0.040 |  0.000 |   0.060 |   -0.257 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.125 |  0.095 |   0.155 |   -0.162 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.125 |  0.000 |   0.156 |   -0.162 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.041 |  0.060 |   0.215 |   -0.102 | 
     | test_pe/FE_OFC55_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.041 |  0.000 |   0.215 |   -0.102 | 
     | test_pe/FE_OFC55_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.184 |  0.117 |   0.333 |    0.015 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.329 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.159 | -0.004 |   0.329 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.050 |  0.060 |   0.388 |    0.071 | 
     | sb_wide/out_3_3_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.056 | -0.009 |   0.379 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.191 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.192 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.253 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.011 |  -0.054 |    0.264 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.089 |   0.035 |    0.352 | 
     | sb_wide/out_3_3_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.097 | 0.000 |   0.035 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_8_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.028
  Arrival Time                  0.348
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.418 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.408 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.408 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.363 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_8_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.041 |   -0.362 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_8_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.099 |   0.058 |   -0.263 | 
     | test_pe/test_opt_reg_a/U21                         |              | AO22D2BWP40                     | 0.028 | 0.000 |   0.058 |   -0.263 | 
     | test_pe/test_opt_reg_a/U21                         | B2 v -> Z v  | AO22D2BWP40                     | 0.058 | 0.075 |   0.133 |   -0.188 | 
     | test_pe/test_pe_comp/FE_OFC8_op_a_8                |              | INVD2BWP40                      | 0.059 | 0.005 |   0.138 |   -0.183 | 
     | test_pe/test_pe_comp/FE_OFC8_op_a_8                | I v -> ZN ^  | INVD2BWP40                      | 0.094 | 0.071 |   0.209 |   -0.111 | 
     | test_pe/test_pe_comp/U173                          |              | OAI22D0BWP40                    | 0.094 | 0.000 |   0.209 |   -0.111 | 
     | test_pe/test_pe_comp/U173                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.046 | 0.046 |   0.255 |   -0.065 | 
     | test_pe/FE_OFC69_comp_res_8                        |              | INVD1BWP40                      | 0.046 | 0.000 |   0.255 |   -0.065 | 
     | test_pe/FE_OFC69_comp_res_8                        | I v -> ZN ^  | INVD1BWP40                      | 0.038 | 0.034 |   0.289 |   -0.032 | 
     | test_pe/U186                                       |              | OAI22D0BWP40                    | 0.038 | 0.000 |   0.289 |   -0.032 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.021 |   0.310 |   -0.011 | 
     | test_pe/test_opt_reg_file/U11                      |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.310 |   -0.011 | 
     | test_pe/test_opt_reg_file/U11                      | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.038 |   0.348 |    0.028 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.348 |    0.028 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.194 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.195 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.253 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.263 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.263 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.341 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.342 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.349
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.455 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.455 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.419 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.405 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.405 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.358 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.358 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.093 |   0.057 |   -0.264 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.025 | 0.000 |   0.057 |   -0.264 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.025 | 0.023 |   0.080 |   -0.242 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                 |              | OR2D1BWP40                      | 0.025 | 0.000 |   0.080 |   -0.242 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                 | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.124 |   -0.197 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                 |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.124 |   -0.197 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                 | A2 v -> ZN ^ | ND2D2BWP40                      | 0.070 | 0.045 |   0.170 |   -0.152 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.071 | 0.002 |   0.172 |   -0.150 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.123 | 0.102 |   0.274 |   -0.047 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.123 | 0.001 |   0.275 |   -0.047 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.019 | 0.035 |   0.310 |   -0.012 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.019 | 0.000 |   0.310 |   -0.012 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.039 |   0.349 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.349 |    0.027 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.195 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.196 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.255 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.264 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.264 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.342 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.059 | 0.000 |   0.021 |    0.343 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.026
  Arrival Time                  0.349
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.420 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.410 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD12BWP40                   | 0.049 | 0.009 |  -0.088 |   -0.410 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.023 | 0.046 |  -0.042 |   -0.365 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.023 | 0.001 |  -0.042 |   -0.364 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.043 | 0.111 |   0.069 |   -0.253 | 
     | test_pe/test_opt_reg_a/U29                         |              | AO22D2BWP40                     | 0.043 | 0.000 |   0.070 |   -0.253 | 
     | test_pe/test_opt_reg_a/U29                         | B2 v -> Z v  | AO22D2BWP40                     | 0.041 | 0.071 |   0.141 |   -0.181 | 
     | test_pe/test_pe_comp/FE_OFC2_op_a_0                |              | INVD1BWP40                      | 0.041 | 0.002 |   0.143 |   -0.180 | 
     | test_pe/test_pe_comp/FE_OFC2_op_a_0                | I v -> ZN ^  | INVD1BWP40                      | 0.083 | 0.059 |   0.202 |   -0.120 | 
     | test_pe/test_pe_comp/U240                          |              | OAI22D0BWP40                    | 0.083 | 0.000 |   0.202 |   -0.120 | 
     | test_pe/test_pe_comp/U240                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.062 | 0.056 |   0.258 |   -0.065 | 
     | test_pe/U35                                        |              | CKND1BWP40                      | 0.062 | 0.000 |   0.258 |   -0.065 | 
     | test_pe/U35                                        | I v -> ZN ^  | CKND1BWP40                      | 0.031 | 0.027 |   0.285 |   -0.037 | 
     | test_pe/U123                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.285 |   -0.037 | 
     | test_pe/U123                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.022 |   0.307 |   -0.015 | 
     | test_pe/test_opt_reg_file/U7                       |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.307 |   -0.015 | 
     | test_pe/test_opt_reg_file/U7                       | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.042 |   0.349 |    0.026 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.349 |    0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.196 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.196 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.255 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.265 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.265 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.343 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.344 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.028
  Arrival Time                  0.351
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.456 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.455 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.420 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.406 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.406 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.358 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.358 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.093 |   0.057 |   -0.265 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.025 | 0.000 |   0.057 |   -0.265 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.025 | 0.023 |   0.080 |   -0.243 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                 |              | OR2D1BWP40                      | 0.025 | 0.000 |   0.080 |   -0.242 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                 | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.124 |   -0.198 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                 |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.124 |   -0.198 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                 | A2 v -> ZN ^ | ND2D2BWP40                      | 0.070 | 0.045 |   0.170 |   -0.153 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.071 | 0.002 |   0.172 |   -0.150 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.123 | 0.102 |   0.274 |   -0.048 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.123 | 0.001 |   0.276 |   -0.047 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.037 |   0.313 |   -0.010 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.313 |   -0.010 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.351 |    0.028 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.351 |    0.028 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.196 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.197 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.255 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.265 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.265 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.343 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.344 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.350
  Slack Time                    0.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.420 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.410 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.410 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.360 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.359 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.093 |   0.056 |   -0.267 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.056 |   -0.267 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.191 |  0.133 |   0.190 |   -0.134 | 
     | test_pe/U226                                       |                  | ND2D1BWP40                      | 0.191 |  0.000 |   0.190 |   -0.133 | 
     | test_pe/U226                                       | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.020 |  0.026 |   0.216 |   -0.107 | 
     | test_pe/U225                                       |                  | OAI21D1BWP40                    | 0.020 |  0.000 |   0.216 |   -0.107 | 
     | test_pe/U225                                       | B v -> ZN ^      | OAI21D1BWP40                    | 0.024 |  0.021 |   0.237 |   -0.086 | 
     | test_pe/FE_OFC39_pe_out_res_15                     |                  | CKBD6BWP40                      | 0.024 |  0.000 |   0.237 |   -0.086 | 
     | test_pe/FE_OFC39_pe_out_res_15                     | I ^ -> Z ^       | CKBD6BWP40                      | 0.133 |  0.081 |   0.319 |   -0.005 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.313 |   -0.010 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.114 | -0.006 |   0.313 |   -0.010 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.038 |  0.047 |   0.359 |    0.036 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.043 | -0.009 |   0.350 |    0.027 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.197 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.197 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.256 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.065 | 0.003 |  -0.064 |    0.259 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.087 |   0.023 |    0.346 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.080 | 0.001 |   0.023 |    0.346 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.350
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.457 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.456 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.421 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.407 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.407 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.359 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.359 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.093 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.025 | 0.023 |   0.080 |   -0.244 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                |              | OR2D1BWP40                      | 0.025 | 0.000 |   0.080 |   -0.243 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.124 |   -0.199 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.124 |   -0.199 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.070 | 0.045 |   0.170 |   -0.154 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.071 | 0.002 |   0.172 |   -0.151 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.123 | 0.102 |   0.274 |   -0.049 | 
     | test_pe/U119                                    |              | OAI22D0BWP40                    | 0.123 | 0.001 |   0.276 |   -0.048 | 
     | test_pe/U119                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.019 | 0.034 |   0.309 |   -0.014 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40                     | 0.019 | 0.000 |   0.309 |   -0.014 | 
     | test_pe/test_opt_reg_file/U5                    | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.041 |   0.350 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.350 |    0.027 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.197 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.197 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.256 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.266 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.266 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.344 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.345 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.027
  Arrival Time                  0.350
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.032 |       |  -0.134 |   -0.457 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.032 | 0.001 |  -0.133 |   -0.457 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.036 |  -0.097 |   -0.421 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.407 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.050 | 0.013 |  -0.084 |   -0.407 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.054 | 0.048 |  -0.036 |   -0.360 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.054 | 0.000 |  -0.036 |   -0.360 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.093 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.025 | 0.023 |   0.080 |   -0.244 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                |              | OR2D1BWP40                      | 0.025 | 0.000 |   0.080 |   -0.244 | 
     | test_pe/test_opt_reg_d/FE_RC_5_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.124 |   -0.199 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.124 |   -0.199 | 
     | test_pe/test_opt_reg_d/FE_RC_4_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.070 | 0.045 |   0.170 |   -0.154 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.071 | 0.002 |   0.172 |   -0.152 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.123 | 0.102 |   0.274 |   -0.049 | 
     | test_pe/U206                                    |              | OAI22D0BWP40                    | 0.123 | 0.001 |   0.276 |   -0.048 | 
     | test_pe/U206                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.035 |   0.310 |   -0.013 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.310 |   -0.013 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.040 |   0.350 |    0.027 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.350 |    0.027 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.047 |       |  -0.127 |    0.197 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.047 | 0.001 |  -0.126 |    0.198 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.063 | 0.059 |  -0.067 |    0.257 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.058 |    0.266 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.067 | 0.010 |  -0.058 |    0.266 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.059 | 0.078 |   0.021 |    0.344 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.059 | 0.001 |   0.021 |    0.345 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.030
  Arrival Time                  0.355
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.422 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.412 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.361 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.036 |   -0.361 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.048 |  0.100 |   0.064 |   -0.261 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.048 |  0.000 |   0.064 |   -0.261 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.108 |  0.086 |   0.150 |   -0.175 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.108 |  0.002 |   0.152 |   -0.173 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.034 |  0.054 |   0.206 |   -0.119 | 
     | test_pe/FE_OFC53_pe_out_res_1                      |                  | CKBD3BWP40                      | 0.034 |  0.000 |   0.206 |   -0.119 | 
     | test_pe/FE_OFC53_pe_out_res_1                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.192 |  0.119 |   0.325 |    0.000 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.317 |   -0.008 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.164 | -0.009 |   0.317 |   -0.008 | 
     | sb_wide/sb_unq1_side_sel_1_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.036 |  0.047 |   0.364 |    0.039 | 
     | sb_wide/out_1_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.040 | -0.009 |   0.355 |    0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.198 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.047 | 0.001 |  -0.126 |    0.199 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.063 | 0.059 |  -0.067 |    0.258 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.060 |    0.265 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.086 |   0.026 |    0.350 | 
     | sb_wide/out_1_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.078 | 0.001 |   0.026 |    0.351 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.384
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.017
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.032 |        |  -0.134 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.032 |  0.001 |  -0.133 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.036 |  -0.097 |   -0.422 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.087 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.050 |  0.010 |  -0.087 |   -0.412 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.040 |  0.051 |  -0.037 |   -0.362 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.040 |  0.000 |  -0.036 |   -0.361 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.041 |  0.099 |   0.063 |   -0.262 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D1BWP40                     | 0.041 |  0.000 |   0.063 |   -0.262 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.024 |  0.050 |   0.113 |   -0.212 | 
     | test_pe/FE_OFC9_op_b_2                             |                  | CKBD5BWP40                      | 0.024 |  0.000 |   0.113 |   -0.212 | 
     | test_pe/FE_OFC9_op_b_2                             | I ^ -> Z ^       | CKBD5BWP40                      | 0.107 |  0.053 |   0.166 |   -0.159 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.109 |  0.003 |   0.168 |   -0.157 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.037 |  0.056 |   0.225 |   -0.100 | 
     | test_pe/FE_OFC51_pe_out_res_2                      |                  | CKBD3BWP40                      | 0.037 |  0.000 |   0.225 |   -0.100 | 
     | test_pe/FE_OFC51_pe_out_res_2                      | I ^ -> Z ^       | CKBD3BWP40                      | 0.198 |  0.125 |   0.350 |    0.025 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.342 |    0.017 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.170 | -0.008 |   0.342 |    0.017 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.032 |  0.050 |   0.393 |    0.068 | 
     | sb_wide/out_0_2_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.035 | -0.009 |   0.384 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.047 |       |  -0.127 |    0.198 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD18BWP40  | 0.047 | 0.001 |  -0.126 |    0.199 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD18BWP40  | 0.060 | 0.061 |  -0.065 |    0.260 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.008 |  -0.056 |    0.269 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.086 |   0.029 |    0.354 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.080 | 0.001 |   0.030 |    0.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 

