<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p362" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_362{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2_362{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_362{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_362{left:122px;bottom:1053px;letter-spacing:-0.11px;}
#t5_362{left:206px;bottom:1053px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t6_362{left:311px;bottom:1053px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7_362{left:311px;bottom:1036px;}
#t8_362{left:325px;bottom:1036px;letter-spacing:-0.12px;}
#t9_362{left:325px;bottom:1019px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_362{left:325px;bottom:1002px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tb_362{left:311px;bottom:985px;}
#tc_362{left:325px;bottom:985px;letter-spacing:-0.1px;}
#td_362{left:325px;bottom:968px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_362{left:311px;bottom:952px;}
#tf_362{left:325px;bottom:952px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tg_362{left:325px;bottom:935px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#th_362{left:508px;bottom:935px;letter-spacing:-0.27px;}
#ti_362{left:546px;bottom:932px;letter-spacing:0.14px;}
#tj_362{left:572px;bottom:935px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#tk_362{left:311px;bottom:915px;}
#tl_362{left:325px;bottom:915px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_362{left:325px;bottom:898px;letter-spacing:-0.23px;}
#tn_362{left:367px;bottom:898px;letter-spacing:-0.09px;}
#to_362{left:311px;bottom:881px;}
#tp_362{left:325px;bottom:881px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_362{left:325px;bottom:864px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tr_362{left:325px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ts_362{left:311px;bottom:831px;}
#tt_362{left:325px;bottom:831px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tu_362{left:568px;bottom:829px;word-spacing:2.75px;}
#tv_362{left:599px;bottom:831px;letter-spacing:-0.09px;word-spacing:-0.27px;}
#tw_362{left:325px;bottom:811px;letter-spacing:-0.1px;word-spacing:-0.28px;}
#tx_362{left:325px;bottom:795px;letter-spacing:-0.11px;}
#ty_362{left:311px;bottom:778px;}
#tz_362{left:325px;bottom:778px;letter-spacing:-0.11px;}
#t10_362{left:325px;bottom:761px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t11_362{left:122px;bottom:738px;letter-spacing:-0.11px;}
#t12_362{left:207px;bottom:738px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_362{left:311px;bottom:738px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t14_362{left:311px;bottom:721px;}
#t15_362{left:325px;bottom:721px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t16_362{left:578px;bottom:721px;letter-spacing:-0.15px;}
#t17_362{left:618px;bottom:718px;letter-spacing:0.11px;}
#t18_362{left:641px;bottom:721px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t19_362{left:325px;bottom:701px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1a_362{left:311px;bottom:684px;}
#t1b_362{left:325px;bottom:684px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_362{left:325px;bottom:668px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1d_362{left:391px;bottom:665px;letter-spacing:-0.03px;word-spacing:2.82px;}
#t1e_362{left:421px;bottom:668px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1f_362{left:615px;bottom:665px;word-spacing:2.76px;}
#t1g_362{left:311px;bottom:648px;}
#t1h_362{left:325px;bottom:648px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1i_362{left:311px;bottom:631px;}
#t1j_362{left:325px;bottom:631px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1k_362{left:311px;bottom:615px;}
#t1l_362{left:325px;bottom:615px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t1m_362{left:461px;bottom:615px;letter-spacing:-0.19px;}
#t1n_362{left:522px;bottom:615px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1o_362{left:325px;bottom:598px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1p_362{left:311px;bottom:581px;}
#t1q_362{left:325px;bottom:581px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_362{left:311px;bottom:564px;}
#t1s_362{left:325px;bottom:564px;letter-spacing:-0.11px;}
#t1t_362{left:325px;bottom:547px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1u_362{left:311px;bottom:531px;}
#t1v_362{left:325px;bottom:531px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t1w_362{left:325px;bottom:514px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1x_362{left:311px;bottom:497px;}
#t1y_362{left:325px;bottom:497px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1z_362{left:628px;bottom:495px;letter-spacing:0.02px;}
#t20_362{left:650px;bottom:497px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t21_362{left:325px;bottom:478px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_362{left:311px;bottom:461px;}
#t23_362{left:325px;bottom:461px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t24_362{left:325px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t25_362{left:311px;bottom:427px;}
#t26_362{left:325px;bottom:427px;letter-spacing:-0.1px;}
#t27_362{left:325px;bottom:410px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t28_362{left:394px;bottom:410px;letter-spacing:-0.27px;}
#t29_362{left:432px;bottom:410px;}
#t2a_362{left:439px;bottom:410px;letter-spacing:-0.15px;}
#t2b_362{left:478px;bottom:410px;}
#t2c_362{left:485px;bottom:410px;letter-spacing:-0.19px;}
#t2d_362{left:541px;bottom:410px;letter-spacing:-0.1px;word-spacing:0.07px;}
#t2e_362{left:572px;bottom:410px;letter-spacing:-0.14px;}
#t2f_362{left:622px;bottom:410px;letter-spacing:-0.1px;}
#t2g_362{left:311px;bottom:394px;}
#t2h_362{left:325px;bottom:394px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2i_362{left:588px;bottom:394px;letter-spacing:-0.25px;}
#t2j_362{left:629px;bottom:394px;letter-spacing:-0.09px;}
#t2k_362{left:653px;bottom:394px;letter-spacing:-0.13px;}
#t2l_362{left:696px;bottom:394px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t2m_362{left:325px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t2n_362{left:325px;bottom:360px;letter-spacing:-0.11px;}
#t2o_362{left:311px;bottom:343px;}
#t2p_362{left:325px;bottom:343px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2q_362{left:608px;bottom:343px;letter-spacing:-0.25px;}
#t2r_362{left:650px;bottom:343px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t2s_362{left:325px;bottom:326px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2t_362{left:311px;bottom:310px;}
#t2u_362{left:325px;bottom:310px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2v_362{left:325px;bottom:293px;letter-spacing:-0.1px;word-spacing:-0.17px;}
#t2w_362{left:311px;bottom:276px;}
#t2x_362{left:325px;bottom:276px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2y_362{left:325px;bottom:259px;letter-spacing:-0.13px;}
#t2z_362{left:376px;bottom:259px;letter-spacing:-0.19px;}
#t30_362{left:106px;bottom:1079px;letter-spacing:-0.14px;}
#t31_362{left:226px;bottom:1079px;letter-spacing:-0.16px;}
#t32_362{left:537px;bottom:1079px;letter-spacing:-0.14px;}

.s1_362{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_362{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_362{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_362{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_362{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s6_362{font-size:11px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_362{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts362" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg362Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg362" style="-webkit-user-select: none;"><object width="935" height="1210" data="362/362.svg" type="image/svg+xml" id="pdf362" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_362" class="t s1_362">Revision History </span>
<span id="t2_362" class="t s2_362">362 </span><span id="t3_362" class="t s2_362">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_362" class="t s3_362">2.00 </span><span id="t5_362" class="t s3_362">June 9, 2003 </span><span id="t6_362" class="t s3_362">Complete the update to include Release 2 changes. These include: </span>
<span id="t7_362" class="t s3_362">• </span><span id="t8_362" class="t s3_362">Make bits 12..11 of the PageMask register power up zero and be gated by 1K page enable. </span>
<span id="t9_362" class="t s3_362">This eliminates the problem of having these bits set to 0b11 on a Release 2 chip in which ker- </span>
<span id="ta_362" class="t s3_362">nel software has not enabled 1K page support. </span>
<span id="tb_362" class="t s3_362">• </span><span id="tc_362" class="t s3_362">Correct the address of the cache error vector when the BEV bit is 1. It should be </span>
<span id="td_362" class="t s3_362">0xBFC0.0300,. not 0xBFC0.0200. </span>
<span id="te_362" class="t s3_362">• </span><span id="tf_362" class="t s3_362">Correct the introduction to shadow registers to note that the SRSCtl register is not updated at </span>
<span id="tg_362" class="t s3_362">the end of an exception in which </span><span id="th_362" class="t s4_362">Status </span>
<span id="ti_362" class="t s5_362">BEV </span>
<span id="tj_362" class="t s3_362">= 1. </span>
<span id="tk_362" class="t s3_362">• </span><span id="tl_362" class="t s3_362">Clarify that a MIPS16e PC-relative load reference is a data reference for the purposes of the </span>
<span id="tm_362" class="t s4_362">Watch </span><span id="tn_362" class="t s3_362">registers. </span>
<span id="to_362" class="t s3_362">• </span><span id="tp_362" class="t s3_362">Add note about a hardware interrupt being deasserted between the time that the processor </span>
<span id="tq_362" class="t s3_362">detects the interrupt request and the time that the software interrupt handler runs. Software </span>
<span id="tr_362" class="t s3_362">must be prepared for this case and simply dismiss the interrupt via an ERET. </span>
<span id="ts_362" class="t s3_362">• </span><span id="tt_362" class="t s3_362">Add restriction that software must set EBase </span>
<span id="tu_362" class="t s6_362">15 12 </span>
<span id="tv_362" class="t s3_362">to zero in all bit positions less than or equal </span>
<span id="tw_362" class="t s3_362">to the most significant bit in the vector offset. This is only required in certain combinations of </span>
<span id="tx_362" class="t s3_362">vector number and vector spacing when using VI or EIC Interrupt modes. </span>
<span id="ty_362" class="t s3_362">• </span><span id="tz_362" class="t s3_362">Add suggested software TLB init routine which reduced the probability of triggering a </span>
<span id="t10_362" class="t s3_362">machine check. </span>
<span id="t11_362" class="t s3_362">2.50 </span><span id="t12_362" class="t s3_362">July 1, 2005 </span><span id="t13_362" class="t s3_362">Changes in this revision: </span>
<span id="t14_362" class="t s3_362">• </span><span id="t15_362" class="t s3_362">Correct the encoding table description for the </span><span id="t16_362" class="t s4_362">Cause </span>
<span id="t17_362" class="t s5_362">PCI </span>
<span id="t18_362" class="t s3_362">bit to indicate that the bit controls </span>
<span id="t19_362" class="t s3_362">the performance counter, not the timer interrupt. </span>
<span id="t1a_362" class="t s3_362">• </span><span id="t1b_362" class="t s3_362">Correct the figure Interrupt Generation for External Interrupt Controller Interrupt Mode to </span>
<span id="t1c_362" class="t s3_362">show Cause </span>
<span id="t1d_362" class="t s6_362">IP1 0 </span>
<span id="t1e_362" class="t s3_362">going to the EIC, rather than Status </span>
<span id="t1f_362" class="t s6_362">IP1 0 </span>
<span id="t1g_362" class="t s3_362">• </span><span id="t1h_362" class="t s3_362">Update all files to FrameMaker 7.1. </span>
<span id="t1i_362" class="t s3_362">• </span><span id="t1j_362" class="t s3_362">Update reset exception list to reflect missing Release 2 reset requirements. </span>
<span id="t1k_362" class="t s3_362">• </span><span id="t1l_362" class="t s3_362">Define bits 31..30 in the </span><span id="t1m_362" class="t s4_362">HWREna </span><span id="t1n_362" class="t s3_362">register as access enables for the implementation-depen- </span>
<span id="t1o_362" class="t s3_362">dent hardware registers 31 and 30. </span>
<span id="t1p_362" class="t s3_362">• </span><span id="t1q_362" class="t s3_362">Add definition for Coprocessor 0 Enable to Operating Modes chapter. </span>
<span id="t1r_362" class="t s3_362">• </span><span id="t1s_362" class="t s3_362">Add K23 and KU fields to main Config register definition as a pointer to the Fixed Mapping </span>
<span id="t1t_362" class="t s3_362">MMU appendix. </span>
<span id="t1u_362" class="t s3_362">• </span><span id="t1v_362" class="t s3_362">Add specific note about the need to implement all shadow sets between 0 and HSS - no holes </span>
<span id="t1w_362" class="t s3_362">are allowed. </span>
<span id="t1x_362" class="t s3_362">• </span><span id="t1y_362" class="t s3_362">Change the hazard from a software write to the SRSCtl </span>
<span id="t1z_362" class="t s6_362">PSS </span>
<span id="t20_362" class="t s3_362">field and a RDPGPR and WRP- </span>
<span id="t21_362" class="t s3_362">GPR and instruction hazard vs. an execution hazard. </span>
<span id="t22_362" class="t s3_362">• </span><span id="t23_362" class="t s3_362">Correct the pseudo-code in the cache error exception description to reflect the Release 2 </span>
<span id="t24_362" class="t s3_362">change that introduced EBase. </span>
<span id="t25_362" class="t s3_362">• </span><span id="t26_362" class="t s3_362">Document that EHB clears instruction state change hazards for writes to interrupt-related </span>
<span id="t27_362" class="t s3_362">fields in the </span><span id="t28_362" class="t s4_362">Status</span><span id="t29_362" class="t s3_362">, </span><span id="t2a_362" class="t s4_362">Cause</span><span id="t2b_362" class="t s3_362">, </span><span id="t2c_362" class="t s4_362">Compare</span><span id="t2d_362" class="t s3_362">, and </span><span id="t2e_362" class="t s4_362">PerfCnt </span><span id="t2f_362" class="t s3_362">registers. </span>
<span id="t2g_362" class="t s3_362">• </span><span id="t2h_362" class="t s3_362">Note that implementation-dependent bits in the </span><span id="t2i_362" class="t s7_362">Status </span><span id="t2j_362" class="t s3_362">and </span><span id="t2k_362" class="t s7_362">Config </span><span id="t2l_362" class="t s3_362">registers should be </span>
<span id="t2m_362" class="t s3_362">defined in such a way that standard boot software will run, and that software which preserves </span>
<span id="t2n_362" class="t s3_362">the value of the field when writing the registers will also run correctly. </span>
<span id="t2o_362" class="t s3_362">• </span><span id="t2p_362" class="t s3_362">With Release 2 of the Architecture the FR bit in the </span><span id="t2q_362" class="t s4_362">Status </span><span id="t2r_362" class="t s3_362">register should be a R/W bit, not a </span>
<span id="t2s_362" class="t s3_362">R bit. </span>
<span id="t2t_362" class="t s3_362">• </span><span id="t2u_362" class="t s3_362">Improve the organization of the CP0 hazards table, and document that DERET, ERET, and </span>
<span id="t2v_362" class="t s3_362">exceptions and interrupts clear all hazards before the instruction fetch at the target instruction. </span>
<span id="t2w_362" class="t s3_362">• </span><span id="t2x_362" class="t s3_362">Add list of MIPS® MT CP0 registers and MIPS MT and MIPS® DSP present bits in the </span>
<span id="t2y_362" class="t s4_362">Config3 </span><span id="t2z_362" class="t s3_362">register. </span>
<span id="t30_362" class="t s1_362">Revision </span><span id="t31_362" class="t s1_362">Date </span><span id="t32_362" class="t s1_362">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
