# do binary_6_bits_BCD_board.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:24 on Mar 28,2019
# vlog -work work binary_6_bits_BCD_board.vo 
# -- Compiling module binary_6_bits_BCD_board
# 
# Top level modules:
# 	binary_6_bits_BCD_board
# End time: 09:53:24 on Mar 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:24 on Mar 28,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module binary_6_bits_BCD_board_vlg_vec_tst
# 
# Top level modules:
# 	binary_6_bits_BCD_board_vlg_vec_tst
# End time: 09:53:24 on Mar 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.binary_6_bits_BCD_board_vlg_vec_tst 
# Start time: 09:53:25 on Mar 28,2019
# Loading work.binary_6_bits_BCD_board_vlg_vec_tst
# Loading work.binary_6_bits_BCD_board
# after#23
# ** Note: $finish    : Waveform.vwf.vt(48)
#    Time: 640 ns  Iteration: 0  Instance: /binary_6_bits_BCD_board_vlg_vec_tst
# End time: 09:53:26 on Mar 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
