[2025-09-17 10:02:57] START suite=qualcomm_srv trace=srv410_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv410_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2656096 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5084323 heartbeat IPC: 4.118 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5084323 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5084323 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13729354 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22520149 heartbeat IPC: 1.138 cumulative IPC: 1.147 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 30997817 heartbeat IPC: 1.18 cumulative IPC: 1.158 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39493365 heartbeat IPC: 1.177 cumulative IPC: 1.162 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 48153295 heartbeat IPC: 1.155 cumulative IPC: 1.161 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 56810141 heartbeat IPC: 1.155 cumulative IPC: 1.16 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 65480283 heartbeat IPC: 1.153 cumulative IPC: 1.159 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 74111461 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 10 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv410_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 82895625 heartbeat IPC: 1.138 cumulative IPC: 1.157 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 86523840 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 86523840 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv410_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.156 instructions: 100000001 cycles: 86523840
CPU 0 Branch Prediction Accuracy: 91.28% MPKI: 15.39 Average ROB Occupancy at Mispredict: 26.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2877
BRANCH_INDIRECT: 0.4192
BRANCH_CONDITIONAL: 12.95
BRANCH_DIRECT_CALL: 0.7158
BRANCH_INDIRECT_CALL: 0.5119
BRANCH_RETURN: 0.5002


====Backend Stall Breakdown====
ROB_STALL: 182770
LQ_STALL: 0
SQ_STALL: 508035


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 111.70503
REPLAY_LOAD: 77.743904
NON_REPLAY_LOAD: 19.094425

== Total ==
ADDR_TRANS: 15527
REPLAY_LOAD: 12750
NON_REPLAY_LOAD: 154493

== Counts ==
ADDR_TRANS: 139
REPLAY_LOAD: 164
NON_REPLAY_LOAD: 8091

cpu0->cpu0_STLB TOTAL        ACCESS:    1785264 HIT:    1780014 MISS:       5250 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1785264 HIT:    1780014 MISS:       5250 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7743496 HIT:    6795712 MISS:     947784 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6265865 HIT:    5479819 MISS:     786046 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     542825 HIT:     402112 MISS:     140713 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     925270 HIT:     912726 MISS:      12544 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9536 HIT:       1055 MISS:       8481 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14439432 HIT:    8052289 MISS:    6387143 MSHR_MERGE:    1526808
cpu0->cpu0_L1I LOAD         ACCESS:   14439432 HIT:    8052289 MISS:    6387143 MSHR_MERGE:    1526808
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29992221 HIT:   26648401 MISS:    3343820 MSHR_MERGE:    1385852
cpu0->cpu0_L1D LOAD         ACCESS:   16965603 HIT:   15218086 MISS:    1747517 MSHR_MERGE:     341931
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13015800 HIT:   11429047 MISS:    1586753 MSHR_MERGE:    1043907
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10818 HIT:       1268 MISS:       9550 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12081913 HIT:   10347156 MISS:    1734757 MSHR_MERGE:     871132
cpu0->cpu0_ITLB LOAD         ACCESS:   12081913 HIT:   10347156 MISS:    1734757 MSHR_MERGE:     871132
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.105 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28387143 HIT:   27161956 MISS:    1225187 MSHR_MERGE:     303548
cpu0->cpu0_DTLB LOAD         ACCESS:   28387143 HIT:   27161956 MISS:    1225187 MSHR_MERGE:     303548
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.991 cycles
cpu0->LLC TOTAL        ACCESS:    1146282 HIT:    1078022 MISS:      68260 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     786045 HIT:     760124 MISS:      25921 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140713 HIT:     102923 MISS:      37790 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     211043 HIT:     210826 MISS:        217 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8481 HIT:       4149 MISS:       4332 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3377
  ROW_BUFFER_MISS:      64664
  AVG DBUS CONGESTED CYCLE: 3.611
Channel 0 WQ ROW_BUFFER_HIT:       1648
  ROW_BUFFER_MISS:      34508
  FULL:          0
Channel 0 REFRESHES ISSUED:       7211

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541477       419170        75905         4867
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          295          383          226
  STLB miss resolved @ L2C                0          240          280          399          142
  STLB miss resolved @ LLC                0          267          384         2271          887
  STLB miss resolved @ MEM                0            6          247         2165         2355

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154119        50976      1151135       122137          510
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          151          246           42
  STLB miss resolved @ L2C                0          194          158          156            7
  STLB miss resolved @ LLC                0           81          192          523           62
  STLB miss resolved @ MEM                0            0           93          304          112
[2025-09-17 10:15:32] END   suite=qualcomm_srv trace=srv410_ap (rc=0)
