{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481825719813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481825719813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 13:15:19 2016 " "Processing started: Thu Dec 15 13:15:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481825719813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825719813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monitoring -c Monitoring " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monitoring -c Monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825719813 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "img_index.qip " "Tcl Script File img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE img_index.qip " "set_global_assignment -name QIP_FILE img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1481825720079 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1481825720079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481825720751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/xmt_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/xmt_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XMT_Counter-internal " "Found design unit 1: XMT_Counter-internal" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766424 ""} { "Info" "ISGN_ENTITY_NAME" "1 XMT_Counter " "Found entity 1: XMT_Counter" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/test_frames.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/test_frames.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_frames-SYN " "Found design unit 1: test_frames-SYN" {  } { { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_Frames " "Found entity 1: Test_Frames" {  } { { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/rom_addr_gen_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_ADDR_GEN_tx-internal " "Found design unit 1: ROM_ADDR_GEN_tx-internal" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766705 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_ADDR_GEN_tx " "Found entity 1: ROM_ADDR_GEN_tx" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/rom_addr_gen_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_ADDR_GEN_rx-internal " "Found design unit 1: ROM_ADDR_GEN_rx-internal" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766705 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_ADDR_GEN_rx " "Found entity 1: ROM_ADDR_GEN_rx" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/rom_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/rom_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_ADDR_GEN-internal " "Found design unit 1: ROM_ADDR_GEN-internal" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_ADDR_GEN " "Found entity 1: ROM_ADDR_GEN" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/monitor_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/monitor_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Monitor_Tester-internal " "Found design unit 1: Monitor_Tester-internal" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Monitor_Tester " "Found entity 1: Monitor_Tester" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/look_now_fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look_now_FSM_tx-internal " "Found design unit 1: look_now_FSM_tx-internal" {  } { { "Monitor_TestHarness/look_now_FSM_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766799 ""} { "Info" "ISGN_ENTITY_NAME" "1 look_now_FSM_tx " "Found entity 1: look_now_FSM_tx" {  } { { "Monitor_TestHarness/look_now_FSM_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/look_now_fsm_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look_now_FSM_rx-internal " "Found design unit 1: look_now_FSM_rx-internal" {  } { { "Monitor_TestHarness/look_now_FSM_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766815 ""} { "Info" "ISGN_ENTITY_NAME" "1 look_now_FSM_rx " "Found entity 1: look_now_FSM_rx" {  } { { "Monitor_TestHarness/look_now_FSM_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/look_now_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/look_now_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look_now_FSM-internal " "Found design unit 1: look_now_FSM-internal" {  } { { "Monitor_TestHarness/look_now_FSM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766830 ""} { "Info" "ISGN_ENTITY_NAME" "1 look_now_FSM " "Found entity 1: look_now_FSM" {  } { { "Monitor_TestHarness/look_now_FSM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_testharness/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor_testharness/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "Monitor_TestHarness/debounce.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766846 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Monitor_TestHarness/debounce.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-SYN " "Found design unit 1: register32-SYN" {  } { { "register32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register32.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766877 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register32.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-SYN " "Found design unit 1: register16-SYN" {  } { { "register16.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register16.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766893 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/register16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitoring_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitoring_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitoring_ram-SYN " "Found design unit 1: monitoring_ram-SYN" {  } { { "monitoring_ram.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766893 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitoring_ram " "Found entity 1: monitoring_ram" {  } { { "monitoring_ram.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitoringramtwoport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitoringramtwoport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitoringramtwoport-SYN " "Found design unit 1: monitoringramtwoport-SYN" {  } { { "monitoringRamTwoPort.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoringRamTwoPort.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitoringRamTwoPort " "Found entity 1: monitoringRamTwoPort" {  } { { "monitoringRamTwoPort.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoringRamTwoPort.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_div_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_div_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_32-SYN " "Found design unit 1: lpm_div_32-SYN" {  } { { "lpm_div_32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_32 " "Found entity 1: lpm_div_32" {  } { { "lpm_div_32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div-SYN " "Found design unit 1: lpm_div-SYN" {  } { { "lpm_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div " "Found entity 1: lpm_div" {  } { { "lpm_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-SYN " "Found design unit 1: division-SYN" {  } { { "division.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/division.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/division.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825766909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825766909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_div.vhd 6 3 " "Found 6 design units, including 3 entities, in source file alt_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_div_altfp_div_pst_dqe-RTL " "Found design unit 1: alt_div_altfp_div_pst_dqe-RTL" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_div_altfp_div_b6h-RTL " "Found design unit 2: alt_div_altfp_div_b6h-RTL" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_div-RTL " "Found design unit 3: alt_div-RTL" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_div_altfp_div_pst_dqe " "Found entity 1: alt_div_altfp_div_pst_dqe" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_div_altfp_div_b6h " "Found entity 2: alt_div_altfp_div_b6h" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_div " "Found entity 3: alt_div" {  } { { "alt_div.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alt_div.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-bhv " "Found design unit 1: reg32-bhv" {  } { { "reg32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767159 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-bhv " "Found design unit 1: reg16-bhv" {  } { { "reg16.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767159 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/reg16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_memory_updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internal_memory_updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_project_monitoring-mem " "Found design unit 1: final_project_monitoring-mem" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_project_monitoring " "Found entity 1: final_project_monitoring" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitoringsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitoringsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonitoringSys-monitor_internal " "Found design unit 1: MonitoringSys-monitor_internal" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonitoringSys " "Found entity 1: MonitoringSys" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receive_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_buffer-SYN " "Found design unit 1: receive_buffer-SYN" {  } { { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receive_Buffer " "Found entity 1: Receive_Buffer" {  } { { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmit_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmit_buffer-SYN " "Found design unit 1: transmit_buffer-SYN" {  } { { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767221 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmit_Buffer " "Found entity 1: Transmit_Buffer" {  } { { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_24bit-Behavioral_latch " "Found design unit 1: latch_24bit-Behavioral_latch" {  } { { "latch_24bit.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/latch_24bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767221 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_24bit " "Found entity 1: latch_24bit" {  } { { "latch_24bit.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/latch_24bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_reg24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_reg24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_reg24bit-SYN " "Found design unit 1: rx_reg24bit-SYN" {  } { { "RX_reg24bit.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/RX_reg24bit.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_reg24bit " "Found entity 1: RX_reg24bit" {  } { { "RX_reg24bit.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/RX_reg24bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mainVGA.v(944) " "Verilog HDL information at mainVGA.v(944): always construct contains both blocking and non-blocking assignments" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 944 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481825767237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainvga.v 12 12 " "Found 12 design units, including 12 entities, in source file mainvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainVGA " "Found entity 1: mainVGA" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem_addr_controller " "Found entity 2: dmem_addr_controller" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "3 index_to_pixels_converter_1 " "Found entity 3: index_to_pixels_converter_1" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "4 index_to_pixels_converter_0 " "Found entity 4: index_to_pixels_converter_0" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "5 index_to_pixels_converter_2 " "Found entity 5: index_to_pixels_converter_2" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "6 index_to_pixels_converter_3 " "Found entity 6: index_to_pixels_converter_3" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "7 index_to_pixels_converter_4 " "Found entity 7: index_to_pixels_converter_4" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "8 index_to_pixels_converter_5 " "Found entity 8: index_to_pixels_converter_5" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "9 index_to_pixels_converter_6 " "Found entity 9: index_to_pixels_converter_6" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "10 index_to_pixels_converter_7 " "Found entity 10: index_to_pixels_converter_7" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "11 index_to_pixels_converter_8 " "Found entity 11: index_to_pixels_converter_8" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""} { "Info" "ISGN_ENTITY_NAME" "12 index_to_pixels_converter_9 " "Found entity 12: index_to_pixels_converter_9" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alterapll.v 1 1 " "Found 1 design units, including 1 entities, in source file alterapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 alteraPLL " "Found entity 1: alteraPLL" {  } { { "alteraPLL.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alterapll/alterapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file alterapll/alterapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 alteraPLL_0002 " "Found entity 1: alteraPLL_0002" {  } { { "alteraPLL/alteraPLL_0002.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.vhd 4 1 " "Found 4 design units, including 1 entities, in source file video_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vl2vh_common_pack " "Found design unit 1: vl2vh_common_pack" {  } { { "video_sync_generator.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vl2vh_common_pack-body " "Found design unit 2: vl2vh_common_pack-body" {  } { { "video_sync_generator.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 video_sync_generator-rtl " "Found design unit 3: video_sync_generator-rtl" {  } { { "video_sync_generator.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767315 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/video_sync_generator.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller_test-rtl " "Found design unit 1: vga_controller_test-rtl" {  } { { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767330 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_test " "Found entity 1: vga_controller_test" {  } { { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numberram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 numberram-SYN " "Found design unit 1: numberram-SYN" {  } { { "numberRAM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767330 ""} { "Info" "ISGN_ENTITY_NAME" "1 numberRAM " "Found entity 1: numberRAM" {  } { { "numberRAM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_data_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_data_3-SYN " "Found design unit 1: img_data_3-SYN" {  } { { "img_data_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767346 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_data_3 " "Found entity 1: img_data_3" {  } { { "img_data_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_logo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file index_logo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_logo_3-SYN " "Found design unit 1: index_logo_3-SYN" {  } { { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767346 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_logo_3 " "Found entity 1: index_logo_3" {  } { { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_buffer-SYN " "Found design unit 1: forward_buffer-SYN" {  } { { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward_Buffer " "Found entity 1: Forward_Buffer" {  } { { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiftytotenpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fiftytotenpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiftyToTenPLL-rtl " "Found design unit 1: fiftyToTenPLL-rtl" {  } { { "fiftyToTenPLL.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767377 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiftyToTenPLL " "Found entity 1: fiftyToTenPLL" {  } { { "fiftyToTenPLL.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiftytotenpll/fiftytotenpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fiftytotenpll/fiftytotenpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyToTenPLL_0002 " "Found entity 1: fiftyToTenPLL_0002" {  } { { "fiftyToTenPLL/fiftyToTenPLL_0002.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/fiftyToTenPLL/fiftyToTenPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numberram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numberram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 numberram2-SYN " "Found design unit 1: numberram2-SYN" {  } { { "numberRAM2.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767424 ""} { "Info" "ISGN_ENTITY_NAME" "1 numberRAM2 " "Found entity 1: numberRAM2" {  } { { "numberRAM2.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825767424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825767424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MonitoringSys " "Elaborating entity \"MonitoringSys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481825768955 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_rdreq MonitoringSys.vhd(263) " "VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal \"rx_rdreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 263 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_wrreq MonitoringSys.vhd(263) " "VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal \"rx_wrreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 263 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_latch_en MonitoringSys.vhd(263) " "VHDL Signal Declaration warning at MonitoringSys.vhd(263): used implicit default value for signal \"rx_latch_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 263 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_empt MonitoringSys.vhd(264) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object \"rx_empt\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_fll MonitoringSys.vhd(264) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object \"rx_fll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_afll MonitoringSys.vhd(264) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(264): object \"rx_afll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_q MonitoringSys.vhd(265) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(265): object \"rx_q\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_latch_din MonitoringSys.vhd(265) " "VHDL Signal Declaration warning at MonitoringSys.vhd(265): used implicit default value for signal \"rx_latch_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 265 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_usedw MonitoringSys.vhd(266) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(266): object \"rx_usedw\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_rdreq MonitoringSys.vhd(270) " "VHDL Signal Declaration warning at MonitoringSys.vhd(270): used implicit default value for signal \"tx_rdreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 270 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_wrreq MonitoringSys.vhd(270) " "VHDL Signal Declaration warning at MonitoringSys.vhd(270): used implicit default value for signal \"tx_wrreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 270 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825768987 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_empt MonitoringSys.vhd(271) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object \"tx_empt\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769002 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fll MonitoringSys.vhd(271) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object \"tx_fll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769018 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_afll MonitoringSys.vhd(271) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(271): object \"tx_afll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769018 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_q MonitoringSys.vhd(272) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(272): object \"tx_q\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769018 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_usedw MonitoringSys.vhd(273) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(273): object \"tx_usedw\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769018 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_latch_din MonitoringSys.vhd(276) " "VHDL Signal Declaration warning at MonitoringSys.vhd(276): used implicit default value for signal \"tx_latch_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 276 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769034 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_latch_en MonitoringSys.vhd(277) " "VHDL Signal Declaration warning at MonitoringSys.vhd(277): used implicit default value for signal \"tx_latch_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 277 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769034 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_rdreq MonitoringSys.vhd(281) " "VHDL Signal Declaration warning at MonitoringSys.vhd(281): used implicit default value for signal \"fwd_rdreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 281 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769065 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_wrreq MonitoringSys.vhd(281) " "VHDL Signal Declaration warning at MonitoringSys.vhd(281): used implicit default value for signal \"fwd_wrreq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 281 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769065 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_empt MonitoringSys.vhd(282) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object \"fwd_empt\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769065 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_fll MonitoringSys.vhd(282) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object \"fwd_fll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769080 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_afll MonitoringSys.vhd(282) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(282): object \"fwd_afll\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769080 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_q MonitoringSys.vhd(283) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(283): object \"fwd_q\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769096 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_usedw MonitoringSys.vhd(284) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(284): object \"fwd_usedw\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769096 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_latch_din MonitoringSys.vhd(286) " "VHDL Signal Declaration warning at MonitoringSys.vhd(286): used implicit default value for signal \"fwd_latch_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769096 "|MonitoringSys"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fwd_latch_en MonitoringSys.vhd(287) " "VHDL Signal Declaration warning at MonitoringSys.vhd(287): used implicit default value for signal \"fwd_latch_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825769096 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numerTest MonitoringSys.vhd(311) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(311): object \"numerTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "denomTest MonitoringSys.vhd(312) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(312): object \"denomTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quotientTest MonitoringSys.vhd(313) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(313): object \"quotientTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timeDataTest MonitoringSys.vhd(315) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(315): object \"timeDataTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sumOfLatenciesOutTest MonitoringSys.vhd(317) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(317): object \"sumOfLatenciesOutTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frameLengthsTest MonitoringSys.vhd(320) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(320): object \"frameLengthsTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769112 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numHighPriorityTest MonitoringSys.vhd(321) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(321): object \"numHighPriorityTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769127 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "framesOutTest MonitoringSys.vhd(322) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(322): object \"framesOutTest\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769127 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcv_valid_frames MonitoringSys.vhd(326) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(326): object \"rcv_valid_frames\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769127 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_frame_id_test MonitoringSys.vhd(339) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(339): object \"tx_frame_id_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_id_test MonitoringSys.vhd(340) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(340): object \"rx_frame_id_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_look_now_test MonitoringSys.vhd(341) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(341): object \"rx_look_now_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_look_now_test MonitoringSys.vhd(342) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(342): object \"tx_look_now_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_discard_test MonitoringSys.vhd(345) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(345): object \"tx_discard_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_validity_test MonitoringSys.vhd(346) " "Verilog HDL or VHDL warning at MonitoringSys.vhd(346): object \"rx_frame_validity_test\" assigned a value but never read" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825769143 "|MonitoringSys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_monitoring final_project_monitoring:IMEM " "Elaborating entity \"final_project_monitoring\" for hierarchy \"final_project_monitoring:IMEM\"" {  } { { "MonitoringSys.vhd" "IMEM" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769190 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalFramesOut internal_memory_updated.vhd(291) " "VHDL Process Statement warning at internal_memory_updated.vhd(291): signal \"totalFramesOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalFramesOut internal_memory_updated.vhd(294) " "VHDL Process Statement warning at internal_memory_updated.vhd(294): signal \"totalFramesOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalInvalidOut internal_memory_updated.vhd(303) " "VHDL Process Statement warning at internal_memory_updated.vhd(303): signal \"totalInvalidOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalInvalidOut internal_memory_updated.vhd(305) " "VHDL Process Statement warning at internal_memory_updated.vhd(305): signal \"totalInvalidOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalInvalidOut internal_memory_updated.vhd(307) " "VHDL Process Statement warning at internal_memory_updated.vhd(307): signal \"totalInvalidOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOfHighPriorityOut internal_memory_updated.vhd(315) " "VHDL Process Statement warning at internal_memory_updated.vhd(315): signal \"numOfHighPriorityOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOfHighPriorityOut internal_memory_updated.vhd(317) " "VHDL Process Statement warning at internal_memory_updated.vhd(317): signal \"numOfHighPriorityOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frameLengthAverage internal_memory_updated.vhd(370) " "VHDL Process Statement warning at internal_memory_updated.vhd(370): signal \"frameLengthAverage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769252 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frameLengthAverage internal_memory_updated.vhd(381) " "VHDL Process Statement warning at internal_memory_updated.vhd(381): signal \"frameLengthAverage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769299 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOfFullOut internal_memory_updated.vhd(389) " "VHDL Process Statement warning at internal_memory_updated.vhd(389): signal \"numOfFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769299 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalFullOut internal_memory_updated.vhd(393) " "VHDL Process Statement warning at internal_memory_updated.vhd(393): signal \"totalFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769299 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOfFullOut internal_memory_updated.vhd(398) " "VHDL Process Statement warning at internal_memory_updated.vhd(398): signal \"numOfFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769299 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalFullOut internal_memory_updated.vhd(402) " "VHDL Process Statement warning at internal_memory_updated.vhd(402): signal \"totalFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769315 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numOfFullOut internal_memory_updated.vhd(407) " "VHDL Process Statement warning at internal_memory_updated.vhd(407): signal \"numOfFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769315 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "totalFullOut internal_memory_updated.vhd(411) " "VHDL Process Statement warning at internal_memory_updated.vhd(411): signal \"totalFullOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "internal_memory_updated.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825769315 "|MonitoringSys|final_project_monitoring:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_div_32 final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv " "Elaborating entity \"lpm_div_32\" for hierarchy \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\"" {  } { { "internal_memory_updated.vhd" "counter_inst_lpmdiv" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_div_32.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_div_32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825769471 ""}  } { { "lpm_div_32.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/lpm_div_32.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825769471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_irp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_irp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_irp " "Found entity 1: lpm_divide_irp" {  } { { "db/lpm_divide_irp.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_irp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825769549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825769549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_irp final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated " "Elaborating entity \"lpm_divide_irp\" for hierarchy \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825769565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825769565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_irp.tdf" "divider" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_irp.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825769721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825769721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o2f final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider " "Elaborating entity \"alt_u_div_o2f\" for hierarchy \"final_project_monitoring:IMEM\|lpm_div_32:counter_inst_lpmdiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitoring_ram final_project_monitoring:IMEM\|monitoring_ram:mem_ram " "Elaborating entity \"monitoring_ram\" for hierarchy \"final_project_monitoring:IMEM\|monitoring_ram:mem_ram\"" {  } { { "internal_memory_updated.vhd" "mem_ram" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component\"" {  } { { "monitoring_ram.vhd" "altsyncram_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825769971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component\"" {  } { { "monitoring_ram.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770002 ""}  } { { "monitoring_ram.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/monitoring_ram.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825770002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88u3 " "Found entity 1: altsyncram_88u3" {  } { { "db/altsyncram_88u3.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_88u3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88u3 final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component\|altsyncram_88u3:auto_generated " "Elaborating entity \"altsyncram_88u3\" for hierarchy \"final_project_monitoring:IMEM\|monitoring_ram:mem_ram\|altsyncram:altsyncram_component\|altsyncram_88u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 final_project_monitoring:IMEM\|reg32:reg_numCycles " "Elaborating entity \"reg32\" for hierarchy \"final_project_monitoring:IMEM\|reg32:reg_numCycles\"" {  } { { "internal_memory_updated.vhd" "reg_numCycles" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 final_project_monitoring:IMEM\|reg16:reg_numOfFull " "Elaborating entity \"reg16\" for hierarchy \"final_project_monitoring:IMEM\|reg16:reg_numOfFull\"" {  } { { "internal_memory_updated.vhd" "reg_numOfFull" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/internal_memory_updated.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receive_Buffer Receive_Buffer:RX_buff " "Elaborating entity \"Receive_Buffer\" for hierarchy \"Receive_Buffer:RX_buff\"" {  } { { "MonitoringSys.vhd" "RX_buff" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Receive_Buffer:RX_buff\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\"" {  } { { "Receive_Buffer.vhd" "scfifo_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receive_Buffer:RX_buff\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\"" {  } { { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receive_Buffer:RX_buff\|scfifo:scfifo_component " "Instantiated megafunction \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 231 " "Parameter \"almost_full_value\" = \"231\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825770551 ""}  } { { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825770551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ibd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ibd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ibd1 " "Found entity 1: scfifo_ibd1" {  } { { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ibd1 Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated " "Elaborating entity \"scfifo_ibd1\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6ba1 " "Found entity 1: a_dpfifo_6ba1" {  } { { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6ba1 Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo " "Elaborating entity \"a_dpfifo_6ba1\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\"" {  } { { "db/scfifo_ibd1.tdf" "dpfifo" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_6ba1.tdf" "fifo_state" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8us1 " "Found entity 1: altsyncram_8us1" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825770971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825770971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8us1 Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram " "Elaborating entity \"altsyncram_8us1\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\"" {  } { { "db/a_dpfifo_6ba1.tdf" "FIFOram" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825770971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_6ba1.tdf" "rd_ptr_count" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmit_Buffer Transmit_Buffer:TX_buff " "Elaborating entity \"Transmit_Buffer\" for hierarchy \"Transmit_Buffer:TX_buff\"" {  } { { "MonitoringSys.vhd" "TX_buff" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Transmit_Buffer:TX_buff\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\"" {  } { { "Transmit_Buffer.vhd" "scfifo_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\"" {  } { { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component " "Instantiated megafunction \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 924 " "Parameter \"almost_full_value\" = \"924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825771518 ""}  } { { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825771518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_eed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_eed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_eed1 " "Found entity 1: scfifo_eed1" {  } { { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_eed1 Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated " "Elaborating entity \"scfifo_eed1\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pda1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pda1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pda1 " "Found entity 1: a_dpfifo_pda1" {  } { { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pda1 Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo " "Elaborating entity \"a_dpfifo_pda1\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\"" {  } { { "db/scfifo_eed1.tdf" "dpfifo" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_pda1.tdf" "fifo_state" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_ai7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw " "Elaborating entity \"cntr_ai7\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_ai7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3t1 " "Found entity 1: altsyncram_e3t1" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3t1 Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram " "Elaborating entity \"altsyncram_e3t1\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\"" {  } { { "db/a_dpfifo_pda1.tdf" "FIFOram" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825771987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825771987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_pda1.tdf" "rd_ptr_count" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825771987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_Buffer Forward_Buffer:FWD_buff " "Elaborating entity \"Forward_Buffer\" for hierarchy \"Forward_Buffer:FWD_buff\"" {  } { { "MonitoringSys.vhd" "FWD_buff" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg:RX_Latch " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg:RX_Latch\"" {  } { { "MonitoringSys.vhd" "RX_Latch" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg:RX_Latch " "Elaborated megafunction instantiation \"lpm_shiftreg:RX_Latch\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg:RX_Latch " "Instantiated megafunction \"lpm_shiftreg:RX_Latch\" with the following parameter:" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825772315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainVGA mainVGA:VGA " "Elaborating entity \"mainVGA\" for hierarchy \"mainVGA:VGA\"" {  } { { "MonitoringSys.vhd" "VGA" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counterToFiftyMil mainVGA.v(48) " "Verilog HDL or VHDL warning at mainVGA.v(48): object \"counterToFiftyMil\" assigned a value but never read" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(92) " "Verilog HDL assignment warning at mainVGA.v(92): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(98) " "Verilog HDL assignment warning at mainVGA.v(98): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(102) " "Verilog HDL assignment warning at mainVGA.v(102): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(108) " "Verilog HDL assignment warning at mainVGA.v(108): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(115) " "Verilog HDL assignment warning at mainVGA.v(115): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(117) " "Verilog HDL assignment warning at mainVGA.v(117): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(122) " "Verilog HDL assignment warning at mainVGA.v(122): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(126) " "Verilog HDL assignment warning at mainVGA.v(126): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(128) " "Verilog HDL assignment warning at mainVGA.v(128): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772362 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(148) " "Verilog HDL assignment warning at mainVGA.v(148): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772377 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(154) " "Verilog HDL assignment warning at mainVGA.v(154): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772377 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(158) " "Verilog HDL assignment warning at mainVGA.v(158): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772393 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(164) " "Verilog HDL assignment warning at mainVGA.v(164): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772393 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(171) " "Verilog HDL assignment warning at mainVGA.v(171): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772393 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(173) " "Verilog HDL assignment warning at mainVGA.v(173): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772393 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(178) " "Verilog HDL assignment warning at mainVGA.v(178): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772409 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(182) " "Verilog HDL assignment warning at mainVGA.v(182): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772409 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(184) " "Verilog HDL assignment warning at mainVGA.v(184): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772409 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(204) " "Verilog HDL assignment warning at mainVGA.v(204): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(210) " "Verilog HDL assignment warning at mainVGA.v(210): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(214) " "Verilog HDL assignment warning at mainVGA.v(214): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(220) " "Verilog HDL assignment warning at mainVGA.v(220): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(227) " "Verilog HDL assignment warning at mainVGA.v(227): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(229) " "Verilog HDL assignment warning at mainVGA.v(229): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(234) " "Verilog HDL assignment warning at mainVGA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(238) " "Verilog HDL assignment warning at mainVGA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(240) " "Verilog HDL assignment warning at mainVGA.v(240): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(261) " "Verilog HDL assignment warning at mainVGA.v(261): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772424 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(267) " "Verilog HDL assignment warning at mainVGA.v(267): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772471 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(271) " "Verilog HDL assignment warning at mainVGA.v(271): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772471 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(277) " "Verilog HDL assignment warning at mainVGA.v(277): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772471 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(284) " "Verilog HDL assignment warning at mainVGA.v(284): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772487 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(286) " "Verilog HDL assignment warning at mainVGA.v(286): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772487 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(291) " "Verilog HDL assignment warning at mainVGA.v(291): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772487 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(295) " "Verilog HDL assignment warning at mainVGA.v(295): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772487 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mainVGA.v(297) " "Verilog HDL assignment warning at mainVGA.v(297): truncated value with size 32 to match size of target (3)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772502 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(323) " "Verilog HDL assignment warning at mainVGA.v(323): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772502 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(327) " "Verilog HDL assignment warning at mainVGA.v(327): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772502 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(340) " "Verilog HDL assignment warning at mainVGA.v(340): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772502 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(342) " "Verilog HDL assignment warning at mainVGA.v(342): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772518 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(347) " "Verilog HDL assignment warning at mainVGA.v(347): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772518 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainVGA.v(351) " "Verilog HDL assignment warning at mainVGA.v(351): truncated value with size 32 to match size of target (16)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772518 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(803) " "Verilog HDL assignment warning at mainVGA.v(803): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772534 "|MonitoringSys|mainVGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(804) " "Verilog HDL assignment warning at mainVGA.v(804): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825772534 "|MonitoringSys|mainVGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numberRAM mainVGA:VGA\|numberRAM:main_RAM " "Elaborating entity \"numberRAM\" for hierarchy \"mainVGA:VGA\|numberRAM:main_RAM\"" {  } { { "mainVGA.v" "main_RAM" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component\"" {  } { { "numberRAM.vhd" "altsyncram_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component\"" {  } { { "numberRAM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MainRamMif.mif " "Parameter \"init_file\" = \"MainRamMif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825772862 ""}  } { { "numberRAM.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/numberRAM.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825772862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1b14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1b14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1b14 " "Found entity 1: altsyncram_1b14" {  } { { "db/altsyncram_1b14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_1b14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825772971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825772971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1b14 mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component\|altsyncram_1b14:auto_generated " "Elaborating entity \"altsyncram_1b14\" for hierarchy \"mainVGA:VGA\|numberRAM:main_RAM\|altsyncram:altsyncram_component\|altsyncram_1b14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825772987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_test mainVGA:VGA\|vga_controller_test:controller " "Elaborating entity \"vga_controller_test\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\"" {  } { { "mainVGA.v" "controller" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay mainVGA:VGA\|vga_controller_test:controller\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|Reset_Delay:r0\"" {  } { { "vga_controller_test.vhd" "r0" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825773081 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alteraPLL mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1 " "Elaborating entity \"alteraPLL\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\"" {  } { { "vga_controller_test.vhd" "u1" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alteraPLL_0002 mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst " "Elaborating entity \"alteraPLL_0002\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\"" {  } { { "alteraPLL.v" "alterapll_inst" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i\"" {  } { { "alteraPLL/alteraPLL_0002.v" "altera_pll_i" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773252 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1481825773284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i\"" {  } { { "alteraPLL/alteraPLL_0002.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"mainVGA:VGA\|vga_controller_test:controller\|alteraPLL:u1\|alteraPLL_0002:alterapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773284 ""}  } { { "alteraPLL/alteraPLL_0002.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/alteraPLL/alteraPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825773284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator mainVGA:VGA\|vga_controller_test:controller\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller_test.vhd" "LTM_ins" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data_3 mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst " "Elaborating entity \"img_data_3\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\"" {  } { { "vga_controller_test.vhd" "img_data_inst" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data_3.vhd" "altsyncram_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_data_logo.mif " "Parameter \"init_file\" = \"img_data_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825773518 ""}  } { { "img_data_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/img_data_3.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825773518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825773706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825773706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qp14 mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated " "Elaborating entity \"altsyncram_qp14\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825773846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825773846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_qp14.tdf" "decode2" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825773987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825773987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_qp14.tdf" "rden_decode_b" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825773987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825774049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825774049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|img_data_3:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qp14:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_qp14.tdf" "mux3" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_qp14.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_logo_3 mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst " "Elaborating entity \"index_logo_3\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\"" {  } { { "vga_controller_test.vhd" "img_index_inst" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "index_logo_3.vhd" "altsyncram_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index_logo.mif " "Parameter \"init_file\" = \"index_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825774268 ""}  } { { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825774268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o14 " "Found entity 1: altsyncram_7o14" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825774424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825774424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7o14 mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated " "Elaborating entity \"altsyncram_7o14\" for hierarchy \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_addr_controller mainVGA:VGA\|dmem_addr_controller:dmemaddrcontroller " "Elaborating entity \"dmem_addr_controller\" for hierarchy \"mainVGA:VGA\|dmem_addr_controller:dmemaddrcontroller\"" {  } { { "mainVGA.v" "dmemaddrcontroller" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mainVGA.v(946) " "Verilog HDL assignment warning at mainVGA.v(946): truncated value with size 32 to match size of target (9)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|dmem_addr_controller:dmemaddrcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mainVGA.v(950) " "Verilog HDL assignment warning at mainVGA.v(950): truncated value with size 32 to match size of target (12)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|dmem_addr_controller:dmemaddrcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_0 mainVGA:VGA\|index_to_pixels_converter_0:zero " "Elaborating entity \"index_to_pixels_converter_0\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_0:zero\"" {  } { { "mainVGA.v" "zero" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1038) " "Verilog HDL assignment warning at mainVGA.v(1038): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1041) " "Verilog HDL assignment warning at mainVGA.v(1041): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1043) " "Verilog HDL assignment warning at mainVGA.v(1043): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1043) " "Verilog HDL warning at mainVGA.v(1043): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1043 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774471 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_0:zero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_1 mainVGA:VGA\|index_to_pixels_converter_1:one " "Elaborating entity \"index_to_pixels_converter_1\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_1:one\"" {  } { { "mainVGA.v" "one" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(976) " "Verilog HDL assignment warning at mainVGA.v(976): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774487 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_1:one"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(979) " "Verilog HDL assignment warning at mainVGA.v(979): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774487 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_1:one"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(981) " "Verilog HDL assignment warning at mainVGA.v(981): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774487 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_1:one"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(981) " "Verilog HDL warning at mainVGA.v(981): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 981 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774487 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_1:one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_2 mainVGA:VGA\|index_to_pixels_converter_2:two " "Elaborating entity \"index_to_pixels_converter_2\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_2:two\"" {  } { { "mainVGA.v" "two" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1101) " "Verilog HDL assignment warning at mainVGA.v(1101): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774503 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_2:two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1104) " "Verilog HDL assignment warning at mainVGA.v(1104): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774503 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_2:two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1106) " "Verilog HDL assignment warning at mainVGA.v(1106): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774503 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_2:two"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1106) " "Verilog HDL warning at mainVGA.v(1106): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1106 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774503 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_2:two"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_3 mainVGA:VGA\|index_to_pixels_converter_3:three " "Elaborating entity \"index_to_pixels_converter_3\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_3:three\"" {  } { { "mainVGA.v" "three" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1164) " "Verilog HDL assignment warning at mainVGA.v(1164): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774612 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_3:three"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1167) " "Verilog HDL assignment warning at mainVGA.v(1167): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774612 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_3:three"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1169) " "Verilog HDL assignment warning at mainVGA.v(1169): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774612 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_3:three"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1169) " "Verilog HDL warning at mainVGA.v(1169): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1169 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774612 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_3:three"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_4 mainVGA:VGA\|index_to_pixels_converter_4:four " "Elaborating entity \"index_to_pixels_converter_4\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_4:four\"" {  } { { "mainVGA.v" "four" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1227) " "Verilog HDL assignment warning at mainVGA.v(1227): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774690 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_4:four"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1230) " "Verilog HDL assignment warning at mainVGA.v(1230): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774690 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_4:four"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1232) " "Verilog HDL assignment warning at mainVGA.v(1232): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774690 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_4:four"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1232) " "Verilog HDL warning at mainVGA.v(1232): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1232 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774706 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_4:four"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_5 mainVGA:VGA\|index_to_pixels_converter_5:five " "Elaborating entity \"index_to_pixels_converter_5\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_5:five\"" {  } { { "mainVGA.v" "five" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1290) " "Verilog HDL assignment warning at mainVGA.v(1290): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774802 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_5:five"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1293) " "Verilog HDL assignment warning at mainVGA.v(1293): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774802 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_5:five"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1295) " "Verilog HDL assignment warning at mainVGA.v(1295): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774802 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_5:five"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1295) " "Verilog HDL warning at mainVGA.v(1295): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1295 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774815 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_5:five"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_6 mainVGA:VGA\|index_to_pixels_converter_6:six " "Elaborating entity \"index_to_pixels_converter_6\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_6:six\"" {  } { { "mainVGA.v" "six" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1353) " "Verilog HDL assignment warning at mainVGA.v(1353): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774831 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_6:six"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1356) " "Verilog HDL assignment warning at mainVGA.v(1356): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774831 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_6:six"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1358) " "Verilog HDL assignment warning at mainVGA.v(1358): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774831 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_6:six"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1358) " "Verilog HDL warning at mainVGA.v(1358): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1358 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774831 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_6:six"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_7 mainVGA:VGA\|index_to_pixels_converter_7:seven " "Elaborating entity \"index_to_pixels_converter_7\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_7:seven\"" {  } { { "mainVGA.v" "seven" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1416) " "Verilog HDL assignment warning at mainVGA.v(1416): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774893 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_7:seven"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1419) " "Verilog HDL assignment warning at mainVGA.v(1419): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774893 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_7:seven"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1421) " "Verilog HDL assignment warning at mainVGA.v(1421): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774909 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_7:seven"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1421) " "Verilog HDL warning at mainVGA.v(1421): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1421 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774909 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_7:seven"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_8 mainVGA:VGA\|index_to_pixels_converter_8:eight " "Elaborating entity \"index_to_pixels_converter_8\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_8:eight\"" {  } { { "mainVGA.v" "eight" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1479) " "Verilog HDL assignment warning at mainVGA.v(1479): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774924 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_8:eight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1482) " "Verilog HDL assignment warning at mainVGA.v(1482): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774924 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_8:eight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1484) " "Verilog HDL assignment warning at mainVGA.v(1484): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774924 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_8:eight"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1484) " "Verilog HDL warning at mainVGA.v(1484): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1484 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774924 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_8:eight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_to_pixels_converter_9 mainVGA:VGA\|index_to_pixels_converter_9:nine " "Elaborating entity \"index_to_pixels_converter_9\" for hierarchy \"mainVGA:VGA\|index_to_pixels_converter_9:nine\"" {  } { { "mainVGA.v" "nine" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825774940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1542) " "Verilog HDL assignment warning at mainVGA.v(1542): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774940 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_9:nine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainVGA.v(1545) " "Verilog HDL assignment warning at mainVGA.v(1545): truncated value with size 32 to match size of target (5)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774940 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_9:nine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainVGA.v(1547) " "Verilog HDL assignment warning at mainVGA.v(1547): truncated value with size 32 to match size of target (19)" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481825774987 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_9:nine"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mainVGA.v(1547) " "Verilog HDL warning at mainVGA.v(1547): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 1547 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1481825774987 "|MonitoringSys|mainVGA:VGA|index_to_pixels_converter_9:nine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monitor_Tester Monitor_Tester:Test_Harness " "Elaborating entity \"Monitor_Tester\" for hierarchy \"Monitor_Tester:Test_Harness\"" {  } { { "MonitoringSys.vhd" "Test_Harness" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Monitor_Tester:Test_Harness\|debounce:trigger_debounce " "Elaborating entity \"debounce\" for hierarchy \"Monitor_Tester:Test_Harness\|debounce:trigger_debounce\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "trigger_debounce" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test_Frames Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame " "Elaborating entity \"Test_Frames\" for hierarchy \"Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "RCVROM_Test_Frame" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component\"" {  } { { "Monitor_TestHarness/Test_Frames.vhd" "altsyncram_component" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component\"" {  } { { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component " "Instantiated megafunction \"Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_frames.mif " "Parameter \"init_file\" = \"test_frames.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825775206 ""}  } { { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825775206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_om24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_om24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_om24 " "Found entity 1: altsyncram_om24" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825775331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825775331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_om24 Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated " "Elaborating entity \"altsyncram_om24\" for hierarchy \"Monitor_Tester:Test_Harness\|Test_Frames:RCVROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_ADDR_GEN_rx Monitor_Tester:Test_Harness\|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR " "Elaborating entity \"ROM_ADDR_GEN_rx\" for hierarchy \"Monitor_Tester:Test_Harness\|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "RCVROM_ADDR_GENERATOR" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_count ROM_ADDR_GEN_rx.vhd(70) " "VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(70): signal \"enable_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775456 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_count ROM_ADDR_GEN_rx.vhd(79) " "VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(79): signal \"enable_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775456 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ROM_ADDR_GEN_rx.vhd(89) " "VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(89): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775456 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter2 ROM_ADDR_GEN_rx.vhd(98) " "VHDL Process Statement warning at ROM_ADDR_GEN_rx.vhd(98): signal \"counter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_rx.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775456 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_rx:RCVROM_ADDR_GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XMT_Counter Monitor_Tester:Test_Harness\|XMT_Counter:XMT_LatencyCounter " "Elaborating entity \"XMT_Counter\" for hierarchy \"Monitor_Tester:Test_Harness\|XMT_Counter:XMT_LatencyCounter\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "XMT_LatencyCounter" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_latency XMT_Counter.vhd(28) " "Verilog HDL or VHDL warning at XMT_Counter.vhd(28): object \"actual_latency\" assigned a value but never read" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 "|MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_count XMT_Counter.vhd(62) " "VHDL Process Statement warning at XMT_Counter.vhd(62): signal \"enable_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 "|MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter XMT_Counter.vhd(68) " "VHDL Process Statement warning at XMT_Counter.vhd(68): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 "|MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latency_select XMT_Counter.vhd(68) " "VHDL Process Statement warning at XMT_Counter.vhd(68): signal \"latency_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/XMT_Counter.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/XMT_Counter.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 "|MonitoringSys|Monitor_Tester:Test_Harness|XMT_Counter:XMT_LatencyCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_ADDR_GEN_tx Monitor_Tester:Test_Harness\|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR " "Elaborating entity \"ROM_ADDR_GEN_tx\" for hierarchy \"Monitor_Tester:Test_Harness\|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "XMTROM_ADDR_GENERATOR" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775473 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_count ROM_ADDR_GEN_tx.vhd(70) " "VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(70): signal \"enable_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775487 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_count ROM_ADDR_GEN_tx.vhd(79) " "VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(79): signal \"enable_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775487 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ROM_ADDR_GEN_tx.vhd(89) " "VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(89): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775487 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter2 ROM_ADDR_GEN_tx.vhd(97) " "VHDL Process Statement warning at ROM_ADDR_GEN_tx.vhd(97): signal \"counter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/ROM_ADDR_GEN_tx.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775487 "|MonitoringSys|Monitor_Tester:Test_Harness|ROM_ADDR_GEN_tx:XMTROM_ADDR_GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "look_now_FSM_rx Monitor_Tester:Test_Harness\|look_now_FSM_rx:RCV_Look_Now " "Elaborating entity \"look_now_FSM_rx\" for hierarchy \"Monitor_Tester:Test_Harness\|look_now_FSM_rx:RCV_Look_Now\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "RCV_Look_Now" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775565 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger look_now_FSM_rx.vhd(57) " "VHDL Process Statement warning at look_now_FSM_rx.vhd(57): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775581 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger look_now_FSM_rx.vhd(65) " "VHDL Process Statement warning at look_now_FSM_rx.vhd(65): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775581 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter look_now_FSM_rx.vhd(71) " "VHDL Process Statement warning at look_now_FSM_rx.vhd(71): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_rx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_rx.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775581 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_rx:RCV_Look_Now"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "look_now_FSM_tx Monitor_Tester:Test_Harness\|look_now_FSM_tx:XMT_Look_Now " "Elaborating entity \"look_now_FSM_tx\" for hierarchy \"Monitor_Tester:Test_Harness\|look_now_FSM_tx:XMT_Look_Now\"" {  } { { "Monitor_TestHarness/Monitor_Tester.vhd" "XMT_Look_Now" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825775596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger look_now_FSM_tx.vhd(57) " "VHDL Process Statement warning at look_now_FSM_tx.vhd(57): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775596 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger look_now_FSM_tx.vhd(65) " "VHDL Process Statement warning at look_now_FSM_tx.vhd(65): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775596 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter look_now_FSM_tx.vhd(71) " "VHDL Process Statement warning at look_now_FSM_tx.vhd(71): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Monitor_TestHarness/look_now_FSM_tx.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/look_now_FSM_tx.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481825775596 "|MonitoringSys|Monitor_Tester:Test_Harness|look_now_FSM_tx:XMT_Look_Now"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[0\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[1\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[2\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[3\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[4\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[5\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[6\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[7\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[8\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[9\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[10\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[11\] " "Synthesized away node \"Monitor_Tester:Test_Harness\|Test_Frames:XMTROM_Test_Frame\|altsyncram:altsyncram_component\|altsyncram_om24:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_om24.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_om24.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Monitor_TestHarness/Test_Frames.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Test_Frames.vhd" 61 0 0 } } { "Monitor_TestHarness/Monitor_Tester.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Monitor_TestHarness/Monitor_Tester.vhd" 171 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 496 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Monitor_Tester:Test_Harness|Test_Frames:XMTROM_Test_Frame|altsyncram:altsyncram_component|altsyncram_om24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[0\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[1\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[2\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[3\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[8\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[9\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[10\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[11\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[16\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[17\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[18\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[19\] " "Synthesized away node \"mainVGA:VGA\|vga_controller_test:controller\|index_logo_3:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_7o14:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_7o14.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_7o14.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "index_logo_3.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/index_logo_3.vhd" 60 0 0 } } { "vga_controller_test.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/vga_controller_test.vhd" 128 0 0 } } { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 793 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 478 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|mainVGA:VGA|vga_controller_test:controller|index_logo_3:img_index_inst|altsyncram:altsyncram_component|altsyncram_7o14:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[0\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 40 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[1\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 70 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[2\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 100 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[3\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 130 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[4\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 160 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[5\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 190 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[6\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 220 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[7\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 250 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[8\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 280 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[9\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 310 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[10\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 340 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[11\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 370 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[12\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 400 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[13\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 430 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[14\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 460 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[15\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 490 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[16\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 520 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[17\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 550 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[18\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 580 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[19\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 610 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[20\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 640 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[21\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 670 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[22\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 700 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[23\] " "Synthesized away node \"Forward_Buffer:FWD_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 730 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Forward_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Forward_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 434 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Forward_Buffer:FWD_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[0\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 40 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[1\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 70 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[2\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 100 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[3\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 130 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[4\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 160 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[5\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 190 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[6\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 220 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[7\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 250 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[8\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 280 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[9\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 310 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[10\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 340 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[11\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 370 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[12\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 400 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[13\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 430 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[14\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 460 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[15\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 490 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[16\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 520 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[17\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 550 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[18\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 580 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[19\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 610 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[20\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 640 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[21\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 670 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[22\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 700 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[23\] " "Synthesized away node \"Transmit_Buffer:TX_buff\|scfifo:scfifo_component\|scfifo_eed1:auto_generated\|a_dpfifo_pda1:dpfifo\|altsyncram_e3t1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_e3t1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_e3t1.tdf" 730 2 0 } } { "db/a_dpfifo_pda1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_pda1.tdf" 44 2 0 } } { "db/scfifo_eed1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_eed1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Transmit_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Transmit_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 421 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Transmit_Buffer:TX_buff|scfifo:scfifo_component|scfifo_eed1:auto_generated|a_dpfifo_pda1:dpfifo|altsyncram_e3t1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[0\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 40 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[1\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 70 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[2\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 100 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[3\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 130 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[4\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 160 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[5\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 190 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[6\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 220 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[7\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 250 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[8\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 280 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[9\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 310 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[10\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 340 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[11\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 370 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[12\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 400 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[13\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 430 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[14\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 460 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[15\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 490 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[16\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 520 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[17\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 550 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[18\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 580 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[19\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 610 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[20\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 640 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[21\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 670 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[22\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 700 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[23\] " "Synthesized away node \"Receive_Buffer:RX_buff\|scfifo:scfifo_component\|scfifo_ibd1:auto_generated\|a_dpfifo_6ba1:dpfifo\|altsyncram_8us1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_8us1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/altsyncram_8us1.tdf" 730 2 0 } } { "db/a_dpfifo_6ba1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/a_dpfifo_6ba1.tdf" 44 2 0 } } { "db/scfifo_ibd1.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/scfifo_ibd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Receive_Buffer.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/Receive_Buffer.vhd" 105 0 0 } } { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 407 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825777159 "|MonitoringSys|Receive_Buffer:RX_buff|scfifo:scfifo_component|scfifo_ibd1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_8us1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481825777159 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481825777159 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div2\"" {  } { { "mainVGA.v" "Div2" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod4\"" {  } { { "mainVGA.v" "Mod4" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod6\"" {  } { { "mainVGA.v" "Mod6" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod5\"" {  } { { "mainVGA.v" "Mod5" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div3\"" {  } { { "mainVGA.v" "Div3" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod7\"" {  } { { "mainVGA.v" "Mod7" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod2\"" {  } { { "mainVGA.v" "Mod2" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod1\"" {  } { { "mainVGA.v" "Mod1" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div1\"" {  } { { "mainVGA.v" "Div1" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div0\"" {  } { { "mainVGA.v" "Div0" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod3\"" {  } { { "mainVGA.v" "Mod3" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod0\"" {  } { { "mainVGA.v" "Mod0" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div4\"" {  } { { "mainVGA.v" "Div4" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod8\"" {  } { { "mainVGA.v" "Mod8" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod10\"" {  } { { "mainVGA.v" "Mod10" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod9\"" {  } { { "mainVGA.v" "Mod9" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Div5\"" {  } { { "mainVGA.v" "Div5" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainVGA:VGA\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainVGA:VGA\|Mod11\"" {  } { { "mainVGA.v" "Mod11" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825781831 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481825781831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"mainVGA:VGA\|lpm_divide:Div2\"" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825782253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|lpm_divide:Div2 " "Instantiated megafunction \"mainVGA:VGA\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782253 ""}  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825782253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"mainVGA:VGA\|lpm_divide:Mod4\"" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825782472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|lpm_divide:Mod4 " "Instantiated megafunction \"mainVGA:VGA\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782472 ""}  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825782472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_h3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"mainVGA:VGA\|lpm_divide:Mod6\"" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825782581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|lpm_divide:Mod6 " "Instantiated megafunction \"mainVGA:VGA\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782581 ""}  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825782581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"mainVGA:VGA\|lpm_divide:Mod5\"" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825782862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|lpm_divide:Mod5 " "Instantiated megafunction \"mainVGA:VGA\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825782862 ""}  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825782862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825782972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825782972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825783003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825783003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainVGA:VGA\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"mainVGA:VGA\|lpm_divide:Div3\"" {  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825783034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainVGA:VGA\|lpm_divide:Div3 " "Instantiated megafunction \"mainVGA:VGA\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825783034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825783034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825783034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481825783034 ""}  } { { "mainVGA.v" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/mainVGA.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481825783034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481825783143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825783143 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481825784393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481825790753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "200 " "200 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481825798113 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fiftyToTenPLL 16 " "Ignored 16 assignments for entity \"fiftyToTenPLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1481825798535 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.1 -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1481825798535 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fiftyToTenPLL -sip fiftyToTenPLL.sip -library lib_fiftyToTenPLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1481825798535 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1481825798535 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fiftyToTenPLL_0002 318 " "Ignored 318 assignments for entity \"fiftyToTenPLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1481825798535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/output_files/Monitoring.map.smsg " "Generated suppressed messages file C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/output_files/Monitoring.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825798832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481825800629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481825800629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_look_now " "No output dependent on input pin \"test_look_now\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|test_look_now"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_result_correct " "No output dependent on input pin \"test_result_correct\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|test_result_correct"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_tagged_sig " "No output dependent on input pin \"fwd_tagged_sig\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_tagged_sig"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[0\] " "No output dependent on input pin \"fwd_frame_id\[0\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[1\] " "No output dependent on input pin \"fwd_frame_id\[1\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[2\] " "No output dependent on input pin \"fwd_frame_id\[2\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[3\] " "No output dependent on input pin \"fwd_frame_id\[3\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[4\] " "No output dependent on input pin \"fwd_frame_id\[4\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[5\] " "No output dependent on input pin \"fwd_frame_id\[5\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[6\] " "No output dependent on input pin \"fwd_frame_id\[6\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[7\] " "No output dependent on input pin \"fwd_frame_id\[7\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[8\] " "No output dependent on input pin \"fwd_frame_id\[8\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[9\] " "No output dependent on input pin \"fwd_frame_id\[9\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[10\] " "No output dependent on input pin \"fwd_frame_id\[10\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[11\] " "No output dependent on input pin \"fwd_frame_id\[11\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[12\] " "No output dependent on input pin \"fwd_frame_id\[12\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[13\] " "No output dependent on input pin \"fwd_frame_id\[13\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[14\] " "No output dependent on input pin \"fwd_frame_id\[14\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[15\] " "No output dependent on input pin \"fwd_frame_id\[15\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[16\] " "No output dependent on input pin \"fwd_frame_id\[16\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[17\] " "No output dependent on input pin \"fwd_frame_id\[17\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[18\] " "No output dependent on input pin \"fwd_frame_id\[18\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[19\] " "No output dependent on input pin \"fwd_frame_id\[19\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[20\] " "No output dependent on input pin \"fwd_frame_id\[20\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[21\] " "No output dependent on input pin \"fwd_frame_id\[21\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[22\] " "No output dependent on input pin \"fwd_frame_id\[22\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fwd_frame_id\[23\] " "No output dependent on input pin \"fwd_frame_id\[23\]\"" {  } { { "MonitoringSys.vhd" "" { Text "C:/Users/Kei Yoshikoshi/Documents/ECE559/Monitoring_VGA_Tester_Everything_Works_restored/MonitoringSys.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481825801660 "|MonitoringSys|fwd_frame_id[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481825801660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6127 " "Implemented 6127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481825801707 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481825801707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5871 " "Implemented 5871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481825801707 ""} { "Info" "ICUT_CUT_TM_RAMS" "134 " "Implemented 134 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481825801707 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1481825801707 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1481825801707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481825801707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 297 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481825801879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 13:16:41 2016 " "Processing ended: Thu Dec 15 13:16:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481825801879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481825801879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481825801879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481825801879 ""}
