[13:16:34.517] <TB3>     INFO: *** Welcome to pxar ***
[13:16:34.517] <TB3>     INFO: *** Today: 2016/05/24
[13:16:34.524] <TB3>     INFO: *** Version: b2a7-dirty
[13:16:34.524] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:16:34.524] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:34.525] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//defaultMaskFile.dat
[13:16:34.525] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C15.dat
[13:16:34.603] <TB3>     INFO:         clk: 4
[13:16:34.603] <TB3>     INFO:         ctr: 4
[13:16:34.603] <TB3>     INFO:         sda: 19
[13:16:34.603] <TB3>     INFO:         tin: 9
[13:16:34.603] <TB3>     INFO:         level: 15
[13:16:34.603] <TB3>     INFO:         triggerdelay: 0
[13:16:34.603] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:16:34.603] <TB3>     INFO: Log level: DEBUG
[13:16:34.613] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:16:34.636] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:16:34.639] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:16:34.642] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:16:36.199] <TB3>     INFO: DUT info: 
[13:16:36.199] <TB3>     INFO: The DUT currently contains the following objects:
[13:16:36.199] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:16:36.199] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:16:36.199] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:16:36.199] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:16:36.199] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.199] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.200] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.200] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:16:36.200] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:16:36.201] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:36.202] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30887936
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1deed70
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d63770
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd4d1d94010
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd4d7fff510
[13:16:36.204] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30953472 fPxarMemory = 0x7fd4d1d94010
[13:16:36.205] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:16:36.206] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[13:16:36.207] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 0.6 C
[13:16:36.207] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:16:36.607] <TB3>     INFO: enter 'restricted' command line mode
[13:16:36.607] <TB3>     INFO: enter test to run
[13:16:36.607] <TB3>     INFO:   test: FPIXTest no parameter change
[13:16:36.607] <TB3>     INFO:   running: fpixtest
[13:16:36.607] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:16:36.610] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:16:36.610] <TB3>     INFO: ######################################################################
[13:16:36.610] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:16:36.610] <TB3>     INFO: ######################################################################
[13:16:36.613] <TB3>     INFO: ######################################################################
[13:16:36.613] <TB3>     INFO: PixTestPretest::doTest()
[13:16:36.613] <TB3>     INFO: ######################################################################
[13:16:36.616] <TB3>     INFO:    ----------------------------------------------------------------------
[13:16:36.616] <TB3>     INFO:    PixTestPretest::programROC() 
[13:16:36.616] <TB3>     INFO:    ----------------------------------------------------------------------
[13:16:54.634] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:16:54.634] <TB3>     INFO: IA differences per ROC:  17.7 20.1 16.1 19.3 18.5 16.1 17.7 17.7 17.7 15.3 18.5 17.7 16.1 19.3 19.3 19.3
[13:16:54.703] <TB3>     INFO:    ----------------------------------------------------------------------
[13:16:54.703] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:16:54.703] <TB3>     INFO:    ----------------------------------------------------------------------
[13:16:54.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:16:54.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:16:55.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[13:16:55.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[13:16:55.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[13:16:55.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[13:16:55.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[13:16:55.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[13:16:55.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  82 Ia 24.6187 mA
[13:16:55.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  79 Ia 23.8187 mA
[13:16:55.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[13:16:55.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[13:16:56.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 24.6187 mA
[13:16:56.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.6187 mA
[13:16:56.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.8187 mA
[13:16:56.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  76 Ia 24.6187 mA
[13:16:56.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  73 Ia 23.8187 mA
[13:16:56.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  74 Ia 23.8187 mA
[13:16:56.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  75 Ia 23.8187 mA
[13:16:56.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  76 Ia 24.6187 mA
[13:16:56.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  73 Ia 23.8187 mA
[13:16:56.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  74 Ia 23.8187 mA
[13:16:57.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  75 Ia 23.8187 mA
[13:16:57.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  76 Ia 24.6187 mA
[13:16:57.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  73 Ia 23.8187 mA
[13:16:57.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.6188 mA
[13:16:57.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  98 Ia 25.4188 mA
[13:16:57.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  91 Ia 23.8187 mA
[13:16:57.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  92 Ia 23.8187 mA
[13:16:57.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  93 Ia 23.8187 mA
[13:16:57.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 24.6187 mA
[13:16:57.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  91 Ia 23.8187 mA
[13:16:58.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  92 Ia 23.8187 mA
[13:16:58.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  93 Ia 23.8187 mA
[13:16:58.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  94 Ia 23.8187 mA
[13:16:58.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  95 Ia 24.6187 mA
[13:16:58.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  92 Ia 23.8187 mA
[13:16:58.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[13:16:58.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[13:16:58.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[13:16:58.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[13:16:58.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 24.6187 mA
[13:16:59.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[13:16:59.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[13:16:59.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[13:16:59.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 24.6187 mA
[13:16:59.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[13:16:59.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[13:16:59.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[13:16:59.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[13:16:59.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[13:16:59.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[13:17:00.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[13:17:00.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[13:17:00.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[13:17:00.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[13:17:00.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[13:17:00.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 23.8187 mA
[13:17:00.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  84 Ia 24.6187 mA
[13:17:00.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 23.8187 mA
[13:17:00.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 23.8187 mA
[13:17:00.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.6188 mA
[13:17:01.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  98 Ia 25.4188 mA
[13:17:01.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  91 Ia 23.8187 mA
[13:17:01.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  92 Ia 23.8187 mA
[13:17:01.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  93 Ia 24.6187 mA
[13:17:01.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 23.8187 mA
[13:17:01.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  91 Ia 23.8187 mA
[13:17:01.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  92 Ia 23.8187 mA
[13:17:01.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  93 Ia 23.8187 mA
[13:17:01.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  94 Ia 24.6187 mA
[13:17:01.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 23.8187 mA
[13:17:02.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  92 Ia 23.8187 mA
[13:17:02.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[13:17:02.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[13:17:02.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[13:17:02.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[13:17:02.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.8187 mA
[13:17:02.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.6187 mA
[13:17:02.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[13:17:02.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[13:17:02.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 24.6187 mA
[13:17:03.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[13:17:03.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[13:17:03.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[13:17:03.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[13:17:03.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.6187 mA
[13:17:03.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  86 Ia 24.6187 mA
[13:17:03.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[13:17:03.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[13:17:03.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 23.8187 mA
[13:17:03.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  86 Ia 23.8187 mA
[13:17:04.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  87 Ia 24.6187 mA
[13:17:04.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.8187 mA
[13:17:04.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.8187 mA
[13:17:04.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 24.6187 mA
[13:17:04.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  83 Ia 23.8187 mA
[13:17:04.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[13:17:04.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[13:17:04.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.6187 mA
[13:17:04.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 23.8187 mA
[13:17:04.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 23.8187 mA
[13:17:05.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  86 Ia 24.6187 mA
[13:17:05.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.8187 mA
[13:17:05.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  84 Ia 23.8187 mA
[13:17:05.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  85 Ia 23.8187 mA
[13:17:05.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  86 Ia 24.6187 mA
[13:17:05.604] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.8187 mA
[13:17:05.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 23.8187 mA
[13:17:05.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 19.8187 mA
[13:17:05.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana 103 Ia 24.6187 mA
[13:17:06.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana 100 Ia 23.8187 mA
[13:17:06.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana 101 Ia 24.6187 mA
[13:17:06.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  98 Ia 23.8187 mA
[13:17:06.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  99 Ia 23.8187 mA
[13:17:06.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana 100 Ia 24.6187 mA
[13:17:06.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  97 Ia 23.8187 mA
[13:17:06.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  98 Ia 23.8187 mA
[13:17:06.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  99 Ia 23.8187 mA
[13:17:06.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana 100 Ia 23.8187 mA
[13:17:06.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana 101 Ia 24.6187 mA
[13:17:07.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[13:17:07.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6187 mA
[13:17:07.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8187 mA
[13:17:07.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 23.8187 mA
[13:17:07.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.6187 mA
[13:17:07.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 23.8187 mA
[13:17:07.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  81 Ia 23.8187 mA
[13:17:07.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  82 Ia 23.8187 mA
[13:17:07.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.6187 mA
[13:17:07.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 23.8187 mA
[13:17:08.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  81 Ia 23.8187 mA
[13:17:08.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  82 Ia 24.6187 mA
[13:17:08.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[13:17:08.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[13:17:08.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[13:17:08.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[13:17:08.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[13:17:08.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[13:17:08.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[13:17:08.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[13:17:09.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[13:17:09.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 24.6187 mA
[13:17:09.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[13:17:09.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 23.8187 mA
[13:17:09.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 20.6188 mA
[13:17:09.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  98 Ia 24.6187 mA
[13:17:09.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  95 Ia 23.8187 mA
[13:17:09.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  96 Ia 23.8187 mA
[13:17:09.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  97 Ia 24.6187 mA
[13:17:09.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 23.8187 mA
[13:17:10.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  95 Ia 23.8187 mA
[13:17:10.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  96 Ia 23.8187 mA
[13:17:10.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  97 Ia 24.6187 mA
[13:17:10.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 23.8187 mA
[13:17:10.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  95 Ia 23.8187 mA
[13:17:10.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  96 Ia 23.8187 mA
[13:17:10.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[13:17:10.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[13:17:10.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.8187 mA
[13:17:10.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  81 Ia 24.6187 mA
[13:17:11.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[13:17:11.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[13:17:11.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 23.8187 mA
[13:17:11.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.8187 mA
[13:17:11.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  82 Ia 24.6187 mA
[13:17:11.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[13:17:11.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 23.8187 mA
[13:17:11.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 24.6187 mA
[13:17:11.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:17:11.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[13:17:12.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.8187 mA
[13:17:12.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  81 Ia 23.8187 mA
[13:17:12.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  82 Ia 24.6187 mA
[13:17:12.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[13:17:12.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  80 Ia 23.8187 mA
[13:17:12.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  81 Ia 23.8187 mA
[13:17:12.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  82 Ia 24.6187 mA
[13:17:12.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[13:17:12.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 23.8187 mA
[13:17:12.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 24.6187 mA
[13:17:13.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[13:17:13.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[13:17:13.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[13:17:13.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[13:17:13.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[13:17:13.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 24.6187 mA
[13:17:13.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[13:17:13.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[13:17:13.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[13:17:13.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 24.6187 mA
[13:17:14.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:17:14.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[13:17:14.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[13:17:14.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  73
[13:17:14.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  92
[13:17:14.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[13:17:14.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  92
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana 101
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[13:17:14.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[13:17:14.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  96
[13:17:14.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[13:17:14.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[13:17:14.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[13:17:16.034] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 393.1 mA = 24.5688 mA/ROC
[13:17:16.034] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  20.1  20.1  19.3  19.3  20.1  20.9  20.1  19.3  20.1  20.1  20.1  20.1
[13:17:16.071] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:16.071] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:17:16.071] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:16.207] <TB3>     INFO: Expecting 231680 events.
[13:17:24.433] <TB3>     INFO: 231680 events read in total (7508ms).
[13:17:24.584] <TB3>     INFO: Test took 8510ms.
[13:17:24.785] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:17:24.788] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:17:24.792] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:17:24.795] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 67
[13:17:24.799] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 117 and Delta(CalDel) = 61
[13:17:24.803] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:17:24.809] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:17:24.813] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 103 and Delta(CalDel) = 59
[13:17:24.816] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:17:24.820] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:17:24.824] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:17:24.828] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 107 and Delta(CalDel) = 58
[13:17:24.832] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:17:24.837] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 107 and Delta(CalDel) = 64
[13:17:24.840] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 64
[13:17:24.845] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 57
[13:17:24.889] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:17:24.928] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:24.928] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:17:24.928] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:25.064] <TB3>     INFO: Expecting 231680 events.
[13:17:33.316] <TB3>     INFO: 231680 events read in total (7537ms).
[13:17:33.322] <TB3>     INFO: Test took 8390ms.
[13:17:33.347] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:17:33.655] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:17:33.659] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:17:33.662] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 171 +/- 32.5
[13:17:33.666] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29.5
[13:17:33.669] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:17:33.673] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 28.5
[13:17:33.676] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[13:17:33.680] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[13:17:33.683] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:17:33.689] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:17:33.693] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:17:33.697] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:17:33.701] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:17:33.704] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 32
[13:17:33.709] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:17:33.743] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:17:33.743] <TB3>     INFO: CalDel:      138   138   132   171   117   143   124   127   147   143   138   126   130   146   142   128
[13:17:33.743] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:17:33.746] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C1.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C2.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C3.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C4.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C5.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C6.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C7.dat
[13:17:33.747] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C8.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C9.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C10.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C11.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C12.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C13.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C14.dat
[13:17:33.748] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:17:33.749] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:17:33.749] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:17:33.749] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:17:33.749] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:17:33.834] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:17:33.834] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:17:33.834] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:17:33.834] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:17:33.838] <TB3>     INFO: ######################################################################
[13:17:33.838] <TB3>     INFO: PixTestTiming::doTest()
[13:17:33.838] <TB3>     INFO: ######################################################################
[13:17:33.838] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:33.838] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:17:33.838] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:33.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:37.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:39.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:42.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:44.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:46.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:48.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:51.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:53.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:55.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:56.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:58.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:59.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:18:01.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:18:02.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:18:04.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:18:05.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:18:07.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:18:08.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:18:10.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:18:11.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:18:13.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:18:14.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:16.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:18:18.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:18:30.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:18:42.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:18:55.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:19:07.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:19:20.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:19:32.075] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:19:44.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:19:57.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:00.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:02.168] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:03.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:05.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:07.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:08.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:10.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:12.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:16.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:18.844] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:21.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:23.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:26.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:28.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:30.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:33.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:20:36.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:20:38.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:20:40.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:20:43.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:20:47.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:20:49.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:20:51.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:20:53.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:20:55.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:20:58.225] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:00.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:02.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:05.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:07.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:09.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:12.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:21:17.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:21:19.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:21:22.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:21:24.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:21:26.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:21:28.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:21:31.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:21:33.440] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:21:34.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:21:37.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:21:39.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:21:41.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:21:44.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:21:46.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:21:48.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:21:50.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:21:52.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:21:54.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:21:55.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:21:57.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:21:58.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:22:00.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:22:01.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:22:03.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:22:05.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:22:06.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:22:08.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:22:09.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:22:11.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:22:12.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:22:14.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:22:15.768] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:22:17.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:22:19.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:22:20.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:22:22.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:22:23.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:22:25.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:22:26.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:22:28.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:22:30.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:22:33.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:22:35.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:22:37.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:22:40.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:22:42.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:22:44.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:22:46.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:22:49.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:22:51.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:22:53.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:22:55.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:22:58.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:23:00.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:23:02.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:23:04.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:23:06.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:23:08.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:23:11.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:23:13.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:23:15.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:23:17.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:23:20.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:23:22.889] <TB3>     INFO: TBM Phase Settings: 200
[13:23:22.889] <TB3>     INFO: 400MHz Phase: 2
[13:23:22.889] <TB3>     INFO: 160MHz Phase: 6
[13:23:22.889] <TB3>     INFO: Functional Phase Area: 3
[13:23:22.892] <TB3>     INFO: Test took 349054 ms.
[13:23:22.892] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:23:22.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:22.892] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:23:22.892] <TB3>     INFO:    ----------------------------------------------------------------------
[13:23:22.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:23:24.034] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:23:25.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:23:27.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:23:28.594] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:23:30.113] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:23:31.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:23:33.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:23:34.678] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:23:36.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:23:37.717] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:23:39.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:23:40.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:23:42.276] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:23:43.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:23:45.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:23:46.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:23:48.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:23:49.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:23:52.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:23:54.421] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:23:56.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:23:58.968] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:24:01.242] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:24:02.763] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:24:04.282] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:24:05.802] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:24:08.075] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:24:10.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:24:12.621] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:24:14.895] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:24:17.169] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:24:18.689] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:24:20.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:24:21.729] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:24:23.002] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:24:26.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:24:28.548] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:24:30.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:24:33.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:24:34.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:24:36.135] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:24:37.655] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:24:39.929] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:24:42.204] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:24:44.476] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:24:46.750] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:24:49.023] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:24:50.543] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:24:52.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:24:53.583] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:24:55.103] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:24:56.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:24:58.145] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:24:59.669] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:25:01.189] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:25:02.709] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:25:04.231] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:25:05.750] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:25:07.271] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:25:08.790] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:25:10.310] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:25:11.830] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:25:13.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:25:15.253] <TB3>     INFO: ROC Delay Settings: 220
[13:25:15.253] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:25:15.253] <TB3>     INFO: ROC Port 0 Delay: 4
[13:25:15.253] <TB3>     INFO: ROC Port 1 Delay: 3
[13:25:15.253] <TB3>     INFO: Functional ROC Area: 4
[13:25:15.256] <TB3>     INFO: Test took 112364 ms.
[13:25:15.256] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:25:15.256] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:15.256] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:25:15.256] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:16.395] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e062 c000 a101 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e062 c000 
[13:25:16.395] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c09 4c0b e022 c000 
[13:25:16.396] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a103 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c0b 4c09 e022 c000 
[13:25:16.396] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:25:30.511] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:30.511] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:25:44.594] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:44.595] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:25:58.688] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:58.688] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:26:12.761] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:12.761] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:26:26.888] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:26.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:26:40.960] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:40.960] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:26:55.027] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:55.027] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:27:09.104] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:09.105] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:27:23.216] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:23.216] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:27:37.284] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:37.666] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:37.678] <TB3>     INFO: Decoding statistics:
[13:27:37.678] <TB3>     INFO:   General information:
[13:27:37.678] <TB3>     INFO: 	 16bit words read:         240000000
[13:27:37.679] <TB3>     INFO: 	 valid events total:       20000000
[13:27:37.679] <TB3>     INFO: 	 empty events:             20000000
[13:27:37.679] <TB3>     INFO: 	 valid events with pixels: 0
[13:27:37.679] <TB3>     INFO: 	 valid pixel hits:         0
[13:27:37.679] <TB3>     INFO:   Event errors: 	           0
[13:27:37.679] <TB3>     INFO: 	 start marker:             0
[13:27:37.679] <TB3>     INFO: 	 stop marker:              0
[13:27:37.679] <TB3>     INFO: 	 overflow:                 0
[13:27:37.679] <TB3>     INFO: 	 invalid 5bit words:       0
[13:27:37.679] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:27:37.679] <TB3>     INFO:   TBM errors: 		           0
[13:27:37.679] <TB3>     INFO: 	 flawed TBM headers:       0
[13:27:37.679] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:27:37.679] <TB3>     INFO: 	 event ID mismatches:      0
[13:27:37.679] <TB3>     INFO:   ROC errors: 		           0
[13:27:37.679] <TB3>     INFO: 	 missing ROC header(s):    0
[13:27:37.679] <TB3>     INFO: 	 misplaced readback start: 0
[13:27:37.679] <TB3>     INFO:   Pixel decoding errors:	   0
[13:27:37.679] <TB3>     INFO: 	 pixel data incomplete:    0
[13:27:37.679] <TB3>     INFO: 	 pixel address:            0
[13:27:37.679] <TB3>     INFO: 	 pulse height fill bit:    0
[13:27:37.679] <TB3>     INFO: 	 buffer corruption:        0
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO:    Read back bit status: 1
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO:    Timings are good!
[13:27:37.679] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:37.679] <TB3>     INFO: Test took 142423 ms.
[13:27:37.679] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:27:37.679] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:37.679] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:37.679] <TB3>     INFO: PixTestTiming::doTest took 603845 ms.
[13:27:37.679] <TB3>     INFO: PixTestTiming::doTest() done
[13:27:37.679] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:27:37.679] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:27:37.680] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:27:37.680] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:27:37.680] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:27:37.680] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:27:37.681] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:27:38.034] <TB3>     INFO: ######################################################################
[13:27:38.035] <TB3>     INFO: PixTestAlive::doTest()
[13:27:38.035] <TB3>     INFO: ######################################################################
[13:27:38.038] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:38.038] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:38.038] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:38.039] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:38.382] <TB3>     INFO: Expecting 41600 events.
[13:27:42.474] <TB3>     INFO: 41600 events read in total (3377ms).
[13:27:42.475] <TB3>     INFO: Test took 4436ms.
[13:27:42.483] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:42.483] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:27:42.483] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:27:42.859] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:27:42.859] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    1    0    0    0    0    0    0    0    0
[13:27:42.859] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    1    0    0    0    0    0    0    0    0
[13:27:42.863] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:42.863] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:42.863] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:42.864] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:43.208] <TB3>     INFO: Expecting 41600 events.
[13:27:46.173] <TB3>     INFO: 41600 events read in total (2250ms).
[13:27:46.173] <TB3>     INFO: Test took 3309ms.
[13:27:46.173] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:46.173] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:27:46.173] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:27:46.174] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:27:46.578] <TB3>     INFO: PixTestAlive::maskTest() done
[13:27:46.578] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:46.581] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:46.581] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:27:46.581] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:46.583] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:46.926] <TB3>     INFO: Expecting 41600 events.
[13:27:51.017] <TB3>     INFO: 41600 events read in total (3376ms).
[13:27:51.017] <TB3>     INFO: Test took 4434ms.
[13:27:51.025] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:51.025] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:27:51.025] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:27:51.396] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:27:51.396] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:27:51.396] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:27:51.396] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:27:51.404] <TB3>     INFO: ######################################################################
[13:27:51.404] <TB3>     INFO: PixTestTrim::doTest()
[13:27:51.404] <TB3>     INFO: ######################################################################
[13:27:51.407] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:51.407] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:27:51.407] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:51.486] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:27:51.486] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:27:51.522] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:51.522] <TB3>     INFO:     run 1 of 1
[13:27:51.522] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:51.869] <TB3>     INFO: Expecting 5025280 events.
[13:28:36.851] <TB3>     INFO: 1389512 events read in total (44267ms).
[13:29:22.305] <TB3>     INFO: 2763216 events read in total (89721ms).
[13:30:07.115] <TB3>     INFO: 4177664 events read in total (134531ms).
[13:30:33.829] <TB3>     INFO: 5025280 events read in total (161245ms).
[13:30:33.873] <TB3>     INFO: Test took 162351ms.
[13:30:33.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:34.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:35.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:36.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:38.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:39.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:41.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:42.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:43.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:45.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:46.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:48.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:49.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:50.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:52.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:53.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:54.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:56.276] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294428672
[13:30:56.280] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5529 minThrLimit = 95.5237 minThrNLimit = 117.77 -> result = 95.5529 -> 95
[13:30:56.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.971 minThrLimit = 104.901 minThrNLimit = 130.851 -> result = 104.971 -> 104
[13:30:56.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.867 minThrLimit = 101.855 minThrNLimit = 122.143 -> result = 101.867 -> 101
[13:30:56.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.567 minThrLimit = 101.552 minThrNLimit = 124.293 -> result = 101.567 -> 101
[13:30:56.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.509 minThrLimit = 104.489 minThrNLimit = 132.484 -> result = 104.509 -> 104
[13:30:56.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6196 minThrLimit = 87.588 minThrNLimit = 111.13 -> result = 87.6196 -> 87
[13:30:56.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5974 minThrLimit = 94.5943 minThrNLimit = 124.54 -> result = 94.5974 -> 94
[13:30:56.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.64 minThrLimit = 105.636 minThrNLimit = 129.398 -> result = 105.64 -> 105
[13:30:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.194 minThrLimit = 89.1691 minThrNLimit = 111.918 -> result = 89.194 -> 89
[13:30:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.846 minThrLimit = 103.672 minThrNLimit = 126.083 -> result = 103.846 -> 103
[13:30:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1202 minThrLimit = 98.1026 minThrNLimit = 121.888 -> result = 98.1202 -> 98
[13:30:56.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3285 minThrLimit = 96.315 minThrNLimit = 121.403 -> result = 96.3285 -> 96
[13:30:56.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6845 minThrLimit = 99.6443 minThrNLimit = 122.282 -> result = 99.6845 -> 99
[13:30:56.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5691 minThrLimit = 98.5639 minThrNLimit = 123.255 -> result = 98.5691 -> 98
[13:30:56.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.13 minThrLimit = 100.078 minThrNLimit = 127.415 -> result = 100.13 -> 100
[13:30:56.287] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.394 minThrLimit = 92.3826 minThrNLimit = 115.556 -> result = 92.394 -> 92
[13:30:56.287] <TB3>     INFO: ROC 0 VthrComp = 95
[13:30:56.287] <TB3>     INFO: ROC 1 VthrComp = 104
[13:30:56.287] <TB3>     INFO: ROC 2 VthrComp = 101
[13:30:56.287] <TB3>     INFO: ROC 3 VthrComp = 101
[13:30:56.287] <TB3>     INFO: ROC 4 VthrComp = 104
[13:30:56.287] <TB3>     INFO: ROC 5 VthrComp = 87
[13:30:56.287] <TB3>     INFO: ROC 6 VthrComp = 94
[13:30:56.287] <TB3>     INFO: ROC 7 VthrComp = 105
[13:30:56.287] <TB3>     INFO: ROC 8 VthrComp = 89
[13:30:56.287] <TB3>     INFO: ROC 9 VthrComp = 103
[13:30:56.287] <TB3>     INFO: ROC 10 VthrComp = 98
[13:30:56.288] <TB3>     INFO: ROC 11 VthrComp = 96
[13:30:56.288] <TB3>     INFO: ROC 12 VthrComp = 99
[13:30:56.288] <TB3>     INFO: ROC 13 VthrComp = 98
[13:30:56.288] <TB3>     INFO: ROC 14 VthrComp = 100
[13:30:56.288] <TB3>     INFO: ROC 15 VthrComp = 92
[13:30:56.288] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:30:56.288] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:30:56.307] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:56.307] <TB3>     INFO:     run 1 of 1
[13:30:56.307] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:56.657] <TB3>     INFO: Expecting 5025280 events.
[13:31:32.873] <TB3>     INFO: 879776 events read in total (35498ms).
[13:32:08.506] <TB3>     INFO: 1758600 events read in total (71131ms).
[13:32:45.039] <TB3>     INFO: 2637224 events read in total (107664ms).
[13:33:20.713] <TB3>     INFO: 3507728 events read in total (143338ms).
[13:33:55.782] <TB3>     INFO: 4374768 events read in total (178407ms).
[13:34:21.843] <TB3>     INFO: 5025280 events read in total (204468ms).
[13:34:21.920] <TB3>     INFO: Test took 205614ms.
[13:34:22.103] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:22.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:24.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:25.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:27.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:28.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:30.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:31.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:33.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:35.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:36.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:38.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:39.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:41.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:43.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:44.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:46.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:47.807] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256258048
[13:34:47.811] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.9647 for pixel 5/1 mean/min/max = 43.403/31.3591/55.447
[13:34:47.811] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.6094 for pixel 12/14 mean/min/max = 46.6653/33.7149/59.6158
[13:34:47.812] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.7939 for pixel 22/39 mean/min/max = 44.2285/31.6282/56.8287
[13:34:47.812] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.7458 for pixel 24/22 mean/min/max = 45.6255/31.3944/59.8565
[13:34:47.813] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.9138 for pixel 14/0 mean/min/max = 45.9669/32.8071/59.1267
[13:34:47.813] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.6701 for pixel 22/10 mean/min/max = 43.0234/31.2698/54.777
[13:34:47.813] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.9637 for pixel 0/12 mean/min/max = 43.3442/31.6467/55.0417
[13:34:47.814] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.4214 for pixel 17/2 mean/min/max = 47.0873/33.6914/60.4832
[13:34:47.814] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0683 for pixel 32/77 mean/min/max = 44.4546/31.7722/57.137
[13:34:47.814] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.3613 for pixel 25/72 mean/min/max = 45.3493/32.089/58.6097
[13:34:47.815] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.1067 for pixel 2/5 mean/min/max = 43.1079/31.2007/55.015
[13:34:47.815] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.3409 for pixel 25/17 mean/min/max = 43.6346/31.8801/55.3892
[13:34:47.815] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.0685 for pixel 22/4 mean/min/max = 43.9527/31.6229/56.2826
[13:34:47.816] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7288 for pixel 0/46 mean/min/max = 43.4433/32.138/54.7486
[13:34:47.816] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.0207 for pixel 20/58 mean/min/max = 42.3875/30.4986/54.2764
[13:34:47.817] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3693 for pixel 31/1 mean/min/max = 44.3515/33.1452/55.5578
[13:34:47.817] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:47.949] <TB3>     INFO: Expecting 411648 events.
[13:34:55.654] <TB3>     INFO: 411648 events read in total (6990ms).
[13:34:55.661] <TB3>     INFO: Expecting 411648 events.
[13:35:03.314] <TB3>     INFO: 411648 events read in total (6990ms).
[13:35:03.323] <TB3>     INFO: Expecting 411648 events.
[13:35:10.972] <TB3>     INFO: 411648 events read in total (6987ms).
[13:35:10.984] <TB3>     INFO: Expecting 411648 events.
[13:35:18.674] <TB3>     INFO: 411648 events read in total (7030ms).
[13:35:18.689] <TB3>     INFO: Expecting 411648 events.
[13:35:26.320] <TB3>     INFO: 411648 events read in total (6976ms).
[13:35:26.337] <TB3>     INFO: Expecting 411648 events.
[13:35:34.004] <TB3>     INFO: 411648 events read in total (7014ms).
[13:35:34.026] <TB3>     INFO: Expecting 411648 events.
[13:35:41.640] <TB3>     INFO: 411648 events read in total (6968ms).
[13:35:41.663] <TB3>     INFO: Expecting 411648 events.
[13:35:49.305] <TB3>     INFO: 411648 events read in total (6994ms).
[13:35:49.330] <TB3>     INFO: Expecting 411648 events.
[13:35:57.058] <TB3>     INFO: 411648 events read in total (7083ms).
[13:35:57.086] <TB3>     INFO: Expecting 411648 events.
[13:36:04.901] <TB3>     INFO: 411648 events read in total (7169ms).
[13:36:04.931] <TB3>     INFO: Expecting 411648 events.
[13:36:12.570] <TB3>     INFO: 411648 events read in total (6997ms).
[13:36:12.602] <TB3>     INFO: Expecting 411648 events.
[13:36:20.362] <TB3>     INFO: 411648 events read in total (7121ms).
[13:36:20.397] <TB3>     INFO: Expecting 411648 events.
[13:36:28.059] <TB3>     INFO: 411648 events read in total (7027ms).
[13:36:28.096] <TB3>     INFO: Expecting 411648 events.
[13:36:35.780] <TB3>     INFO: 411648 events read in total (7050ms).
[13:36:35.820] <TB3>     INFO: Expecting 411648 events.
[13:36:43.443] <TB3>     INFO: 411648 events read in total (6987ms).
[13:36:43.485] <TB3>     INFO: Expecting 411648 events.
[13:36:51.656] <TB3>     INFO: 411648 events read in total (7545ms).
[13:36:51.701] <TB3>     INFO: Test took 123884ms.
[13:36:52.241] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1771 < 35 for itrim+1 = 98; old thr = 34.9714 ... break
[13:36:52.288] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0636 < 35 for itrim = 116; old thr = 33.8598 ... break
[13:36:52.324] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6518 < 35 for itrim = 111; old thr = 33.8113 ... break
[13:36:52.367] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7762 < 35 for itrim+1 = 113; old thr = 34.3716 ... break
[13:36:52.411] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0016 < 35 for itrim = 115; old thr = 34.9185 ... break
[13:36:52.456] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6212 < 35 for itrim+1 = 102; old thr = 34.9304 ... break
[13:36:52.502] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0555 < 35 for itrim = 103; old thr = 34.8362 ... break
[13:36:52.536] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2008 < 35 for itrim = 108; old thr = 34.419 ... break
[13:36:52.583] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0193 < 35 for itrim+1 = 98; old thr = 34.5768 ... break
[13:36:52.626] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1684 < 35 for itrim = 105; old thr = 34.694 ... break
[13:36:52.674] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6114 < 35 for itrim+1 = 101; old thr = 34.8982 ... break
[13:36:52.721] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1763 < 35 for itrim = 109; old thr = 34.0749 ... break
[13:36:52.759] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2506 < 35 for itrim+1 = 97; old thr = 34.9775 ... break
[13:36:52.794] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4623 < 35 for itrim = 99; old thr = 33.8251 ... break
[13:36:52.846] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0169 < 35 for itrim = 108; old thr = 34.9089 ... break
[13:36:52.894] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0934 < 35 for itrim = 108; old thr = 34.4751 ... break
[13:36:52.972] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:36:52.984] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:52.984] <TB3>     INFO:     run 1 of 1
[13:36:52.984] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:53.338] <TB3>     INFO: Expecting 5025280 events.
[13:37:32.183] <TB3>     INFO: 865472 events read in total (38130ms).
[13:38:08.908] <TB3>     INFO: 1730704 events read in total (74855ms).
[13:38:45.739] <TB3>     INFO: 2595904 events read in total (111686ms).
[13:39:22.460] <TB3>     INFO: 3452176 events read in total (148407ms).
[13:39:57.910] <TB3>     INFO: 4304936 events read in total (183857ms).
[13:40:30.848] <TB3>     INFO: 5025280 events read in total (216795ms).
[13:40:30.921] <TB3>     INFO: Test took 217937ms.
[13:40:31.097] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:31.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:33.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:35.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:37.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:39.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:40.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:42.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:43.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:45.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:46.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:48.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:50.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:51.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:53.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:54.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:56.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:57.714] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281374720
[13:40:57.715] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.600645 .. 49.351572
[13:40:57.792] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:40:57.803] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:57.803] <TB3>     INFO:     run 1 of 1
[13:40:57.803] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:58.160] <TB3>     INFO: Expecting 1763840 events.
[13:41:39.421] <TB3>     INFO: 1116168 events read in total (40542ms).
[13:42:05.120] <TB3>     INFO: 1763840 events read in total (66241ms).
[13:42:05.142] <TB3>     INFO: Test took 67339ms.
[13:42:05.189] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:05.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:06.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:07.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:08.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:09.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:10.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:11.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:12.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:13.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:14.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:15.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:16.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:17.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:18.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:19.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:20.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:21.908] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339107840
[13:42:21.989] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.323790 .. 43.628584
[13:42:22.064] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:42:22.075] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:22.075] <TB3>     INFO:     run 1 of 1
[13:42:22.075] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:22.421] <TB3>     INFO: Expecting 1597440 events.
[13:43:06.198] <TB3>     INFO: 1184120 events read in total (43062ms).
[13:43:21.086] <TB3>     INFO: 1597440 events read in total (57950ms).
[13:43:21.106] <TB3>     INFO: Test took 59032ms.
[13:43:21.141] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:21.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:22.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:23.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:24.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:24.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:25.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:26.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:27.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:28.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:29.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:30.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:31.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:32.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:33.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:34.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:35.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:36.297] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296226816
[13:43:36.379] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.816951 .. 40.695414
[13:43:36.454] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:43:36.464] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:36.464] <TB3>     INFO:     run 1 of 1
[13:43:36.464] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:36.817] <TB3>     INFO: Expecting 1397760 events.
[13:44:20.623] <TB3>     INFO: 1201824 events read in total (43091ms).
[13:44:27.541] <TB3>     INFO: 1397760 events read in total (50009ms).
[13:44:27.558] <TB3>     INFO: Test took 51095ms.
[13:44:27.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:27.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:28.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:29.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:30.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:31.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:32.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:33.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:34.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:35.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:35.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:36.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:37.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:38.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:39.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:40.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:41.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:42.557] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328884224
[13:44:42.639] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.166985 .. 40.362690
[13:44:42.717] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:44:42.728] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:42.728] <TB3>     INFO:     run 1 of 1
[13:44:42.728] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:43.077] <TB3>     INFO: Expecting 1264640 events.
[13:45:27.383] <TB3>     INFO: 1165520 events read in total (43589ms).
[13:45:31.265] <TB3>     INFO: 1264640 events read in total (47471ms).
[13:45:31.276] <TB3>     INFO: Test took 48548ms.
[13:45:31.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:31.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:32.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:33.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:34.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:35.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:35.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:36.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:37.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:38.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:39.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:40.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:41.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:42.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:43.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:44.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:45.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:46.027] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338694144
[13:45:46.109] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:45:46.109] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:45:46.120] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:46.120] <TB3>     INFO:     run 1 of 1
[13:45:46.120] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:46.465] <TB3>     INFO: Expecting 1364480 events.
[13:46:26.723] <TB3>     INFO: 1075288 events read in total (39544ms).
[13:46:37.877] <TB3>     INFO: 1364480 events read in total (50698ms).
[13:46:37.890] <TB3>     INFO: Test took 51769ms.
[13:46:37.928] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:38.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:38.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:39.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:40.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:41.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:42.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:43.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:44.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:45.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:46.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:47.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:48.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:49.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:50.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:51.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:52.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:53.531] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358174720
[13:46:53.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[13:46:53.595] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[13:46:53.597] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[13:46:53.598] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[13:46:53.599] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[13:46:53.599] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[13:46:53.599] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[13:46:53.599] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C0.dat
[13:46:53.607] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C1.dat
[13:46:53.615] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C2.dat
[13:46:53.622] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C3.dat
[13:46:53.630] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C4.dat
[13:46:53.637] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C5.dat
[13:46:53.645] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C6.dat
[13:46:53.654] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C7.dat
[13:46:53.661] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C8.dat
[13:46:53.669] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C9.dat
[13:46:53.677] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C10.dat
[13:46:53.685] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C11.dat
[13:46:53.692] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C12.dat
[13:46:53.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C13.dat
[13:46:53.707] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C14.dat
[13:46:53.715] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C15.dat
[13:46:53.722] <TB3>     INFO: PixTestTrim::trimTest() done
[13:46:53.722] <TB3>     INFO: vtrim:      98 116 111 113 115 102 103 108  98 105 101 109  97  99 108 108 
[13:46:53.722] <TB3>     INFO: vthrcomp:   95 104 101 101 104  87  94 105  89 103  98  96  99  98 100  92 
[13:46:53.722] <TB3>     INFO: vcal mean:  34.94  34.97  34.97  34.97  34.95  34.92  34.95  34.95  34.98  34.96  34.96  35.00  34.98  34.94  34.92  34.98 
[13:46:53.722] <TB3>     INFO: vcal RMS:    0.83   0.84   0.89   0.88   0.99   0.85   0.76   1.01   0.84   0.92   0.84   0.83   0.86   0.81   0.88   0.81 
[13:46:53.722] <TB3>     INFO: bits mean:  10.27   9.36  10.28   9.73   9.28  10.63  10.01   9.19   9.80   9.50  10.52  10.53  10.09  10.18  10.92   9.96 
[13:46:53.723] <TB3>     INFO: bits RMS:    2.59   2.47   2.48   2.65   2.69   2.41   2.66   2.51   2.72   2.76   2.52   2.34   2.63   2.57   2.43   2.48 
[13:46:53.741] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:53.742] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:46:53.742] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:53.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:46:53.754] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:46:53.765] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:53.766] <TB3>     INFO:     run 1 of 1
[13:46:53.766] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:54.114] <TB3>     INFO: Expecting 4160000 events.
[13:47:41.575] <TB3>     INFO: 1137405 events read in total (46745ms).
[13:48:27.182] <TB3>     INFO: 2264785 events read in total (92352ms).
[13:49:11.818] <TB3>     INFO: 3382080 events read in total (136988ms).
[13:49:43.439] <TB3>     INFO: 4160000 events read in total (168609ms).
[13:49:43.499] <TB3>     INFO: Test took 169734ms.
[13:49:43.626] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:43.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:45.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:47.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:49.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:51.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:53.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:55.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:56.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:58.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:00.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:02.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:04.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:06.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:08.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:09.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:11.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:13.727] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362102784
[13:50:13.728] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:50:13.802] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:50:13.802] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:50:13.813] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:13.813] <TB3>     INFO:     run 1 of 1
[13:50:13.813] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:14.162] <TB3>     INFO: Expecting 3556800 events.
[13:51:02.171] <TB3>     INFO: 1184255 events read in total (47294ms).
[13:51:49.867] <TB3>     INFO: 2352680 events read in total (94990ms).
[13:52:36.802] <TB3>     INFO: 3516445 events read in total (141925ms).
[13:52:38.757] <TB3>     INFO: 3556800 events read in total (143880ms).
[13:52:38.795] <TB3>     INFO: Test took 144982ms.
[13:52:38.887] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:39.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:40.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:42.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:44.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:45.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:47.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:49.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:51.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:52.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:54.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:56.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:57.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:59.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:01.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:03.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:04.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:06.691] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381054976
[13:53:06.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:53:06.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:53:06.765] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[13:53:06.776] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:06.776] <TB3>     INFO:     run 1 of 1
[13:53:06.776] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:07.119] <TB3>     INFO: Expecting 3286400 events.
[13:53:56.406] <TB3>     INFO: 1240200 events read in total (48572ms).
[13:54:44.877] <TB3>     INFO: 2459225 events read in total (97043ms).
[13:55:17.866] <TB3>     INFO: 3286400 events read in total (130032ms).
[13:55:17.903] <TB3>     INFO: Test took 131128ms.
[13:55:17.979] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:18.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:19.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:21.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:23.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:24.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:26.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:28.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:29.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:31.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:33.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:34.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:36.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:38.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:39.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:41.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:43.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:45.071] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381054976
[13:55:45.072] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:55:45.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:55:45.145] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[13:55:45.156] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:45.156] <TB3>     INFO:     run 1 of 1
[13:55:45.156] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:45.506] <TB3>     INFO: Expecting 3307200 events.
[13:56:36.338] <TB3>     INFO: 1234905 events read in total (50118ms).
[13:57:25.785] <TB3>     INFO: 2448780 events read in total (99565ms).
[13:58:01.508] <TB3>     INFO: 3307200 events read in total (135288ms).
[13:58:01.549] <TB3>     INFO: Test took 136393ms.
[13:58:01.632] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:01.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:03.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:05.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:06.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:08.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:09.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:11.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:13.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:14.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:16.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:18.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:19.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:21.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:23.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:24.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:26.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:28.287] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398946304
[13:58:28.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:58:28.385] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:58:28.385] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[13:58:28.401] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:28.401] <TB3>     INFO:     run 1 of 1
[13:58:28.401] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:28.773] <TB3>     INFO: Expecting 3307200 events.
[13:59:21.701] <TB3>     INFO: 1234565 events read in total (52212ms).
[14:00:09.804] <TB3>     INFO: 2447745 events read in total (100315ms).
[14:00:45.078] <TB3>     INFO: 3307200 events read in total (135589ms).
[14:00:45.115] <TB3>     INFO: Test took 136714ms.
[14:00:45.193] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:45.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:47.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:48.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:50.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:51.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:53.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:55.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:56.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:58.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:59.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:01.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:03.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:04.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:06.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:08.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:09.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:11.466] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399151104
[14:01:11.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.3277, thr difference RMS: 1.56899
[14:01:11.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.86522, thr difference RMS: 1.54529
[14:01:11.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.97949, thr difference RMS: 1.3774
[14:01:11.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.67279, thr difference RMS: 1.27304
[14:01:11.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.89048, thr difference RMS: 1.57623
[14:01:11.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.6257, thr difference RMS: 1.24167
[14:01:11.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.40001, thr difference RMS: 1.24862
[14:01:11.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.1338, thr difference RMS: 1.33224
[14:01:11.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.0089, thr difference RMS: 1.48691
[14:01:11.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.6626, thr difference RMS: 1.54723
[14:01:11.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.36917, thr difference RMS: 1.70059
[14:01:11.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.60513, thr difference RMS: 1.57202
[14:01:11.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.59125, thr difference RMS: 1.86771
[14:01:11.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.17755, thr difference RMS: 1.74217
[14:01:11.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.46876, thr difference RMS: 1.7235
[14:01:11.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.78484, thr difference RMS: 1.4214
[14:01:11.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.27214, thr difference RMS: 1.56619
[14:01:11.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.9021, thr difference RMS: 1.54553
[14:01:11.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.91068, thr difference RMS: 1.36755
[14:01:11.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.65542, thr difference RMS: 1.27301
[14:01:11.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.86305, thr difference RMS: 1.54132
[14:01:11.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.70281, thr difference RMS: 1.22029
[14:01:11.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.41373, thr difference RMS: 1.24283
[14:01:11.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.2061, thr difference RMS: 1.2983
[14:01:11.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.96685, thr difference RMS: 1.49892
[14:01:11.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.674, thr difference RMS: 1.51413
[14:01:11.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.32223, thr difference RMS: 1.71427
[14:01:11.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.67545, thr difference RMS: 1.56891
[14:01:11.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.60374, thr difference RMS: 1.86705
[14:01:11.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.18863, thr difference RMS: 1.72866
[14:01:11.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.45975, thr difference RMS: 1.70613
[14:01:11.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.83169, thr difference RMS: 1.39746
[14:01:11.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.3527, thr difference RMS: 1.55813
[14:01:11.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.0174, thr difference RMS: 1.52964
[14:01:11.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.91802, thr difference RMS: 1.36842
[14:01:11.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.7507, thr difference RMS: 1.24364
[14:01:11.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.90064, thr difference RMS: 1.54489
[14:01:11.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.86501, thr difference RMS: 1.22284
[14:01:11.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.49506, thr difference RMS: 1.23133
[14:01:11.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4449, thr difference RMS: 1.30195
[14:01:11.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.97873, thr difference RMS: 1.50342
[14:01:11.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.7272, thr difference RMS: 1.53605
[14:01:11.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.41509, thr difference RMS: 1.71937
[14:01:11.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.81532, thr difference RMS: 1.54472
[14:01:11.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.73794, thr difference RMS: 1.86283
[14:01:11.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.29107, thr difference RMS: 1.73663
[14:01:11.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.65692, thr difference RMS: 1.70475
[14:01:11.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.94645, thr difference RMS: 1.38982
[14:01:11.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.44194, thr difference RMS: 1.58017
[14:01:11.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.1488, thr difference RMS: 1.52578
[14:01:11.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.89263, thr difference RMS: 1.35371
[14:01:11.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.80957, thr difference RMS: 1.25728
[14:01:11.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.90523, thr difference RMS: 1.53957
[14:01:11.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.01433, thr difference RMS: 1.24463
[14:01:11.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.5886, thr difference RMS: 1.24319
[14:01:11.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.6234, thr difference RMS: 1.25848
[14:01:11.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.01346, thr difference RMS: 1.49948
[14:01:11.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.7741, thr difference RMS: 1.52747
[14:01:11.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.46585, thr difference RMS: 1.71384
[14:01:11.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.98744, thr difference RMS: 1.52641
[14:01:11.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.77968, thr difference RMS: 1.8356
[14:01:11.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.37923, thr difference RMS: 1.7465
[14:01:11.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.75428, thr difference RMS: 1.6846
[14:01:11.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.06733, thr difference RMS: 1.38625
[14:01:11.605] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:01:11.609] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2000 seconds
[14:01:11.609] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:01:12.314] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:01:12.314] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:01:12.319] <TB3>     INFO: ######################################################################
[14:01:12.320] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:01:12.320] <TB3>     INFO: ######################################################################
[14:01:12.320] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:12.320] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:01:12.320] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:12.320] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:01:12.332] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:01:12.332] <TB3>     INFO:     run 1 of 1
[14:01:12.332] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:12.677] <TB3>     INFO: Expecting 59072000 events.
[14:01:42.637] <TB3>     INFO: 1072600 events read in total (29245ms).
[14:02:12.091] <TB3>     INFO: 2141200 events read in total (58699ms).
[14:02:40.957] <TB3>     INFO: 3211200 events read in total (87565ms).
[14:03:10.904] <TB3>     INFO: 4282800 events read in total (117512ms).
[14:03:39.854] <TB3>     INFO: 5351000 events read in total (146462ms).
[14:04:09.073] <TB3>     INFO: 6421400 events read in total (175681ms).
[14:04:38.178] <TB3>     INFO: 7492600 events read in total (204786ms).
[14:05:06.807] <TB3>     INFO: 8561200 events read in total (233415ms).
[14:05:35.787] <TB3>     INFO: 9631200 events read in total (262395ms).
[14:06:04.445] <TB3>     INFO: 10701600 events read in total (291053ms).
[14:06:33.671] <TB3>     INFO: 11770000 events read in total (320279ms).
[14:07:02.318] <TB3>     INFO: 12841600 events read in total (348926ms).
[14:07:32.107] <TB3>     INFO: 13911200 events read in total (378715ms).
[14:08:02.022] <TB3>     INFO: 14979800 events read in total (408630ms).
[14:08:32.959] <TB3>     INFO: 16051200 events read in total (439567ms).
[14:09:02.200] <TB3>     INFO: 17120600 events read in total (468808ms).
[14:09:31.046] <TB3>     INFO: 18188800 events read in total (497654ms).
[14:09:59.820] <TB3>     INFO: 19260400 events read in total (526428ms).
[14:10:28.975] <TB3>     INFO: 20330200 events read in total (555583ms).
[14:10:59.058] <TB3>     INFO: 21399000 events read in total (585666ms).
[14:11:29.419] <TB3>     INFO: 22471800 events read in total (616027ms).
[14:11:59.673] <TB3>     INFO: 23540200 events read in total (646281ms).
[14:12:29.801] <TB3>     INFO: 24609000 events read in total (676409ms).
[14:12:59.542] <TB3>     INFO: 25681200 events read in total (706150ms).
[14:13:29.195] <TB3>     INFO: 26749600 events read in total (735803ms).
[14:13:58.754] <TB3>     INFO: 27818600 events read in total (765362ms).
[14:14:27.429] <TB3>     INFO: 28891000 events read in total (794037ms).
[14:14:56.048] <TB3>     INFO: 29959000 events read in total (822656ms).
[14:15:24.845] <TB3>     INFO: 31027000 events read in total (851453ms).
[14:15:54.608] <TB3>     INFO: 32099800 events read in total (881216ms).
[14:16:23.569] <TB3>     INFO: 33168200 events read in total (910177ms).
[14:16:52.406] <TB3>     INFO: 34236600 events read in total (939014ms).
[14:17:21.129] <TB3>     INFO: 35308400 events read in total (967737ms).
[14:17:49.836] <TB3>     INFO: 36376400 events read in total (996444ms).
[14:18:18.483] <TB3>     INFO: 37444400 events read in total (1025091ms).
[14:18:47.149] <TB3>     INFO: 38515200 events read in total (1053757ms).
[14:19:15.683] <TB3>     INFO: 39584800 events read in total (1082291ms).
[14:19:44.363] <TB3>     INFO: 40652200 events read in total (1110971ms).
[14:20:12.857] <TB3>     INFO: 41721000 events read in total (1139465ms).
[14:20:41.524] <TB3>     INFO: 42792000 events read in total (1168132ms).
[14:21:10.074] <TB3>     INFO: 43860200 events read in total (1196682ms).
[14:21:38.837] <TB3>     INFO: 44927600 events read in total (1225445ms).
[14:22:07.342] <TB3>     INFO: 45996800 events read in total (1253950ms).
[14:22:35.967] <TB3>     INFO: 47066600 events read in total (1282575ms).
[14:23:04.488] <TB3>     INFO: 48134600 events read in total (1311096ms).
[14:23:33.099] <TB3>     INFO: 49202800 events read in total (1339707ms).
[14:24:01.614] <TB3>     INFO: 50273400 events read in total (1368222ms).
[14:24:30.191] <TB3>     INFO: 51341400 events read in total (1396799ms).
[14:24:58.691] <TB3>     INFO: 52409400 events read in total (1425299ms).
[14:25:27.280] <TB3>     INFO: 53476800 events read in total (1453888ms).
[14:25:55.981] <TB3>     INFO: 54548200 events read in total (1482589ms).
[14:26:24.614] <TB3>     INFO: 55616400 events read in total (1511222ms).
[14:26:53.095] <TB3>     INFO: 56683800 events read in total (1539703ms).
[14:27:21.360] <TB3>     INFO: 57752000 events read in total (1567968ms).
[14:27:49.708] <TB3>     INFO: 58823800 events read in total (1596316ms).
[14:27:56.574] <TB3>     INFO: 59072000 events read in total (1603182ms).
[14:27:56.593] <TB3>     INFO: Test took 1604261ms.
[14:27:56.649] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:56.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:56.775] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:58.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:58.009] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:59.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:59.225] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:00.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:00.471] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:01.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:01.705] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:02.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:02.870] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:04.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:04.056] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:05.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:05.249] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:06.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:06.411] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:07.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:07.573] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:08.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:08.759] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:09.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:09.931] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:11.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:11.091] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:12.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:12.254] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:13.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:13.440] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:14.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:14.600] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:15.802] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 503631872
[14:28:15.834] <TB3>     INFO: PixTestScurves::scurves() done 
[14:28:15.834] <TB3>     INFO: Vcal mean:  35.07  35.09  35.08  35.04  35.09  34.99  35.02  35.12  35.14  35.06  35.03  35.10  35.07  35.10  35.03  35.08 
[14:28:15.834] <TB3>     INFO: Vcal RMS:    0.69   0.70   0.75   0.76   0.89   0.73   0.64   0.91   0.71   0.79   0.73   0.71   0.73   0.69   0.75   0.70 
[14:28:15.834] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:28:15.913] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:28:15.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:28:15.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:28:15.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:28:15.913] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:28:15.913] <TB3>     INFO: ######################################################################
[14:28:15.914] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:28:15.914] <TB3>     INFO: ######################################################################
[14:28:15.917] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:28:16.262] <TB3>     INFO: Expecting 41600 events.
[14:28:20.323] <TB3>     INFO: 41600 events read in total (3338ms).
[14:28:20.324] <TB3>     INFO: Test took 4407ms.
[14:28:20.332] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:20.332] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:28:20.332] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:28:20.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 10, 79] has eff 0/10
[14:28:20.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 10, 79]
[14:28:20.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 57] has eff 0/10
[14:28:20.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 57]
[14:28:20.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:28:20.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:28:20.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:28:20.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:28:20.680] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:28:21.026] <TB3>     INFO: Expecting 41600 events.
[14:28:25.180] <TB3>     INFO: 41600 events read in total (3439ms).
[14:28:25.181] <TB3>     INFO: Test took 4501ms.
[14:28:25.189] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:25.189] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:28:25.189] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.059
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.535
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.938
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.156
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.132
[14:28:25.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.259
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 195
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.877
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.096
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 164
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.238
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 192
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.461
[14:28:25.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 197
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.151
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 183
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.474
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.454
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.691
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 182
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.503
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.608
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 179
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:28:25.196] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:28:25.197] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:28:25.280] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:28:25.624] <TB3>     INFO: Expecting 41600 events.
[14:28:29.769] <TB3>     INFO: 41600 events read in total (3430ms).
[14:28:29.769] <TB3>     INFO: Test took 4489ms.
[14:28:29.777] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:29.777] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:28:29.777] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:28:29.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:28:29.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 2
[14:28:29.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6228
[14:28:29.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,60] phvalue 82
[14:28:29.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5224
[14:28:29.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 76
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0595
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 62
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7563
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 82
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5483
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9443
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 86
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9005
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,30] phvalue 76
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.9866
[14:28:29.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 59
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7398
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 93
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3726
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 93
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1966
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 84
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5176
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 75
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0228
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,62] phvalue 64
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.8984
[14:28:29.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 93
[14:28:29.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.0383
[14:28:29.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 93
[14:28:29.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0081
[14:28:29.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 74
[14:28:29.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 60, 0 0
[14:28:30.196] <TB3>     INFO: Expecting 2560 events.
[14:28:31.154] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:31.155] <TB3>     INFO: Test took 1369ms.
[14:28:31.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:31.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 1 1
[14:28:31.663] <TB3>     INFO: Expecting 2560 events.
[14:28:32.621] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:32.621] <TB3>     INFO: Test took 1466ms.
[14:28:32.621] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:32.621] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[14:28:33.129] <TB3>     INFO: Expecting 2560 events.
[14:28:34.087] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:34.087] <TB3>     INFO: Test took 1466ms.
[14:28:34.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:34.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 3 3
[14:28:34.594] <TB3>     INFO: Expecting 2560 events.
[14:28:35.550] <TB3>     INFO: 2560 events read in total (240ms).
[14:28:35.551] <TB3>     INFO: Test took 1464ms.
[14:28:35.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:35.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[14:28:36.059] <TB3>     INFO: Expecting 2560 events.
[14:28:37.017] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:37.017] <TB3>     INFO: Test took 1466ms.
[14:28:37.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:37.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 5 5
[14:28:37.525] <TB3>     INFO: Expecting 2560 events.
[14:28:38.482] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:38.483] <TB3>     INFO: Test took 1466ms.
[14:28:38.483] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:38.483] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 30, 6 6
[14:28:38.990] <TB3>     INFO: Expecting 2560 events.
[14:28:39.948] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:39.948] <TB3>     INFO: Test took 1465ms.
[14:28:39.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:39.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 7 7
[14:28:40.456] <TB3>     INFO: Expecting 2560 events.
[14:28:41.414] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:41.414] <TB3>     INFO: Test took 1465ms.
[14:28:41.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:41.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 8 8
[14:28:41.922] <TB3>     INFO: Expecting 2560 events.
[14:28:42.879] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:42.879] <TB3>     INFO: Test took 1464ms.
[14:28:42.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:42.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[14:28:43.388] <TB3>     INFO: Expecting 2560 events.
[14:28:44.346] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:44.346] <TB3>     INFO: Test took 1464ms.
[14:28:44.346] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:44.346] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[14:28:44.854] <TB3>     INFO: Expecting 2560 events.
[14:28:45.811] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:45.812] <TB3>     INFO: Test took 1465ms.
[14:28:45.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:45.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 11 11
[14:28:46.320] <TB3>     INFO: Expecting 2560 events.
[14:28:47.278] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:47.278] <TB3>     INFO: Test took 1466ms.
[14:28:47.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:47.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 62, 12 12
[14:28:47.786] <TB3>     INFO: Expecting 2560 events.
[14:28:48.742] <TB3>     INFO: 2560 events read in total (241ms).
[14:28:48.743] <TB3>     INFO: Test took 1464ms.
[14:28:48.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:48.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 13 13
[14:28:49.251] <TB3>     INFO: Expecting 2560 events.
[14:28:50.209] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:50.209] <TB3>     INFO: Test took 1465ms.
[14:28:50.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:50.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 14 14
[14:28:50.717] <TB3>     INFO: Expecting 2560 events.
[14:28:51.674] <TB3>     INFO: 2560 events read in total (242ms).
[14:28:51.674] <TB3>     INFO: Test took 1465ms.
[14:28:51.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:51.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[14:28:52.197] <TB3>     INFO: Expecting 2560 events.
[14:28:53.154] <TB3>     INFO: 2560 events read in total (243ms).
[14:28:53.154] <TB3>     INFO: Test took 1478ms.
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC11
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:28:53.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:28:53.157] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:53.666] <TB3>     INFO: Expecting 655360 events.
[14:29:05.533] <TB3>     INFO: 655360 events read in total (11152ms).
[14:29:05.544] <TB3>     INFO: Expecting 655360 events.
[14:29:17.213] <TB3>     INFO: 655360 events read in total (11097ms).
[14:29:17.230] <TB3>     INFO: Expecting 655360 events.
[14:29:28.888] <TB3>     INFO: 655360 events read in total (11099ms).
[14:29:28.908] <TB3>     INFO: Expecting 655360 events.
[14:29:40.567] <TB3>     INFO: 655360 events read in total (11102ms).
[14:29:40.590] <TB3>     INFO: Expecting 655360 events.
[14:29:52.196] <TB3>     INFO: 655360 events read in total (11046ms).
[14:29:52.224] <TB3>     INFO: Expecting 655360 events.
[14:30:03.799] <TB3>     INFO: 655360 events read in total (11021ms).
[14:30:03.832] <TB3>     INFO: Expecting 655360 events.
[14:30:15.414] <TB3>     INFO: 655360 events read in total (11035ms).
[14:30:15.456] <TB3>     INFO: Expecting 655360 events.
[14:30:27.055] <TB3>     INFO: 655360 events read in total (11060ms).
[14:30:27.096] <TB3>     INFO: Expecting 655360 events.
[14:30:38.743] <TB3>     INFO: 655360 events read in total (11111ms).
[14:30:38.790] <TB3>     INFO: Expecting 655360 events.
[14:30:50.425] <TB3>     INFO: 655360 events read in total (11106ms).
[14:30:50.475] <TB3>     INFO: Expecting 655360 events.
[14:31:02.091] <TB3>     INFO: 655360 events read in total (11086ms).
[14:31:02.154] <TB3>     INFO: Expecting 655360 events.
[14:31:13.809] <TB3>     INFO: 655360 events read in total (11129ms).
[14:31:13.866] <TB3>     INFO: Expecting 655360 events.
[14:31:25.494] <TB3>     INFO: 655360 events read in total (11101ms).
[14:31:25.558] <TB3>     INFO: Expecting 655360 events.
[14:31:37.225] <TB3>     INFO: 655360 events read in total (11140ms).
[14:31:37.291] <TB3>     INFO: Expecting 655360 events.
[14:31:48.925] <TB3>     INFO: 655360 events read in total (11108ms).
[14:31:48.996] <TB3>     INFO: Expecting 655360 events.
[14:32:00.595] <TB3>     INFO: 655360 events read in total (11073ms).
[14:32:00.669] <TB3>     INFO: Test took 187512ms.
[14:32:00.762] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:01.070] <TB3>     INFO: Expecting 655360 events.
[14:32:12.851] <TB3>     INFO: 655360 events read in total (11067ms).
[14:32:12.862] <TB3>     INFO: Expecting 655360 events.
[14:32:24.491] <TB3>     INFO: 655360 events read in total (11060ms).
[14:32:24.507] <TB3>     INFO: Expecting 655360 events.
[14:32:36.150] <TB3>     INFO: 655360 events read in total (11078ms).
[14:32:36.172] <TB3>     INFO: Expecting 655360 events.
[14:32:47.821] <TB3>     INFO: 655360 events read in total (11089ms).
[14:32:47.845] <TB3>     INFO: Expecting 655360 events.
[14:32:59.461] <TB3>     INFO: 655360 events read in total (11060ms).
[14:32:59.490] <TB3>     INFO: Expecting 655360 events.
[14:33:11.135] <TB3>     INFO: 655360 events read in total (11094ms).
[14:33:11.166] <TB3>     INFO: Expecting 655360 events.
[14:33:22.749] <TB3>     INFO: 655360 events read in total (11033ms).
[14:33:22.790] <TB3>     INFO: Expecting 655360 events.
[14:33:34.439] <TB3>     INFO: 655360 events read in total (11108ms).
[14:33:34.480] <TB3>     INFO: Expecting 655360 events.
[14:33:46.207] <TB3>     INFO: 655360 events read in total (11183ms).
[14:33:46.252] <TB3>     INFO: Expecting 655360 events.
[14:33:57.998] <TB3>     INFO: 655360 events read in total (11210ms).
[14:33:58.047] <TB3>     INFO: Expecting 655360 events.
[14:34:09.826] <TB3>     INFO: 655360 events read in total (11253ms).
[14:34:09.878] <TB3>     INFO: Expecting 655360 events.
[14:34:21.554] <TB3>     INFO: 655360 events read in total (11147ms).
[14:34:21.612] <TB3>     INFO: Expecting 655360 events.
[14:34:33.438] <TB3>     INFO: 655360 events read in total (11299ms).
[14:34:33.499] <TB3>     INFO: Expecting 655360 events.
[14:34:45.606] <TB3>     INFO: 655360 events read in total (11580ms).
[14:34:45.672] <TB3>     INFO: Expecting 655360 events.
[14:34:57.390] <TB3>     INFO: 655360 events read in total (11191ms).
[14:34:57.459] <TB3>     INFO: Expecting 655360 events.
[14:35:09.239] <TB3>     INFO: 655360 events read in total (11254ms).
[14:35:09.316] <TB3>     INFO: Test took 188554ms.
[14:35:09.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:35:09.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:35:09.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:35:09.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:35:09.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:35:09.496] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:35:09.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:35:09.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:35:09.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:35:09.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:35:09.498] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:35:09.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:35:09.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:35:09.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:09.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:35:09.501] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.508] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.516] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.524] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.531] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.539] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:09.552] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:09.559] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:09.566] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:35:09.574] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:35:09.581] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.588] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.595] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.603] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.610] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.617] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.624] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.632] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.639] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.646] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.654] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:09.661] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:09.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:35:09.700] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:09.700] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:09.701] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:09.702] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:10.048] <TB3>     INFO: Expecting 41600 events.
[14:35:13.882] <TB3>     INFO: 41600 events read in total (3119ms).
[14:35:13.883] <TB3>     INFO: Test took 4178ms.
[14:35:14.543] <TB3>     INFO: Expecting 41600 events.
[14:35:18.395] <TB3>     INFO: 41600 events read in total (3137ms).
[14:35:18.396] <TB3>     INFO: Test took 4200ms.
[14:35:19.049] <TB3>     INFO: Expecting 41600 events.
[14:35:22.887] <TB3>     INFO: 41600 events read in total (3123ms).
[14:35:22.888] <TB3>     INFO: Test took 4186ms.
[14:35:23.195] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:23.327] <TB3>     INFO: Expecting 2560 events.
[14:35:24.286] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:24.287] <TB3>     INFO: Test took 1092ms.
[14:35:24.289] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:24.795] <TB3>     INFO: Expecting 2560 events.
[14:35:25.753] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:25.754] <TB3>     INFO: Test took 1465ms.
[14:35:25.756] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:26.263] <TB3>     INFO: Expecting 2560 events.
[14:35:27.220] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:27.220] <TB3>     INFO: Test took 1464ms.
[14:35:27.222] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:27.729] <TB3>     INFO: Expecting 2560 events.
[14:35:28.685] <TB3>     INFO: 2560 events read in total (241ms).
[14:35:28.686] <TB3>     INFO: Test took 1464ms.
[14:35:28.689] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:29.195] <TB3>     INFO: Expecting 2560 events.
[14:35:30.154] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:30.154] <TB3>     INFO: Test took 1465ms.
[14:35:30.156] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:30.663] <TB3>     INFO: Expecting 2560 events.
[14:35:31.620] <TB3>     INFO: 2560 events read in total (242ms).
[14:35:31.621] <TB3>     INFO: Test took 1465ms.
[14:35:31.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:32.129] <TB3>     INFO: Expecting 2560 events.
[14:35:33.088] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:33.089] <TB3>     INFO: Test took 1466ms.
[14:35:33.092] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:33.602] <TB3>     INFO: Expecting 2560 events.
[14:35:34.561] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:34.561] <TB3>     INFO: Test took 1469ms.
[14:35:34.563] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:35.070] <TB3>     INFO: Expecting 2560 events.
[14:35:36.028] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:36.028] <TB3>     INFO: Test took 1465ms.
[14:35:36.031] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:36.537] <TB3>     INFO: Expecting 2560 events.
[14:35:37.496] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:37.496] <TB3>     INFO: Test took 1465ms.
[14:35:37.498] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:38.005] <TB3>     INFO: Expecting 2560 events.
[14:35:38.965] <TB3>     INFO: 2560 events read in total (245ms).
[14:35:38.966] <TB3>     INFO: Test took 1468ms.
[14:35:38.968] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:39.474] <TB3>     INFO: Expecting 2560 events.
[14:35:40.432] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:40.432] <TB3>     INFO: Test took 1464ms.
[14:35:40.435] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:40.941] <TB3>     INFO: Expecting 2560 events.
[14:35:41.901] <TB3>     INFO: 2560 events read in total (245ms).
[14:35:41.902] <TB3>     INFO: Test took 1468ms.
[14:35:41.904] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:42.411] <TB3>     INFO: Expecting 2560 events.
[14:35:43.370] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:43.371] <TB3>     INFO: Test took 1467ms.
[14:35:43.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:43.879] <TB3>     INFO: Expecting 2560 events.
[14:35:44.853] <TB3>     INFO: 2560 events read in total (259ms).
[14:35:44.854] <TB3>     INFO: Test took 1481ms.
[14:35:44.855] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:45.365] <TB3>     INFO: Expecting 2560 events.
[14:35:46.325] <TB3>     INFO: 2560 events read in total (246ms).
[14:35:46.325] <TB3>     INFO: Test took 1470ms.
[14:35:46.327] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:46.834] <TB3>     INFO: Expecting 2560 events.
[14:35:47.792] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:47.793] <TB3>     INFO: Test took 1466ms.
[14:35:47.795] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:48.301] <TB3>     INFO: Expecting 2560 events.
[14:35:49.259] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:49.259] <TB3>     INFO: Test took 1464ms.
[14:35:49.261] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:49.772] <TB3>     INFO: Expecting 2560 events.
[14:35:50.731] <TB3>     INFO: 2560 events read in total (245ms).
[14:35:50.731] <TB3>     INFO: Test took 1470ms.
[14:35:50.733] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:51.240] <TB3>     INFO: Expecting 2560 events.
[14:35:52.200] <TB3>     INFO: 2560 events read in total (245ms).
[14:35:52.200] <TB3>     INFO: Test took 1467ms.
[14:35:52.202] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:52.712] <TB3>     INFO: Expecting 2560 events.
[14:35:53.670] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:53.670] <TB3>     INFO: Test took 1468ms.
[14:35:53.672] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:54.186] <TB3>     INFO: Expecting 2560 events.
[14:35:55.153] <TB3>     INFO: 2560 events read in total (251ms).
[14:35:55.154] <TB3>     INFO: Test took 1482ms.
[14:35:55.156] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:55.663] <TB3>     INFO: Expecting 2560 events.
[14:35:56.628] <TB3>     INFO: 2560 events read in total (249ms).
[14:35:56.628] <TB3>     INFO: Test took 1472ms.
[14:35:56.630] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:57.138] <TB3>     INFO: Expecting 2560 events.
[14:35:58.096] <TB3>     INFO: 2560 events read in total (243ms).
[14:35:58.097] <TB3>     INFO: Test took 1467ms.
[14:35:58.099] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:58.605] <TB3>     INFO: Expecting 2560 events.
[14:35:59.564] <TB3>     INFO: 2560 events read in total (244ms).
[14:35:59.565] <TB3>     INFO: Test took 1466ms.
[14:35:59.567] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:00.073] <TB3>     INFO: Expecting 2560 events.
[14:36:01.031] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:01.031] <TB3>     INFO: Test took 1464ms.
[14:36:01.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:01.539] <TB3>     INFO: Expecting 2560 events.
[14:36:02.500] <TB3>     INFO: 2560 events read in total (246ms).
[14:36:02.501] <TB3>     INFO: Test took 1467ms.
[14:36:02.502] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:03.010] <TB3>     INFO: Expecting 2560 events.
[14:36:03.968] <TB3>     INFO: 2560 events read in total (244ms).
[14:36:03.968] <TB3>     INFO: Test took 1466ms.
[14:36:03.971] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:04.482] <TB3>     INFO: Expecting 2560 events.
[14:36:05.439] <TB3>     INFO: 2560 events read in total (242ms).
[14:36:05.439] <TB3>     INFO: Test took 1469ms.
[14:36:05.441] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:05.948] <TB3>     INFO: Expecting 2560 events.
[14:36:06.912] <TB3>     INFO: 2560 events read in total (248ms).
[14:36:06.912] <TB3>     INFO: Test took 1471ms.
[14:36:06.914] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:07.421] <TB3>     INFO: Expecting 2560 events.
[14:36:08.379] <TB3>     INFO: 2560 events read in total (243ms).
[14:36:08.380] <TB3>     INFO: Test took 1466ms.
[14:36:08.382] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:08.888] <TB3>     INFO: Expecting 2560 events.
[14:36:09.849] <TB3>     INFO: 2560 events read in total (246ms).
[14:36:09.851] <TB3>     INFO: Test took 1470ms.
[14:36:10.873] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:36:10.873] <TB3>     INFO: PH scale (per ROC):    78  75  75  70  81  86  85  67  76  76  78  77  80  71  79  80
[14:36:10.873] <TB3>     INFO: PH offset (per ROC):  166 175 186 173 176 159 166 192 158 159 163 175 178 160 157 173
[14:36:11.049] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:36:11.054] <TB3>     INFO: ######################################################################
[14:36:11.054] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:36:11.054] <TB3>     INFO: ######################################################################
[14:36:11.054] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:36:11.066] <TB3>     INFO: scanning low vcal = 10
[14:36:11.409] <TB3>     INFO: Expecting 41600 events.
[14:36:15.131] <TB3>     INFO: 41600 events read in total (3007ms).
[14:36:15.131] <TB3>     INFO: Test took 4065ms.
[14:36:15.133] <TB3>     INFO: scanning low vcal = 20
[14:36:15.639] <TB3>     INFO: Expecting 41600 events.
[14:36:19.372] <TB3>     INFO: 41600 events read in total (3018ms).
[14:36:19.372] <TB3>     INFO: Test took 4239ms.
[14:36:19.374] <TB3>     INFO: scanning low vcal = 30
[14:36:19.881] <TB3>     INFO: Expecting 41600 events.
[14:36:23.598] <TB3>     INFO: 41600 events read in total (3002ms).
[14:36:23.599] <TB3>     INFO: Test took 4225ms.
[14:36:23.601] <TB3>     INFO: scanning low vcal = 40
[14:36:24.106] <TB3>     INFO: Expecting 41600 events.
[14:36:28.335] <TB3>     INFO: 41600 events read in total (3514ms).
[14:36:28.336] <TB3>     INFO: Test took 4735ms.
[14:36:28.339] <TB3>     INFO: scanning low vcal = 50
[14:36:28.762] <TB3>     INFO: Expecting 41600 events.
[14:36:33.018] <TB3>     INFO: 41600 events read in total (3541ms).
[14:36:33.018] <TB3>     INFO: Test took 4679ms.
[14:36:33.021] <TB3>     INFO: scanning low vcal = 60
[14:36:33.441] <TB3>     INFO: Expecting 41600 events.
[14:36:37.697] <TB3>     INFO: 41600 events read in total (3541ms).
[14:36:37.697] <TB3>     INFO: Test took 4676ms.
[14:36:37.700] <TB3>     INFO: scanning low vcal = 70
[14:36:38.124] <TB3>     INFO: Expecting 41600 events.
[14:36:42.367] <TB3>     INFO: 41600 events read in total (3528ms).
[14:36:42.367] <TB3>     INFO: Test took 4667ms.
[14:36:42.370] <TB3>     INFO: scanning low vcal = 80
[14:36:42.792] <TB3>     INFO: Expecting 41600 events.
[14:36:47.053] <TB3>     INFO: 41600 events read in total (3546ms).
[14:36:47.054] <TB3>     INFO: Test took 4684ms.
[14:36:47.057] <TB3>     INFO: scanning low vcal = 90
[14:36:47.478] <TB3>     INFO: Expecting 41600 events.
[14:36:51.722] <TB3>     INFO: 41600 events read in total (3529ms).
[14:36:51.723] <TB3>     INFO: Test took 4666ms.
[14:36:51.727] <TB3>     INFO: scanning low vcal = 100
[14:36:52.146] <TB3>     INFO: Expecting 41600 events.
[14:36:56.553] <TB3>     INFO: 41600 events read in total (3692ms).
[14:36:56.555] <TB3>     INFO: Test took 4828ms.
[14:36:56.558] <TB3>     INFO: scanning low vcal = 110
[14:36:56.979] <TB3>     INFO: Expecting 41600 events.
[14:37:01.217] <TB3>     INFO: 41600 events read in total (3523ms).
[14:37:01.217] <TB3>     INFO: Test took 4659ms.
[14:37:01.222] <TB3>     INFO: scanning low vcal = 120
[14:37:01.647] <TB3>     INFO: Expecting 41600 events.
[14:37:05.929] <TB3>     INFO: 41600 events read in total (3567ms).
[14:37:05.929] <TB3>     INFO: Test took 4707ms.
[14:37:05.933] <TB3>     INFO: scanning low vcal = 130
[14:37:06.365] <TB3>     INFO: Expecting 41600 events.
[14:37:10.625] <TB3>     INFO: 41600 events read in total (3545ms).
[14:37:10.625] <TB3>     INFO: Test took 4692ms.
[14:37:10.632] <TB3>     INFO: scanning low vcal = 140
[14:37:11.048] <TB3>     INFO: Expecting 41600 events.
[14:37:15.382] <TB3>     INFO: 41600 events read in total (3620ms).
[14:37:15.382] <TB3>     INFO: Test took 4749ms.
[14:37:15.386] <TB3>     INFO: scanning low vcal = 150
[14:37:15.808] <TB3>     INFO: Expecting 41600 events.
[14:37:20.236] <TB3>     INFO: 41600 events read in total (3713ms).
[14:37:20.241] <TB3>     INFO: Test took 4855ms.
[14:37:20.248] <TB3>     INFO: scanning low vcal = 160
[14:37:20.667] <TB3>     INFO: Expecting 41600 events.
[14:37:25.066] <TB3>     INFO: 41600 events read in total (3684ms).
[14:37:25.069] <TB3>     INFO: Test took 4821ms.
[14:37:25.075] <TB3>     INFO: scanning low vcal = 170
[14:37:25.582] <TB3>     INFO: Expecting 41600 events.
[14:37:30.006] <TB3>     INFO: 41600 events read in total (3709ms).
[14:37:30.010] <TB3>     INFO: Test took 4935ms.
[14:37:30.026] <TB3>     INFO: scanning low vcal = 180
[14:37:30.529] <TB3>     INFO: Expecting 41600 events.
[14:37:34.909] <TB3>     INFO: 41600 events read in total (3664ms).
[14:37:34.911] <TB3>     INFO: Test took 4885ms.
[14:37:34.916] <TB3>     INFO: scanning low vcal = 190
[14:37:35.293] <TB3>     INFO: Expecting 41600 events.
[14:37:39.532] <TB3>     INFO: 41600 events read in total (3525ms).
[14:37:39.533] <TB3>     INFO: Test took 4616ms.
[14:37:39.537] <TB3>     INFO: scanning low vcal = 200
[14:37:39.962] <TB3>     INFO: Expecting 41600 events.
[14:37:44.200] <TB3>     INFO: 41600 events read in total (3523ms).
[14:37:44.201] <TB3>     INFO: Test took 4664ms.
[14:37:44.206] <TB3>     INFO: scanning low vcal = 210
[14:37:44.621] <TB3>     INFO: Expecting 41600 events.
[14:37:48.853] <TB3>     INFO: 41600 events read in total (3517ms).
[14:37:48.854] <TB3>     INFO: Test took 4648ms.
[14:37:48.857] <TB3>     INFO: scanning low vcal = 220
[14:37:49.277] <TB3>     INFO: Expecting 41600 events.
[14:37:53.532] <TB3>     INFO: 41600 events read in total (3540ms).
[14:37:53.533] <TB3>     INFO: Test took 4676ms.
[14:37:53.536] <TB3>     INFO: scanning low vcal = 230
[14:37:53.956] <TB3>     INFO: Expecting 41600 events.
[14:37:58.214] <TB3>     INFO: 41600 events read in total (3543ms).
[14:37:58.215] <TB3>     INFO: Test took 4679ms.
[14:37:58.218] <TB3>     INFO: scanning low vcal = 240
[14:37:58.644] <TB3>     INFO: Expecting 41600 events.
[14:38:02.903] <TB3>     INFO: 41600 events read in total (3544ms).
[14:38:02.904] <TB3>     INFO: Test took 4686ms.
[14:38:02.907] <TB3>     INFO: scanning low vcal = 250
[14:38:03.334] <TB3>     INFO: Expecting 41600 events.
[14:38:07.635] <TB3>     INFO: 41600 events read in total (3587ms).
[14:38:07.636] <TB3>     INFO: Test took 4729ms.
[14:38:07.640] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:38:08.072] <TB3>     INFO: Expecting 41600 events.
[14:38:12.319] <TB3>     INFO: 41600 events read in total (3531ms).
[14:38:12.320] <TB3>     INFO: Test took 4680ms.
[14:38:12.327] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:38:12.746] <TB3>     INFO: Expecting 41600 events.
[14:38:16.999] <TB3>     INFO: 41600 events read in total (3538ms).
[14:38:16.999] <TB3>     INFO: Test took 4672ms.
[14:38:16.003] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:38:17.425] <TB3>     INFO: Expecting 41600 events.
[14:38:21.670] <TB3>     INFO: 41600 events read in total (3530ms).
[14:38:21.671] <TB3>     INFO: Test took 4668ms.
[14:38:21.674] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:38:22.096] <TB3>     INFO: Expecting 41600 events.
[14:38:26.346] <TB3>     INFO: 41600 events read in total (3535ms).
[14:38:26.347] <TB3>     INFO: Test took 4672ms.
[14:38:26.350] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:38:26.775] <TB3>     INFO: Expecting 41600 events.
[14:38:31.048] <TB3>     INFO: 41600 events read in total (3558ms).
[14:38:31.049] <TB3>     INFO: Test took 4699ms.
[14:38:31.593] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:38:31.596] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:38:31.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:38:31.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:38:31.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:38:31.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:38:31.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:38:31.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:38:31.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:38:31.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:38:31.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:38:31.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:39:09.620] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:39:09.620] <TB3>     INFO: non-linearity mean:  0.963 0.960 0.958 0.961 0.965 0.959 0.954 0.958 0.952 0.954 0.957 0.956 0.956 0.958 0.955 0.959
[14:39:09.620] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.006 0.004 0.005 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.006 0.006 0.006
[14:39:09.621] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:39:09.645] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:39:09.669] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:39:09.693] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:39:09.717] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:39:09.741] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:39:09.765] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:39:09.789] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:39:09.812] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:39:09.836] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:39:09.860] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:39:09.884] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:39:09.908] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:39:09.932] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:39:09.956] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:39:09.979] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-01_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:39:09.003] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:39:09.003] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:39:10.011] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:39:10.011] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:39:10.014] <TB3>     INFO: ######################################################################
[14:39:10.014] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:39:10.014] <TB3>     INFO: ######################################################################
[14:39:10.016] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:39:10.030] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:10.030] <TB3>     INFO:     run 1 of 1
[14:39:10.030] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:10.372] <TB3>     INFO: Expecting 3120000 events.
[14:40:02.794] <TB3>     INFO: 1252190 events read in total (51707ms).
[14:40:51.929] <TB3>     INFO: 2497975 events read in total (100842ms).
[14:41:16.749] <TB3>     INFO: 3120000 events read in total (125663ms).
[14:41:16.791] <TB3>     INFO: Test took 126761ms.
[14:41:16.867] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:16.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:18.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:19.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:21.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:22.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:24.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:25.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:27.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:28.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:30.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:31.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:33.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:34.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:36.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:37.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:39.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:40.707] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416194560
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6658, RMS = 1.36941
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.058, RMS = 1.60688
[14:41:40.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1163, RMS = 1.904
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2175, RMS = 1.66038
[14:41:40.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2982, RMS = 1.29268
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0932, RMS = 1.22932
[14:41:40.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.083, RMS = 1.82165
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8204, RMS = 1.60612
[14:41:40.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4043, RMS = 1.74669
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2469, RMS = 1.60254
[14:41:40.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4604, RMS = 1.29076
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5165, RMS = 1.81273
[14:41:40.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0599, RMS = 1.4541
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4712, RMS = 1.13404
[14:41:40.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:41:40.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:41:40.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.6043, RMS = 1.66122
[14:41:40.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:41:40.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:41:40.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5434, RMS = 1.8929
[14:41:40.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8768, RMS = 1.12765
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.647, RMS = 1.28135
[14:41:40.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5877, RMS = 1.95496
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6405, RMS = 1.50547
[14:41:40.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8784, RMS = 1.77909
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2876, RMS = 1.49957
[14:41:40.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9917, RMS = 1.57954
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9322, RMS = 1.34178
[14:41:40.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:41:40.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:41:40.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6219, RMS = 2.03974
[14:41:40.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:41:40.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:41:40.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3252, RMS = 1.63746
[14:41:40.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8976, RMS = 1.56939
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5062, RMS = 1.25055
[14:41:40.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5889, RMS = 1.91846
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5583, RMS = 1.7506
[14:41:40.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3115, RMS = 1.59888
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9845, RMS = 1.72296
[14:41:40.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:41:40.765] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 150 seconds
[14:41:40.765] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    2    0    0    0    0    0    0
[14:41:40.765] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:41:40.862] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:41:40.862] <TB3>     INFO: enter test to run
[14:41:40.862] <TB3>     INFO:   test:  no parameter change
[14:41:40.863] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[14:41:40.863] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[14:41:40.864] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[14:41:40.864] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:41:41.363] <TB3>    QUIET: Connection to board 24 closed.
[14:41:41.364] <TB3>     INFO: pXar: this is the end, my friend
[14:41:41.364] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
