#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jul 21 10:39:40 2018
# Process ID: 6444
# Log file: C:/Users/TungLT/Desktop/hello_axis/vivado.log
# Journal file: C:/Users/TungLT/Desktop/hello_axis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TungLT/Desktop/hello_axis/hello_axis.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/ip_repo/bypass_axis_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_bypass_axis_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 704.180 ; gain = 150.609
open_bd_design {C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:bypass_axis:1.0 - bypass_axis_0
Successfully read diagram <design_1> from BD file <C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:bypass_axis:1.0 [get_ips  design_1_bypass_axis_0_0]
Upgrading 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_bypass_axis_0_0 (bypass_axis_v1.0 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/design_1_bypass_axis_0_0.upgrade_log'.
Wrote  : <C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
launch_simulation
CRITICAL WARNING: [BD 41-1660] Reset pin /bypass_axis_0/s_axi_aresetn (associated clock /bypass_axis_0/s_axi_aclk) is connected to asynchronous reset source /reset_n.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /clk to include reset source name reset_n.
CRITICAL WARNING: [BD 41-1660] Reset pin /bypass_axis_0/s_axis_aresetn (associated clock /bypass_axis_0/s_axis_aclk) is connected to asynchronous reset source /reset_n.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /clk to include reset source name reset_n.
CRITICAL WARNING: [BD 41-1660] Reset pin /bypass_axis_0/m_axis_aresetn (associated clock /bypass_axis_0/m_axis_aclk) is connected to asynchronous reset source /reset_n.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /clk to include reset source name reset_n.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bypass_axis_0/s_axi_awprot
/bypass_axis_0/s_axi_bready
/bypass_axis_0/s_axi_araddr
/bypass_axis_0/s_axi_arprot
/bypass_axis_0/s_axi_arvalid
/bypass_axis_0/s_axi_rready
/bypass_axis_0/s_axis_tstrb
/bypass_axis_0/s_axis_tlast

Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_bypass_axis_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bypass_axis_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
"xvlog -m64 --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/sim/design_1_bypass_axis_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bypass_axis_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 43a767781b504731a6aabb0130466e5f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.bypass_axis_v1_0_S_AXI(C_S_AXI_D...
Compiling module xil_defaultlib.bypass_axis_v1_0
Compiling module xil_defaultlib.design_1_bypass_axis_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot design_1_wrapper_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 93.203 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 2294905772 -regid "211455396_0_0_626" -xml C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_..."
    (file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_wrapper_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 21 10:42:35 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 836.617 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/design_1_wrapper_tb/data_reg" to the wave window because it has 9830400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 847.918 ; gain = 75.848
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 856.355 ; gain = 0.000
open_bd_design {C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
"xvlog -m64 --relax -prj design_1_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_axis_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/sim/design_1_bypass_axis_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bypass_axis_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sim_1/new/design_1_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 43a767781b504731a6aabb0130466e5f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.bypass_axis_v1_0_S_AXI(C_S_AXI_D...
Compiling module xil_defaultlib.bypass_axis_v1_0
Compiling module xil_defaultlib.design_1_bypass_axis_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot design_1_wrapper_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 93.176 ; gain = 0.020

    while executing
"webtalk_transmit -clientid 121702468 -regid "211455396_0_0_626" -xml C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_w..."
    (file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav/xsim.dir/design_1_wrapper_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 21 10:44:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 856.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TungLT/Desktop/hello_axis/hello_axis.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_tb_behav -key {Behavioral:sim_1:Functional:design_1_wrapper_tb} -tclbatch {design_1_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source design_1_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/design_1_wrapper_tb/data_reg" to the wave window because it has 9830400 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 866.754 ; gain = 10.398
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 873.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 873.363 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bypass_axis_0/s_axi_awprot
/bypass_axis_0/s_axi_bready
/bypass_axis_0/s_axi_araddr
/bypass_axis_0/s_axi_arprot
/bypass_axis_0/s_axi_arvalid
/bypass_axis_0/s_axi_rready
/bypass_axis_0/s_axis_tstrb
/bypass_axis_0/s_axis_tlast

Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_bypass_axis_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_bypass_axis_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bypass_axis_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/bypass_axis_0/s_axi_awprot
/bypass_axis_0/s_axi_bready
/bypass_axis_0/s_axi_araddr
/bypass_axis_0/s_axi_arprot
/bypass_axis_0/s_axi_arvalid
/bypass_axis_0/s_axi_rready
/bypass_axis_0/s_axis_tstrb
/bypass_axis_0/s_axis_tlast

Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_bypass_axis_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_bypass_axis_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bypass_axis_0 .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/TungLT/Desktop/hello_axis/hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Sat Jul 21 10:46:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/TungLT/Desktop/hello_axis/hello_axis.runs/synth_1/runme.log
