module mux2tri(	input logic [3:0] d0,d1,
						input logic s,
						output tri [3:0] y);
		tristate t0(do,s,
endmodule
