{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:31:43 2016 " "Info: Processing started: Mon Jan 25 18:31:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-arc_count " "Info: Found design unit 1: counter_4bit-arc_count" {  } { { "count.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/count.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Info: Found entity 1: counter_4bit" {  } { { "count.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/count.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-decd " "Info: Found design unit 1: dec4_16-decd" {  } { { "dec4_16.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/dec4_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Info: Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/dec4_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwired_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hardwired_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwired_logic-hardwr " "Info: Found design unit 1: hardwired_logic-hardwr" {  } { { "hardwired_logic.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hardwired_logic " "Info: Found entity 1: hardwired_logic" {  } { { "hardwired_logic.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwired_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file hardwired_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwired " "Info: Found design unit 1: hardwired" {  } { { "hardwired_package.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_package.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_t.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file adder_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa_1bit-fa_arc " "Info: Found design unit 1: fa_1bit-fa_arc" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_t-arc " "Info: Found design unit 2: adder_t-arc" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 fa_1bit " "Info: Found entity 1: fa_1bit" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 adder_t " "Info: Found entity 2: adder_t" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pack " "Info: Found design unit 1: alu_pack" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-rtl " "Info: Found design unit 2: ALU-rtl" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-arc_bus " "Info: Found design unit 1: data_bus-arc_bus" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Info: Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_reg-arc_inc_reg " "Info: Found design unit 1: inc_reg-arc_inc_reg" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 inc_reg " "Info: Found entity 1: inc_reg" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Info: Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to_ena.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to_ena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to_ena-arc " "Info: Found design unit 1: mux2to_ena-arc" {  } { { "mux2to_ena.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/mux2to_ena.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mux2to_ena " "Info: Found entity 1: mux2to_ena" {  } { { "mux2to_ena.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/mux2to_ena.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paral_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file paral_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paral_reg-arc_reg " "Info: Found design unit 1: paral_reg-arc_reg" {  } { { "paral_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/paral_reg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 paral_reg " "Info: Found entity 1: paral_reg" {  } { { "paral_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/paral_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwr_cpu_pack.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file hwr_cpu_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwr_cpu_pack " "Info: Found design unit 1: hwr_cpu_pack" {  } { { "hwr_cpu_pack.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu_pack.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwr_cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hwr_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwr_cpu-arc_hwr_cpu " "Info: Found design unit 1: hwr_cpu-arc_hwr_cpu" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hwr_cpu " "Info: Found entity 1: hwr_cpu" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hwr_cpu " "Info: Elaborating entity \"hwr_cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwired_logic hardwired_logic:control_unit " "Info: Elaborating entity \"hardwired_logic\" for hierarchy \"hardwired_logic:control_unit\"" {  } { { "hwr_cpu.vhd" "control_unit" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit hardwired_logic:control_unit\|counter_4bit:counter " "Info: Elaborating entity \"counter_4bit\" for hierarchy \"hardwired_logic:control_unit\|counter_4bit:counter\"" {  } { { "hardwired_logic.vhd" "counter" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 hardwired_logic:control_unit\|dec4_16:decoder " "Info: Elaborating entity \"dec4_16\" for hierarchy \"hardwired_logic:control_unit\|dec4_16:decoder\"" {  } { { "hardwired_logic.vhd" "decoder" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:system_bus " "Info: Elaborating entity \"data_bus\" for hierarchy \"data_bus:system_bus\"" {  } { { "hwr_cpu.vhd" "system_bus" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:AR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:AR\"" {  } { { "hwr_cpu.vhd" "AR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_reg inc_reg:PC " "Info: Elaborating entity \"inc_reg\" for hierarchy \"inc_reg:PC\"" {  } { { "hwr_cpu.vhd" "PC" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:DR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:DR\"" {  } { { "hwr_cpu.vhd" "DR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_reg inc_reg:AC " "Info: Elaborating entity \"inc_reg\" for hierarchy \"inc_reg:AC\"" {  } { { "hwr_cpu.vhd" "AC" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:IR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:IR\"" {  } { { "hwr_cpu.vhd" "IR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_cpu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu_cpu\"" {  } { { "hwr_cpu.vhd" "alu_cpu" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_t ALU:alu_cpu\|adder_t:ADD_ACTION " "Info: Elaborating entity \"adder_t\" for hierarchy \"ALU:alu_cpu\|adder_t:ADD_ACTION\"" {  } { { "ALU.vhd" "ADD_ACTION" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1bit ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:7:FA " "Info: Elaborating entity \"fa_1bit\" for hierarchy \"ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:7:FA\"" {  } { { "adder_t.vhd" "\\G:7:FA" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to_ena ALU:alu_cpu\|mux2to_ena:ACTION_CHOOSE " "Info: Elaborating entity \"mux2to_ena\" for hierarchy \"ALU:alu_cpu\|mux2to_ena:ACTION_CHOOSE\"" {  } { { "ALU.vhd" "ACTION_CHOOSE" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:external_mem " "Info: Elaborating entity \"memory\" for hierarchy \"memory:external_mem\"" {  } { { "hwr_cpu.vhd" "external_mem" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:external_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:external_mem\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:external_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:external_mem\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6j41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6j41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6j41 " "Info: Found entity 1: altsyncram_6j41" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6j41 memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated " "Info: Elaborating entity \"altsyncram_6j41\" for hierarchy \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[0\]~34 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[0\]~34\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[1\]~40 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[1\]~40\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[2\]~46 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[2\]~46\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[3\]~52 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[3\]~52\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[4\]~58 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[4\]~58\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[5\]~64 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[5\]~64\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[6\]~70 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[6\]~70\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[7\]~75 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[7\]~75\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Info: Implemented 95 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Allocated 317 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:32:13 2016 " "Info: Processing ended: Mon Jan 25 18:32:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:32:14 2016 " "Info: Processing started: Mon Jan 25 18:32:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hwr_cpu EP2C35F484C8 " "Info: Selected device EP2C35F484C8 for design \"hwr_cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "172 Top " "Info: Previous placement does not exist for 172 of 172 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[0\] " "Info: Pin dataBus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[1\] " "Info: Pin dataBus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[2\] " "Info: Pin dataBus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[3\] " "Info: Pin dataBus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[4\] " "Info: Pin dataBus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[5\] " "Info: Pin dataBus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[6\] " "Info: Pin dataBus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus\[7\] " "Info: Pin dataBus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { dataBus[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataBus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[0\] " "Info: Pin ARout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[1\] " "Info: Pin ARout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[2\] " "Info: Pin ARout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[3\] " "Info: Pin ARout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[4\] " "Info: Pin ARout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ARout\[5\] " "Info: Pin ARout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ARout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[0\] " "Info: Pin PCout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[1\] " "Info: Pin PCout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[2\] " "Info: Pin PCout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[3\] " "Info: Pin PCout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[4\] " "Info: Pin PCout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout\[5\] " "Info: Pin PCout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { PCout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[0\] " "Info: Pin DRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[1\] " "Info: Pin DRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[2\] " "Info: Pin DRout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[3\] " "Info: Pin DRout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[4\] " "Info: Pin DRout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[5\] " "Info: Pin DRout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[6\] " "Info: Pin DRout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRout\[7\] " "Info: Pin DRout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DRout[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[0\] " "Info: Pin ACout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[1\] " "Info: Pin ACout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[2\] " "Info: Pin ACout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[3\] " "Info: Pin ACout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[4\] " "Info: Pin ACout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[5\] " "Info: Pin ACout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[6\] " "Info: Pin ACout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ACout\[7\] " "Info: Pin ACout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ACout[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[0\] " "Info: Pin IRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { IRout[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[1\] " "Info: Pin IRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { IRout[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[0\] " "Info: Pin moP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[0] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[1\] " "Info: Pin moP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[1] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[2\] " "Info: Pin moP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[2] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[3\] " "Info: Pin moP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[3] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[4\] " "Info: Pin moP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[4] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[5\] " "Info: Pin moP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[5] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[6\] " "Info: Pin moP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[6] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[7\] " "Info: Pin moP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[7] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[8\] " "Info: Pin moP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[8] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[9\] " "Info: Pin moP\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[9] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moP\[10\] " "Info: Pin moP\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { moP[10] } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moP[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { clock } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { reset } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { clock } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { reset } } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.30 0 49 0 " "Info: Number of I/O pins in group: 49 (unused VREF, 3.30 VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 44 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.868 ns memory register " "Info: Estimated most critical path is memory to register delay of 12.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a1~porta_address_reg5 1 MEM M4K_X26_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a1~porta_address_reg5'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.370 ns) 4.850 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LAB_X25_Y25 2 " "Info: 3: + IC(0.719 ns) + CELL(0.370 ns) = 4.850 ns; Loc. = LAB_X25_Y25; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.089 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.651 ns) 6.360 ns data_bus:system_bus\|databus\[1\]~1855 4 COMB LAB_X23_Y25 13 " "Info: 4: + IC(0.859 ns) + CELL(0.651 ns) = 6.360 ns; Loc. = LAB_X23_Y25; Fanout = 13; COMB Node = 'data_bus:system_bus\|databus\[1\]~1855'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.510 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 7.172 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18 5 COMB LAB_X23_Y25 3 " "Info: 5: + IC(0.606 ns) + CELL(0.206 ns) = 7.172 ns; Loc. = LAB_X23_Y25; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 7.984 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20 6 COMB LAB_X23_Y25 1 " "Info: 6: + IC(0.188 ns) + CELL(0.624 ns) = 7.984 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 8.796 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21 7 COMB LAB_X23_Y25 3 " "Info: 7: + IC(0.442 ns) + CELL(0.370 ns) = 8.796 ns; Loc. = LAB_X23_Y25; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 9.608 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17 8 COMB LAB_X23_Y25 1 " "Info: 8: + IC(0.442 ns) + CELL(0.370 ns) = 9.608 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 10.420 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18 9 COMB LAB_X23_Y25 2 " "Info: 9: + IC(0.442 ns) + CELL(0.370 ns) = 10.420 ns; Loc. = LAB_X23_Y25; Fanout = 2; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 11.232 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:6:FA\|cout~295 10 COMB LAB_X23_Y25 1 " "Info: 10: + IC(0.188 ns) + CELL(0.624 ns) = 11.232 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:6:FA\|cout~295'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 12.044 ns inc_reg:AC\|Q~2363 11 COMB LAB_X23_Y25 1 " "Info: 11: + IC(0.442 ns) + CELL(0.370 ns) = 12.044 ns; Loc. = LAB_X23_Y25; Fanout = 1; COMB Node = 'inc_reg:AC\|Q~2363'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 inc_reg:AC|Q~2363 } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.460 ns) 12.868 ns inc_reg:AC\|Q\[7\] 12 REG LAB_X23_Y25 3 " "Info: 12: + IC(0.364 ns) + CELL(0.460 ns) = 12.868 ns; Loc. = LAB_X23_Y25; Fanout = 3; REG Node = 'inc_reg:AC\|Q\[7\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.824 ns" { inc_reg:AC|Q~2363 inc_reg:AC|Q[7] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.176 ns ( 63.54 % ) " "Info: Total cell delay = 8.176 ns ( 63.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 36.46 % ) " "Info: Total interconnect delay = 4.692 ns ( 36.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "12.868 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1~porta_address_reg5 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~295 inc_reg:AC|Q~2363 inc_reg:AC|Q[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Warning: Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[0\] 0 " "Info: Pin \"dataBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[1\] 0 " "Info: Pin \"dataBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[2\] 0 " "Info: Pin \"dataBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[3\] 0 " "Info: Pin \"dataBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[4\] 0 " "Info: Pin \"dataBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[5\] 0 " "Info: Pin \"dataBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[6\] 0 " "Info: Pin \"dataBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus\[7\] 0 " "Info: Pin \"dataBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[0\] 0 " "Info: Pin \"ARout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[1\] 0 " "Info: Pin \"ARout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[2\] 0 " "Info: Pin \"ARout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[3\] 0 " "Info: Pin \"ARout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[4\] 0 " "Info: Pin \"ARout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ARout\[5\] 0 " "Info: Pin \"ARout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[0\] 0 " "Info: Pin \"PCout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[1\] 0 " "Info: Pin \"PCout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[2\] 0 " "Info: Pin \"PCout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[3\] 0 " "Info: Pin \"PCout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[4\] 0 " "Info: Pin \"PCout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCout\[5\] 0 " "Info: Pin \"PCout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[0\] 0 " "Info: Pin \"DRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[1\] 0 " "Info: Pin \"DRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[2\] 0 " "Info: Pin \"DRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[3\] 0 " "Info: Pin \"DRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[4\] 0 " "Info: Pin \"DRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[5\] 0 " "Info: Pin \"DRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[6\] 0 " "Info: Pin \"DRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRout\[7\] 0 " "Info: Pin \"DRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[0\] 0 " "Info: Pin \"ACout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[1\] 0 " "Info: Pin \"ACout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[2\] 0 " "Info: Pin \"ACout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[3\] 0 " "Info: Pin \"ACout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[4\] 0 " "Info: Pin \"ACout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[5\] 0 " "Info: Pin \"ACout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[6\] 0 " "Info: Pin \"ACout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACout\[7\] 0 " "Info: Pin \"ACout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Info: Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Info: Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[0\] 0 " "Info: Pin \"moP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[1\] 0 " "Info: Pin \"moP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[2\] 0 " "Info: Pin \"moP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[3\] 0 " "Info: Pin \"moP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[4\] 0 " "Info: Pin \"moP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[5\] 0 " "Info: Pin \"moP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[6\] 0 " "Info: Pin \"moP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[7\] 0 " "Info: Pin \"moP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[8\] 0 " "Info: Pin \"moP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[9\] 0 " "Info: Pin \"moP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moP\[10\] 0 " "Info: Pin \"moP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.fit.smsg " "Info: Generated suppressed messages file D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Allocated 376 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:32:51 2016 " "Info: Processing ended: Mon Jan 25 18:32:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:32:52 2016 " "Info: Processing started: Mon Jan 25 18:32:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Allocated 319 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:33:25 2016 " "Info: Processing ended: Mon Jan 25 18:33:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:33:25 2016 " "Info: Processing started: Mon Jan 25 18:33:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hwr_cpu -c hwr_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 register inc_reg:AC\|Q\[6\] 86.99 MHz 11.496 ns Internal " "Info: Clock \"clock\" has Internal fmax of 86.99 MHz between source memory \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"inc_reg:AC\|Q\[6\]\" (period= 11.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.176 ns + Longest memory register " "Info: + Longest memory to register delay is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.206 ns) 4.605 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LCCOMB_X25_Y25_N28 2 " "Info: 3: + IC(0.638 ns) + CELL(0.206 ns) = 4.605 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.206 ns) 5.835 ns data_bus:system_bus\|databus\[1\]~1855 4 COMB LCCOMB_X23_Y25_N4 6 " "Info: 4: + IC(1.024 ns) + CELL(0.206 ns) = 5.835 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 6; COMB Node = 'data_bus:system_bus\|databus\[1\]~1855'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.230 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 6.587 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18 5 COMB LCCOMB_X23_Y25_N10 3 " "Info: 5: + IC(0.382 ns) + CELL(0.370 ns) = 6.587 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:1:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 7.165 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20 6 COMB LCCOMB_X23_Y25_N14 1 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 7.165 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~20'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 7.906 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21 7 COMB LCCOMB_X23_Y25_N6 3 " "Info: 7: + IC(0.375 ns) + CELL(0.366 ns) = 7.906 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 3; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:3:FA\|cout~21'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 8.484 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17 8 COMB LCCOMB_X23_Y25_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 8.484 ns; Loc. = LCCOMB_X23_Y25_N2; Fanout = 1; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 9.045 ns ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18 9 COMB LCCOMB_X23_Y25_N12 2 " "Info: 9: + IC(0.355 ns) + CELL(0.206 ns) = 9.045 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 2; COMB Node = 'ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:5:FA\|cout~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 } "NODE_NAME" } } { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.370 ns) 10.116 ns inc_reg:AC\|Q~2360 10 COMB LCCOMB_X22_Y25_N30 1 " "Info: 10: + IC(0.701 ns) + CELL(0.370 ns) = 10.116 ns; Loc. = LCCOMB_X22_Y25_N30; Fanout = 1; COMB Node = 'inc_reg:AC\|Q~2360'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.460 ns) 11.176 ns inc_reg:AC\|Q\[6\] 11 REG LCFF_X23_Y25_N29 5 " "Info: 11: + IC(0.600 ns) + CELL(0.460 ns) = 11.176 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.060 ns" { inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.357 ns ( 56.88 % ) " "Info: Total cell delay = 6.357 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 43.12 % ) " "Info: Total interconnect delay = 4.819 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1855 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2360 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.638ns 1.024ns 0.382ns 0.372ns 0.375ns 0.372ns 0.355ns 0.701ns 0.600ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.100 ns - Smallest " "Info: - Smallest clock skew is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.176 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.666 ns) 3.176 ns inc_reg:AC\|Q\[6\] 3 REG LCFF_X23_Y25_N29 5 " "Info: 3: + IC(1.181 ns) + CELL(0.666 ns) = 3.176 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 5; REG Node = 'inc_reg:AC\|Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.847 ns" { clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.29 % ) " "Info: Total cell delay = 1.756 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.420 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.420 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.276 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.835 ns) 3.276 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y25 8 " "Info: 3: + IC(1.112 ns) + CELL(0.835 ns) = 3.276 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.947 ns" { clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 58.76 % ) " "Info: Total cell delay = 1.925 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.351 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1855 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 inc_reg:AC|Q~2360 inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "11.176 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1855 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~18 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~20 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~21 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~17 {} ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~18 {} inc_reg:AC|Q~2360 {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.638ns 1.024ns 0.382ns 0.372ns 0.375ns 0.372ns 0.355ns 0.701ns 0.600ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.370ns 0.460ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.176 ns" { clock clock~clkctrl inc_reg:AC|Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.176 ns" { clock {} clock~combout {} clock~clkctrl {} inc_reg:AC|Q[6] {} } { 0.000ns 0.000ns 0.239ns 1.181ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dataBus\[1\] memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 17.335 ns memory " "Info: tco from clock \"clock\" to destination pin \"dataBus\[1\]\" through memory \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0\" is 17.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.276 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clock~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.239 ns" { clock clock~clkctrl } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.835 ns) 3.276 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y25 8 " "Info: 3: + IC(1.112 ns) + CELL(0.835 ns) = 3.276 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.947 ns" { clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 58.76 % ) " "Info: Total cell delay = 1.925 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.351 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.799 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 8; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.206 ns) 4.605 ns data_bus:system_bus\|databus\[1\]~1854 3 COMB LCCOMB_X25_Y25_N28 2 " "Info: 3: + IC(0.638 ns) + CELL(0.206 ns) = 4.605 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'data_bus:system_bus\|databus\[1\]~1854'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.647 ns) 7.498 ns data_bus:system_bus\|databus\[1\]~1871 4 COMB LCCOMB_X24_Y25_N18 1 " "Info: 4: + IC(2.246 ns) + CELL(0.647 ns) = 7.498 ns; Loc. = LCCOMB_X24_Y25_N18; Fanout = 1; COMB Node = 'data_bus:system_bus\|databus\[1\]~1871'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 } "NODE_NAME" } } { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.255 ns) + CELL(3.046 ns) 13.799 ns dataBus\[1\] 5 PIN PIN_H2 0 " "Info: 5: + IC(3.255 ns) + CELL(3.046 ns) = 13.799 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'dataBus\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.301 ns" { data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.660 ns ( 55.51 % ) " "Info: Total cell delay = 7.660 ns ( 55.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 44.49 % ) " "Info: Total interconnect delay = 6.139 ns ( 44.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1871 {} dataBus[1] {} } { 0.000ns 0.000ns 0.638ns 2.246ns 3.255ns } { 0.000ns 3.761ns 0.206ns 0.647ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.276 ns" { clock clock~clkctrl memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.276 ns" { clock {} clock~combout {} clock~clkctrl {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.239ns 1.112ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] data_bus:system_bus|databus[1]~1854 data_bus:system_bus|databus[1]~1871 dataBus[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "13.799 ns" { memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0 {} memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1] {} data_bus:system_bus|databus[1]~1854 {} data_bus:system_bus|databus[1]~1871 {} dataBus[1] {} } { 0.000ns 0.000ns 0.638ns 2.246ns 3.255ns } { 0.000ns 3.761ns 0.206ns 0.647ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Allocated 255 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:34:02 2016 " "Info: Processing ended: Mon Jan 25 18:34:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
