{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412140920690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412140920690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 22:22:00 2014 " "Processing started: Tue Sep 30 22:22:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412140920690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412140920690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412140920690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412140921085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921733 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONTROLLER-STRUCTURE " "Found design unit 1: VGA_CONTROLLER-STRUCTURE" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921736 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/vga_graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/vga_graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics " "Found entity 1: VGA_Graphics" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_irq_mapper " "Found entity 1: VGA_Graphics_irq_mapper" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_irq_mapper.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921774 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_mux_001 " "Found entity 1: VGA_Graphics_rsp_xbar_mux_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_mux " "Found entity 1: VGA_Graphics_rsp_xbar_mux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_007 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_007" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_004 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_003 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_003" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_002 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux " "Found entity 1: VGA_Graphics_rsp_xbar_demux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux_004 " "Found entity 1: VGA_Graphics_cmd_xbar_mux_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux_002 " "Found entity 1: VGA_Graphics_cmd_xbar_mux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux " "Found entity 1: VGA_Graphics_cmd_xbar_mux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux_002 " "Found entity 1: VGA_Graphics_cmd_xbar_demux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux_001 " "Found entity 1: VGA_Graphics_cmd_xbar_demux_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux " "Found entity 1: VGA_Graphics_cmd_xbar_demux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_007.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_007.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_007_default_decode " "Found entity 1: VGA_Graphics_id_router_007_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921833 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_007 " "Found entity 2: VGA_Graphics_id_router_007" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_004.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_004.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_004_default_decode " "Found entity 1: VGA_Graphics_id_router_004_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921836 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_004 " "Found entity 2: VGA_Graphics_id_router_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_003.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_003.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_003_default_decode " "Found entity 1: VGA_Graphics_id_router_003_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921840 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_003 " "Found entity 2: VGA_Graphics_id_router_003" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_002.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_002.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_002_default_decode " "Found entity 1: VGA_Graphics_id_router_002_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921843 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_002 " "Found entity 2: VGA_Graphics_id_router_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_default_decode " "Found entity 1: VGA_Graphics_id_router_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921846 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router " "Found entity 2: VGA_Graphics_id_router" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router_002.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router_002.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_002_default_decode " "Found entity 1: VGA_Graphics_addr_router_002_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921850 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router_002 " "Found entity 2: VGA_Graphics_addr_router_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router_001.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router_001.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_001_default_decode " "Found entity 1: VGA_Graphics_addr_router_001_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921854 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router_001 " "Found entity 2: VGA_Graphics_addr_router_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1412140921856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_default_decode " "Found entity 1: VGA_Graphics_addr_router_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921857 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router " "Found entity 2: VGA_Graphics_addr_router" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921879 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_alpha_blender_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_alpha_blender_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_alpha_blender_0 " "Found entity 1: VGA_Graphics_video_alpha_blender_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_character_buffer_with_dma_0 " "Found entity 1: VGA_Graphics_video_character_buffer_with_dma_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_vga_controller_0 " "Found entity 1: VGA_Graphics_video_vga_controller_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_dual_clock_buffer_0 " "Found entity 1: VGA_Graphics_video_dual_clock_buffer_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1412140921915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_scaler_0 " "Found entity 1: VGA_Graphics_video_scaler_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_rgb_resampler_0 " "Found entity 1: VGA_Graphics_video_rgb_resampler_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_pixel_buffer_dma_0 " "Found entity 1: VGA_Graphics_video_pixel_buffer_dma_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_sram_0 " "Found entity 1: VGA_Graphics_sram_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sram_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sram_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_clocks " "Found entity 1: VGA_Graphics_clocks" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_sdram_input_efifo_module " "Found entity 1: VGA_Graphics_sdram_input_efifo_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921935 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_sdram " "Found entity 2: VGA_Graphics_sdram" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_jtag_uart_0_sim_scfifo_w " "Found entity 1: VGA_Graphics_jtag_uart_0_sim_scfifo_w" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_jtag_uart_0_scfifo_w " "Found entity 2: VGA_Graphics_jtag_uart_0_scfifo_w" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_Graphics_jtag_uart_0_sim_scfifo_r " "Found entity 3: VGA_Graphics_jtag_uart_0_sim_scfifo_r" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_Graphics_jtag_uart_0_scfifo_r " "Found entity 4: VGA_Graphics_jtag_uart_0_scfifo_r" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGA_Graphics_jtag_uart_0 " "Found entity 5: VGA_Graphics_jtag_uart_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_onchip_memory2_0 " "Found entity 1: VGA_Graphics_onchip_memory2_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_register_bank_a_module " "Found entity 1: VGA_Graphics_nios2_qsys_0_register_bank_a_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_nios2_qsys_0_register_bank_b_module " "Found entity 2: VGA_Graphics_nios2_qsys_0_register_bank_b_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_Graphics_nios2_qsys_0_nios2_oci_debug " "Found entity 3: VGA_Graphics_nios2_qsys_0_nios2_oci_debug" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGA_Graphics_nios2_qsys_0_nios2_ocimem " "Found entity 5: VGA_Graphics_nios2_qsys_0_nios2_ocimem" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "6 VGA_Graphics_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: VGA_Graphics_nios2_qsys_0_nios2_avalon_reg" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "7 VGA_Graphics_nios2_qsys_0_nios2_oci_break " "Found entity 7: VGA_Graphics_nios2_qsys_0_nios2_oci_break" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "8 VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "9 VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "10 VGA_Graphics_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: VGA_Graphics_nios2_qsys_0_nios2_oci_itrace" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "11 VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "12 VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "13 VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "14 VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "15 VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "16 VGA_Graphics_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: VGA_Graphics_nios2_qsys_0_nios2_oci_fifo" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "17 VGA_Graphics_nios2_qsys_0_nios2_oci_pib " "Found entity 17: VGA_Graphics_nios2_qsys_0_nios2_oci_pib" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "18 VGA_Graphics_nios2_qsys_0_nios2_oci_im " "Found entity 18: VGA_Graphics_nios2_qsys_0_nios2_oci_im" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "19 VGA_Graphics_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: VGA_Graphics_nios2_qsys_0_nios2_performance_monitors" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "20 VGA_Graphics_nios2_qsys_0_nios2_oci " "Found entity 20: VGA_Graphics_nios2_qsys_0_nios2_oci" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""} { "Info" "ISGN_ENTITY_NAME" "21 VGA_Graphics_nios2_qsys_0 " "Found entity 21: VGA_Graphics_nios2_qsys_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_oci_test_bench " "Found entity 1: VGA_Graphics_nios2_qsys_0_oci_test_bench" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_test_bench " "Found entity 1: VGA_Graphics_nios2_qsys_0_test_bench" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140921980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140921980 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140921994 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140921994 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140921995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140921998 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(316) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(316): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140922004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(326) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(326): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140922004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(336) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(336): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140922004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(680) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(680): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1412140922006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412140922078 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG VGA_Controller.vhd(11) " "VHDL Signal Declaration warning at VGA_Controller.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1412140922080 "|VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics VGA_Graphics:NiosII " "Elaborating entity \"VGA_Graphics\" for hierarchy \"VGA_Graphics:NiosII\"" {  } { { "VGA_Controller.vhd" "NiosII" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140922096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"VGA_Graphics_nios2_qsys_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140922642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_test_bench VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_test_bench:the_VGA_Graphics_nios2_qsys_0_test_bench " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_test_bench\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_test_bench:the_VGA_Graphics_nios2_qsys_0_test_bench\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_test_bench" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140922774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_register_bank_a_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_register_bank_a_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_register_bank_a" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140922797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140923109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923110 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140923110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubh1 " "Found entity 1: altsyncram_ubh1" {  } { { "db/altsyncram_ubh1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_ubh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140923189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140923189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubh1 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ubh1:auto_generated " "Elaborating entity \"altsyncram_ubh1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ubh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_register_bank_b_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_register_bank_b_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_register_bank_b" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923393 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140923393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbh1 " "Found entity 1: altsyncram_vbh1" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_vbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140923473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140923473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbh1 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vbh1:auto_generated " "Elaborating entity \"altsyncram_vbh1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_debug VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140923687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923688 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140923688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_ocimem VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_ocimem\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923798 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140923798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p81 " "Found entity 1: altsyncram_2p81" {  } { { "db/altsyncram_2p81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_2p81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140923870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140923870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2p81 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2p81:auto_generated " "Elaborating entity \"altsyncram_2p81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2p81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140923872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_avalon_reg VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_avalon_reg:the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_avalon_reg:the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_break VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_break:the_VGA_Graphics_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_break\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_break:the_VGA_Graphics_nios2_qsys_0_nios2_oci_break\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_itrace VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_itrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_itrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\|VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode:VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\|VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode:VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifo VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count:VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count:VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_oci_test_bench VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_oci_test_bench:the_VGA_Graphics_nios2_qsys_0_oci_test_bench " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_oci_test_bench\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_oci_test_bench:the_VGA_Graphics_nios2_qsys_0_oci_test_bench\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924211 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "VGA_Graphics_nios2_qsys_0_oci_test_bench " "Entity \"VGA_Graphics_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1412140924213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_pib VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_pib:the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_pib:the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_im VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_im:the_VGA_Graphics_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_im\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_im:the_VGA_Graphics_nios2_qsys_0_nios2_oci_im\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924346 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140924346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_onchip_memory2_0 VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"VGA_Graphics_onchip_memory2_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "onchip_memory2_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_onchip_memory2_0.hex " "Parameter \"init_file\" = \"VGA_Graphics_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924430 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140924430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdd1 " "Found entity 1: altsyncram_sdd1" {  } { { "db/altsyncram_sdd1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_sdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140924508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140924508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdd1 VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdd1:auto_generated " "Elaborating entity \"altsyncram_sdd1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"VGA_Graphics_jtag_uart_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "jtag_uart_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0_scfifo_w VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w " "Elaborating entity \"VGA_Graphics_jtag_uart_0_scfifo_w\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "the_VGA_Graphics_jtag_uart_0_scfifo_w" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "wfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924880 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140924880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140924950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140924950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140924977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140924977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140924980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140925003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140925003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140925090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140925090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140925180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140925180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140925274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140925274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140925380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140925380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0_scfifo_r VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_r:the_VGA_Graphics_jtag_uart_0_scfifo_r " "Elaborating entity \"VGA_Graphics_jtag_uart_0_scfifo_r\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_r:the_VGA_Graphics_jtag_uart_0_scfifo_r\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "the_VGA_Graphics_jtag_uart_0_scfifo_r" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "VGA_Graphics_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140925557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925557 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140925557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sdram VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram " "Elaborating entity \"VGA_Graphics_sdram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sdram_input_efifo_module VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\|VGA_Graphics_sdram_input_efifo_module:the_VGA_Graphics_sdram_input_efifo_module " "Elaborating entity \"VGA_Graphics_sdram_input_efifo_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\|VGA_Graphics_sdram_input_efifo_module:the_VGA_Graphics_sdram_input_efifo_module\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "the_VGA_Graphics_sdram_input_efifo_module" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_clocks VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks " "Elaborating entity \"VGA_Graphics_clocks\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "clocks" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140925851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925852 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140925852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sram_0 VGA_Graphics:NiosII\|VGA_Graphics_sram_0:sram_0 " "Elaborating entity \"VGA_Graphics_sram_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sram_0:sram_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_pixel_buffer_dma_0 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"VGA_Graphics_video_pixel_buffer_dma_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140925878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Graphics_video_pixel_buffer_dma_0.v(256) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(256): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925881 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Graphics_video_pixel_buffer_dma_0.v(257) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(257): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925881 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(262) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(262): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925881 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(263) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(263): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925881 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_Graphics_video_pixel_buffer_dma_0.v(343) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(343): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925884 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(357) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(357): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140925884 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926043 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140926043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_rgb_resampler_0 VGA_Graphics:NiosII\|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"VGA_Graphics_video_rgb_resampler_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_rgb_resampler_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a VGA_Graphics_video_rgb_resampler_0.v(125) " "Verilog HDL or VHDL warning at VGA_Graphics_video_rgb_resampler_0.v(125): object \"a\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412140926582 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_scaler_0 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0 " "Elaborating entity \"VGA_Graphics_video_scaler_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_scaler_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140926613 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140926613 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140926614 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926749 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140926749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140926943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140926943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140926945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140927435 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_dual_clock_buffer_0 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"VGA_Graphics_video_dual_clock_buffer_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_dual_clock_buffer_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927742 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140927742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140927965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140927965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140927968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140928755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140928755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_vga_controller_0 VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"VGA_Graphics_video_vga_controller_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_vga_controller_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140928803 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1412140928803 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_character_buffer_with_dma_0 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"VGA_Graphics_video_character_buffer_with_dma_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140928954 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140928954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140929052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140929052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140929176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140929176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140929294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140929294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929378 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1412140929378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140929475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140929475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412140929596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412140929596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_alpha_blender_0 VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0 " "Elaborating entity \"VGA_Graphics_video_alpha_blender_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_alpha_blender_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" "alpha_blender" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer " "Elaborating entity \"pixel_drawer\" for hierarchy \"VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:pixel_drawer_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:pixel_drawer_avalon_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140929994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:pixel_drawer_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:pixel_drawer_avalon_slave_0_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_slave_0_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router " "Elaborating entity \"VGA_Graphics_addr_router\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\|VGA_Graphics_addr_router_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\|VGA_Graphics_addr_router_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_001 VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001 " "Elaborating entity \"VGA_Graphics_addr_router_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_001_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\|VGA_Graphics_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_001_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\|VGA_Graphics_addr_router_001_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_002 VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002 " "Elaborating entity \"VGA_Graphics_addr_router_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_002_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\|VGA_Graphics_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_002_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\|VGA_Graphics_addr_router_002_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router " "Elaborating entity \"VGA_Graphics_id_router\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\|VGA_Graphics_id_router_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\|VGA_Graphics_id_router_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_002 VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002 " "Elaborating entity \"VGA_Graphics_id_router_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140930985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_002_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\|VGA_Graphics_id_router_002_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_002_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\|VGA_Graphics_id_router_002_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_003 VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003 " "Elaborating entity \"VGA_Graphics_id_router_003\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_003_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\|VGA_Graphics_id_router_003_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_003_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\|VGA_Graphics_id_router_003_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_004 VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004 " "Elaborating entity \"VGA_Graphics_id_router_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_004_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\|VGA_Graphics_id_router_004_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_004_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\|VGA_Graphics_id_router_004_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_007 VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007 " "Elaborating entity \"VGA_Graphics_id_router_007\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_007_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\|VGA_Graphics_id_router_007_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_007_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\|VGA_Graphics_id_router_007_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA_Graphics:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rst_controller" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rst_controller_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux_001 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux_002 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux_002 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux_004 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_002 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_003 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_003\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_004 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_007 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_007\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_mux VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"VGA_Graphics_rsp_xbar_mux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_mux_001 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"VGA_Graphics_rsp_xbar_mux_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_mux_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931830 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1412140931848 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412140931851 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412140931851 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1412140931877 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140931942 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1412140931961 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412140931964 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1412140931964 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1412140932003 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_irq_mapper VGA_Graphics:NiosII\|VGA_Graphics_irq_mapper:irq_mapper " "Elaborating entity \"VGA_Graphics_irq_mapper\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_irq_mapper:irq_mapper\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "irq_mapper" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412140932059 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1412140934526 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1412140934546 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140935675 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140935675 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1016 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140935675 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1412140935675 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1412140935675 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1412140938213 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1412140938213 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1412140942975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 440 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 354 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3167 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4133 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 304 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3740 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 393 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1412140943296 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1412140943296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140946000 "|VGA_CONTROLLER|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412140946000 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[0\] Low " "Register VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[0\] will power up to Low" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1412140946082 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[31\] Low " "Register VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[31\] will power up to Low" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1412140946082 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1412140946082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "532 " "532 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1412140948526 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1412140948737 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1412140948738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1412140948819 "|VGA_CONTROLLER|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1412140948819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.map.smsg " "Generated suppressed messages file C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1412140949472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412140950618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140950618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412140951634 "|VGA_CONTROLLER|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412140951634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5018 " "Implemented 5018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412140951635 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412140951635 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1412140951635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4641 " "Implemented 4641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412140951635 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1412140951635 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1412140951635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412140951635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412140951752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 22:22:31 2014 " "Processing ended: Tue Sep 30 22:22:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412140951752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412140951752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412140951752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412140951752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412140953030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412140953031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 22:22:32 2014 " "Processing started: Tue Sep 30 22:22:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412140953031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1412140953031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1412140953031 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1412140953127 ""}
{ "Info" "0" "" "Project  = VGA_Controller" {  } {  } 0 0 "Project  = VGA_Controller" 0 0 "Fitter" 0 0 1412140953127 ""}
{ "Info" "0" "" "Revision = VGA_Controller" {  } {  } 0 0 "Revision = VGA_Controller" 0 0 "Fitter" 0 0 1412140953127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1412140953359 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Controller EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"VGA_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1412140953426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412140953457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1412140953457 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2769 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1412140953533 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2770 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1412140953533 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2771 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1412140953533 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2769 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1412140953533 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1412140953967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1412140953980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412140954677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1412140954677 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1412140954677 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 14018 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412140954691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 14019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412140954691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 14020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1412140954691 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1412140954691 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1412140954712 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[0\] " "Pin DRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[1\] " "Pin DRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[2\] " "Pin DRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[3\] " "Pin DRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[4\] " "Pin DRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[5\] " "Pin DRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[6\] " "Pin DRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[7\] " "Pin DRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[8\] " "Pin DRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[9\] " "Pin DRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[10\] " "Pin DRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[11\] " "Pin DRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_0 " "Pin DRAM_BA_0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_0 } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_1 " "Pin DRAM_BA_1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_1 } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CS_N " "Pin DRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CAS_N " "Pin DRAM_CAS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_RAS_N " "Pin DRAM_RAS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[6\] " "Pin VGA_R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[7\] " "Pin VGA_R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[8\] " "Pin VGA_R\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[9\] " "Pin VGA_R\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[6\] " "Pin VGA_G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[7\] " "Pin VGA_G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[8\] " "Pin VGA_G\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[9\] " "Pin VGA_G\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[6\] " "Pin VGA_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[7\] " "Pin VGA_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[8\] " "Pin VGA_B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[9\] " "Pin VGA_B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Pin VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_BLANK } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_SYNC " "Pin VGA_SYNC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_SYNC } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1412140954969 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1412140954969 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140955598 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1412140955598 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Graphics/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_Graphics/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412140955730 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.sdc " "Reading SDC File: 'VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1412140955746 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1412140955816 "|VGA_CONTROLLER|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955925 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955925 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955925 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1412140955925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1412140955926 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955926 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955926 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1412140955926 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1412140955926 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956330 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 5605 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2012 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2014 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2016 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2024 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2026 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 81 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_g5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\] " "Destination node VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\|counter_reg_bit3a\[8\]" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_s57.tdf" 82 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|cntr_s57:usedw_counter|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 2051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956331 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1412140956331 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1412140956331 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 14006 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1412140956334 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 13755 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 13887 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 13888 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 14007 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1412140956335 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 13648 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1412140956335 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Graphics:NiosII|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 0 { 0 ""} 0 6933 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1412140956335 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1412140957289 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412140957301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1412140957302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412140957315 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1412140958014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1412140958014 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1412140958025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1412140958026 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1412140958036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1412140958810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1412140958822 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1412140958822 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1412140958822 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 3.3V 9 87 32 " "Number of I/O pins in group: 128 (unused VREF, 3.3V VCCIO, 9 input, 87 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1412140958834 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1412140958834 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1412140958834 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 1 63 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1412140958835 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1412140958835 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1412140958835 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK " "PLL \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 928 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1412140958940 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412140959046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1412140961459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412140964158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1412140964206 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1412140965838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412140965838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1412140966916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1412140970619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1412140970619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412140971312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1412140971318 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1412140971318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1412140971318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1412140971594 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412140971614 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "120 " "Found 120 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1412140971780 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1412140971780 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412140973274 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1412140973842 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1412140975638 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1412140976261 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1412140976408 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1412140976624 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1412140976626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.fit.smsg " "Generated suppressed messages file C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1412140977314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412140978894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 22:22:58 2014 " "Processing ended: Tue Sep 30 22:22:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412140978894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412140978894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412140978894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1412140978894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1412140980421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412140980421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 22:23:00 2014 " "Processing started: Tue Sep 30 22:23:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412140980421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1412140980421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1412140980422 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1412140982135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1412140982193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412140982835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 22:23:02 2014 " "Processing ended: Tue Sep 30 22:23:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412140982835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412140982835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412140982835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1412140982835 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1412140983609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1412140984187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412140984188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 22:23:03 2014 " "Processing started: Tue Sep 30 22:23:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412140984188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412140984188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Controller -c VGA_Controller " "Command: quartus_sta VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412140984188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1412140984290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412140984650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412140984684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1412140984684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1412140985136 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1412140985136 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Graphics/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_Graphics/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412140985213 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.sdc " "Reading SDC File: 'VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1412140985234 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1412140985281 "|VGA_CONTROLLER|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985349 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985349 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985349 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1412140985350 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1412140985370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412140985390 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1412140985435 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1412140985437 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1412140985615 "|VGA_CONTROLLER|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985632 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985632 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985632 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1412140985643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1412140985646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1412140985646 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1412140985655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412140985681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1412140985681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412140985820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 22:23:05 2014 " "Processing ended: Tue Sep 30 22:23:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412140985820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412140985820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412140985820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412140985820 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412140986458 ""}
