$comment
	File created using the following command:
		vcd file Box_Muller.msim.vcd -direction
$end
$date
	Tue Apr 12 17:11:37 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sincos_vhd_vec_tst $end
$var wire 1 ! cosOut [15] $end
$var wire 1 " cosOut [14] $end
$var wire 1 # cosOut [13] $end
$var wire 1 $ cosOut [12] $end
$var wire 1 % cosOut [11] $end
$var wire 1 & cosOut [10] $end
$var wire 1 ' cosOut [9] $end
$var wire 1 ( cosOut [8] $end
$var wire 1 ) cosOut [7] $end
$var wire 1 * cosOut [6] $end
$var wire 1 + cosOut [5] $end
$var wire 1 , cosOut [4] $end
$var wire 1 - cosOut [3] $end
$var wire 1 . cosOut [2] $end
$var wire 1 / cosOut [1] $end
$var wire 1 0 cosOut [0] $end
$var wire 1 1 data [11] $end
$var wire 1 2 data [10] $end
$var wire 1 3 data [9] $end
$var wire 1 4 data [8] $end
$var wire 1 5 data [7] $end
$var wire 1 6 data [6] $end
$var wire 1 7 data [5] $end
$var wire 1 8 data [4] $end
$var wire 1 9 data [3] $end
$var wire 1 : data [2] $end
$var wire 1 ; data [1] $end
$var wire 1 < data [0] $end
$var wire 1 = i_clock $end
$var wire 1 > reset $end
$var wire 1 ? sinOut [15] $end
$var wire 1 @ sinOut [14] $end
$var wire 1 A sinOut [13] $end
$var wire 1 B sinOut [12] $end
$var wire 1 C sinOut [11] $end
$var wire 1 D sinOut [10] $end
$var wire 1 E sinOut [9] $end
$var wire 1 F sinOut [8] $end
$var wire 1 G sinOut [7] $end
$var wire 1 H sinOut [6] $end
$var wire 1 I sinOut [5] $end
$var wire 1 J sinOut [4] $end
$var wire 1 K sinOut [3] $end
$var wire 1 L sinOut [2] $end
$var wire 1 M sinOut [1] $end
$var wire 1 N sinOut [0] $end

$scope module i1 $end
$var wire 1 O gnd $end
$var wire 1 P vcc $end
$var wire 1 Q unknown $end
$var wire 1 R devoe $end
$var wire 1 S devclrn $end
$var wire 1 T devpor $end
$var wire 1 U ww_devoe $end
$var wire 1 V ww_devclrn $end
$var wire 1 W ww_devpor $end
$var wire 1 X ww_i_clock $end
$var wire 1 Y ww_reset $end
$var wire 1 Z ww_data [11] $end
$var wire 1 [ ww_data [10] $end
$var wire 1 \ ww_data [9] $end
$var wire 1 ] ww_data [8] $end
$var wire 1 ^ ww_data [7] $end
$var wire 1 _ ww_data [6] $end
$var wire 1 ` ww_data [5] $end
$var wire 1 a ww_data [4] $end
$var wire 1 b ww_data [3] $end
$var wire 1 c ww_data [2] $end
$var wire 1 d ww_data [1] $end
$var wire 1 e ww_data [0] $end
$var wire 1 f ww_sinOut [15] $end
$var wire 1 g ww_sinOut [14] $end
$var wire 1 h ww_sinOut [13] $end
$var wire 1 i ww_sinOut [12] $end
$var wire 1 j ww_sinOut [11] $end
$var wire 1 k ww_sinOut [10] $end
$var wire 1 l ww_sinOut [9] $end
$var wire 1 m ww_sinOut [8] $end
$var wire 1 n ww_sinOut [7] $end
$var wire 1 o ww_sinOut [6] $end
$var wire 1 p ww_sinOut [5] $end
$var wire 1 q ww_sinOut [4] $end
$var wire 1 r ww_sinOut [3] $end
$var wire 1 s ww_sinOut [2] $end
$var wire 1 t ww_sinOut [1] $end
$var wire 1 u ww_sinOut [0] $end
$var wire 1 v ww_cosOut [15] $end
$var wire 1 w ww_cosOut [14] $end
$var wire 1 x ww_cosOut [13] $end
$var wire 1 y ww_cosOut [12] $end
$var wire 1 z ww_cosOut [11] $end
$var wire 1 { ww_cosOut [10] $end
$var wire 1 | ww_cosOut [9] $end
$var wire 1 } ww_cosOut [8] $end
$var wire 1 ~ ww_cosOut [7] $end
$var wire 1 !! ww_cosOut [6] $end
$var wire 1 "! ww_cosOut [5] $end
$var wire 1 #! ww_cosOut [4] $end
$var wire 1 $! ww_cosOut [3] $end
$var wire 1 %! ww_cosOut [2] $end
$var wire 1 &! ww_cosOut [1] $end
$var wire 1 '! ww_cosOut [0] $end
$var wire 1 (! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 )! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 *! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 +! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 ,! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 -! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 .! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 /! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 0! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 1! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [8] $end
$var wire 1 2! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [7] $end
$var wire 1 3! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [6] $end
$var wire 1 4! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [5] $end
$var wire 1 5! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [4] $end
$var wire 1 6! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [3] $end
$var wire 1 7! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [2] $end
$var wire 1 8! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [1] $end
$var wire 1 9! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [0] $end
$var wire 1 :! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 ;! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 <! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 =! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 >! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 ?! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 @! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 A! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 B! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 C! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 D! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [9] $end
$var wire 1 E! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 F! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 G! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 H! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 I! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 J! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 K! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 L! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 M! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 N! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 O! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 P! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 Q! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 R! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 S! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 T! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 U! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 V! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 W! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 X! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 Y! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 Z! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 [! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 \! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 ]! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 ^! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 _! \c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [8] $end
$var wire 1 a! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [7] $end
$var wire 1 b! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [6] $end
$var wire 1 c! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [5] $end
$var wire 1 d! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [4] $end
$var wire 1 e! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [3] $end
$var wire 1 f! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [2] $end
$var wire 1 g! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [1] $end
$var wire 1 h! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 i! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [8] $end
$var wire 1 j! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [7] $end
$var wire 1 k! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [6] $end
$var wire 1 l! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [5] $end
$var wire 1 m! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [4] $end
$var wire 1 n! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [3] $end
$var wire 1 o! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [2] $end
$var wire 1 p! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [1] $end
$var wire 1 q! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ [0] $end
$var wire 1 r! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [9] $end
$var wire 1 s! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 t! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 u! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 v! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 w! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 x! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 y! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 z! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 {! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 |! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [9] $end
$var wire 1 }! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [8] $end
$var wire 1 ~! \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [7] $end
$var wire 1 !" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [6] $end
$var wire 1 "" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [5] $end
$var wire 1 #" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 $" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 %" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 &" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 '" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 (" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [8] $end
$var wire 1 )" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [7] $end
$var wire 1 *" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [6] $end
$var wire 1 +" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [5] $end
$var wire 1 ," \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [4] $end
$var wire 1 -" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [3] $end
$var wire 1 ." \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [2] $end
$var wire 1 /" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [1] $end
$var wire 1 0" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 1" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [8] $end
$var wire 1 2" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [7] $end
$var wire 1 3" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [6] $end
$var wire 1 4" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [5] $end
$var wire 1 5" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [4] $end
$var wire 1 6" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [3] $end
$var wire 1 7" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [2] $end
$var wire 1 8" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [1] $end
$var wire 1 9" \c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :" \i_clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ;" \i_clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 <" \i_clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 =" \i_clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 >" \reset~input_o\ $end
$var wire 1 ?" \sinOut[0]~output_o\ $end
$var wire 1 @" \sinOut[1]~output_o\ $end
$var wire 1 A" \sinOut[2]~output_o\ $end
$var wire 1 B" \sinOut[3]~output_o\ $end
$var wire 1 C" \sinOut[4]~output_o\ $end
$var wire 1 D" \sinOut[5]~output_o\ $end
$var wire 1 E" \sinOut[6]~output_o\ $end
$var wire 1 F" \sinOut[7]~output_o\ $end
$var wire 1 G" \sinOut[8]~output_o\ $end
$var wire 1 H" \sinOut[9]~output_o\ $end
$var wire 1 I" \sinOut[10]~output_o\ $end
$var wire 1 J" \sinOut[11]~output_o\ $end
$var wire 1 K" \sinOut[12]~output_o\ $end
$var wire 1 L" \sinOut[13]~output_o\ $end
$var wire 1 M" \sinOut[14]~output_o\ $end
$var wire 1 N" \sinOut[15]~output_o\ $end
$var wire 1 O" \cosOut[0]~output_o\ $end
$var wire 1 P" \cosOut[1]~output_o\ $end
$var wire 1 Q" \cosOut[2]~output_o\ $end
$var wire 1 R" \cosOut[3]~output_o\ $end
$var wire 1 S" \cosOut[4]~output_o\ $end
$var wire 1 T" \cosOut[5]~output_o\ $end
$var wire 1 U" \cosOut[6]~output_o\ $end
$var wire 1 V" \cosOut[7]~output_o\ $end
$var wire 1 W" \cosOut[8]~output_o\ $end
$var wire 1 X" \cosOut[9]~output_o\ $end
$var wire 1 Y" \cosOut[10]~output_o\ $end
$var wire 1 Z" \cosOut[11]~output_o\ $end
$var wire 1 [" \cosOut[12]~output_o\ $end
$var wire 1 \" \cosOut[13]~output_o\ $end
$var wire 1 ]" \cosOut[14]~output_o\ $end
$var wire 1 ^" \cosOut[15]~output_o\ $end
$var wire 1 _" \i_clock~input_o\ $end
$var wire 1 `" \i_clock~inputclkctrl_outclk\ $end
$var wire 1 a" \data[10]~input_o\ $end
$var wire 1 b" \n~feeder_combout\ $end
$var wire 1 c" \n~q\ $end
$var wire 1 d" \~GND~combout\ $end
$var wire 1 e" \data[0]~input_o\ $end
$var wire 1 f" \d[0]~feeder_combout\ $end
$var wire 1 g" \dCos[0]~feeder_combout\ $end
$var wire 1 h" \dSinpLUT[0]~0_combout\ $end
$var wire 1 i" \data[11]~input_o\ $end
$var wire 1 j" \m~feeder_combout\ $end
$var wire 1 k" \m~q\ $end
$var wire 1 l" \data[1]~input_o\ $end
$var wire 1 m" \d[1]~feeder_combout\ $end
$var wire 1 n" \dCos[1]~feeder_combout\ $end
$var wire 1 o" \dSinpLUT[1]~1_combout\ $end
$var wire 1 p" \data[2]~input_o\ $end
$var wire 1 q" \d[2]~feeder_combout\ $end
$var wire 1 r" \dCos[2]~feeder_combout\ $end
$var wire 1 s" \dSinpLUT[2]~2_combout\ $end
$var wire 1 t" \data[3]~input_o\ $end
$var wire 1 u" \dCos[3]~feeder_combout\ $end
$var wire 1 v" \dSinpLUT[3]~3_combout\ $end
$var wire 1 w" \data[4]~input_o\ $end
$var wire 1 x" \d[4]~feeder_combout\ $end
$var wire 1 y" \dCos[4]~feeder_combout\ $end
$var wire 1 z" \dSinpLUT[4]~4_combout\ $end
$var wire 1 {" \data[5]~input_o\ $end
$var wire 1 |" \d[5]~feeder_combout\ $end
$var wire 1 }" \dCos[5]~feeder_combout\ $end
$var wire 1 ~" \dSinpLUT[5]~5_combout\ $end
$var wire 1 !# \data[6]~input_o\ $end
$var wire 1 "# \d[6]~feeder_combout\ $end
$var wire 1 ## \dCos[6]~feeder_combout\ $end
$var wire 1 $# \dSinpLUT[6]~6_combout\ $end
$var wire 1 %# \data[7]~input_o\ $end
$var wire 1 &# \dCos[7]~feeder_combout\ $end
$var wire 1 '# \dSinpLUT[7]~7_combout\ $end
$var wire 1 (# \data[8]~input_o\ $end
$var wire 1 )# \d[8]~feeder_combout\ $end
$var wire 1 *# \dCos[8]~feeder_combout\ $end
$var wire 1 +# \dSinpLUT[8]~8_combout\ $end
$var wire 1 ,# \data[9]~input_o\ $end
$var wire 1 -# \d[9]~feeder_combout\ $end
$var wire 1 .# \dCos[9]~feeder_combout\ $end
$var wire 1 /# \dSinpLUT[9]~9_combout\ $end
$var wire 1 0# \dCospLUT[0]~0_combout\ $end
$var wire 1 1# \dCospLUT[1]~1_combout\ $end
$var wire 1 2# \dCospLUT[2]~2_combout\ $end
$var wire 1 3# \dCospLUT[3]~3_combout\ $end
$var wire 1 4# \dCospLUT[4]~4_combout\ $end
$var wire 1 5# \dCospLUT[5]~5_combout\ $end
$var wire 1 6# \dCospLUT[6]~6_combout\ $end
$var wire 1 7# \dCospLUT[7]~7_combout\ $end
$var wire 1 8# \dCospLUT[8]~8_combout\ $end
$var wire 1 9# \dCospLUT[9]~9_combout\ $end
$var wire 1 :# \sinOut~0_combout\ $end
$var wire 1 ;# \sinOut[0]~reg0_q\ $end
$var wire 1 <# \sinOut~1_combout\ $end
$var wire 1 =# \sinOut[1]~reg0_q\ $end
$var wire 1 ># \sinOut~2_combout\ $end
$var wire 1 ?# \sinOut[2]~reg0_q\ $end
$var wire 1 @# \sinOut~3_combout\ $end
$var wire 1 A# \sinOut[3]~reg0_q\ $end
$var wire 1 B# \sinOut~4_combout\ $end
$var wire 1 C# \sinOut[4]~reg0_q\ $end
$var wire 1 D# \sinOut~5_combout\ $end
$var wire 1 E# \sinOut[5]~reg0_q\ $end
$var wire 1 F# \sinOut~6_combout\ $end
$var wire 1 G# \sinOut[6]~reg0_q\ $end
$var wire 1 H# \sinOut~7_combout\ $end
$var wire 1 I# \sinOut[7]~reg0_q\ $end
$var wire 1 J# \sinOut~8_combout\ $end
$var wire 1 K# \sinOut[8]~reg0_q\ $end
$var wire 1 L# \sinOut~9_combout\ $end
$var wire 1 M# \sinOut[9]~reg0_q\ $end
$var wire 1 N# \sinOut~10_combout\ $end
$var wire 1 O# \sinOut[10]~reg0_q\ $end
$var wire 1 P# \sinOut~11_combout\ $end
$var wire 1 Q# \sinOut[11]~reg0_q\ $end
$var wire 1 R# \sinOut~12_combout\ $end
$var wire 1 S# \sinOut[12]~reg0_q\ $end
$var wire 1 T# \sinOut~13_combout\ $end
$var wire 1 U# \sinOut[13]~reg0_q\ $end
$var wire 1 V# \sinOut~14_combout\ $end
$var wire 1 W# \sinOut[14]~reg0_q\ $end
$var wire 1 X# \sinOut~15_combout\ $end
$var wire 1 Y# \sinOut[15]~reg0_q\ $end
$var wire 1 Z# \cosOut~0_combout\ $end
$var wire 1 [# \cosOut[0]~reg0_q\ $end
$var wire 1 \# \cosOut~1_combout\ $end
$var wire 1 ]# \cosOut[1]~reg0_q\ $end
$var wire 1 ^# \cosOut~2_combout\ $end
$var wire 1 _# \cosOut[2]~reg0_q\ $end
$var wire 1 `# \cosOut~3_combout\ $end
$var wire 1 a# \cosOut[3]~reg0_q\ $end
$var wire 1 b# \cosOut~4_combout\ $end
$var wire 1 c# \cosOut[4]~reg0_q\ $end
$var wire 1 d# \cosOut~5_combout\ $end
$var wire 1 e# \cosOut[5]~reg0_q\ $end
$var wire 1 f# \cosOut~6_combout\ $end
$var wire 1 g# \cosOut[6]~reg0_q\ $end
$var wire 1 h# \cosOut~7_combout\ $end
$var wire 1 i# \cosOut[7]~reg0_q\ $end
$var wire 1 j# \cosOut~8_combout\ $end
$var wire 1 k# \cosOut[8]~reg0_q\ $end
$var wire 1 l# \cosOut~9_combout\ $end
$var wire 1 m# \cosOut[9]~reg0_q\ $end
$var wire 1 n# \cosOut~10_combout\ $end
$var wire 1 o# \cosOut[10]~reg0_q\ $end
$var wire 1 p# \cosOut~11_combout\ $end
$var wire 1 q# \cosOut[11]~reg0_q\ $end
$var wire 1 r# \cosOut~12_combout\ $end
$var wire 1 s# \cosOut[12]~reg0_q\ $end
$var wire 1 t# \cosOut~13_combout\ $end
$var wire 1 u# \cosOut[13]~reg0_q\ $end
$var wire 1 v# \cosOut~14_combout\ $end
$var wire 1 w# \cosOut[14]~reg0_q\ $end
$var wire 1 x# \cosOut~15_combout\ $end
$var wire 1 y# \cosOut[15]~reg0_q\ $end
$var wire 1 z# \c1|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 {# \c1|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 |# \c1|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 }# \c1|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 ~# \c1|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 !$ \c1|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 "$ \c1|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 #$ \c1|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 $$ \c1|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 %$ \c1|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 &$ \c1|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 '$ \c1|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 ($ \c1|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 )$ \c1|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 *$ \c1|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 +$ \c1|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 ,$ \c1|altsyncram_component|auto_generated|q_b\ [15] $end
$var wire 1 -$ \c1|altsyncram_component|auto_generated|q_b\ [14] $end
$var wire 1 .$ \c1|altsyncram_component|auto_generated|q_b\ [13] $end
$var wire 1 /$ \c1|altsyncram_component|auto_generated|q_b\ [12] $end
$var wire 1 0$ \c1|altsyncram_component|auto_generated|q_b\ [11] $end
$var wire 1 1$ \c1|altsyncram_component|auto_generated|q_b\ [10] $end
$var wire 1 2$ \c1|altsyncram_component|auto_generated|q_b\ [9] $end
$var wire 1 3$ \c1|altsyncram_component|auto_generated|q_b\ [8] $end
$var wire 1 4$ \c1|altsyncram_component|auto_generated|q_b\ [7] $end
$var wire 1 5$ \c1|altsyncram_component|auto_generated|q_b\ [6] $end
$var wire 1 6$ \c1|altsyncram_component|auto_generated|q_b\ [5] $end
$var wire 1 7$ \c1|altsyncram_component|auto_generated|q_b\ [4] $end
$var wire 1 8$ \c1|altsyncram_component|auto_generated|q_b\ [3] $end
$var wire 1 9$ \c1|altsyncram_component|auto_generated|q_b\ [2] $end
$var wire 1 :$ \c1|altsyncram_component|auto_generated|q_b\ [1] $end
$var wire 1 ;$ \c1|altsyncram_component|auto_generated|q_b\ [0] $end
$var wire 1 <$ dSinpLUT [9] $end
$var wire 1 =$ dSinpLUT [8] $end
$var wire 1 >$ dSinpLUT [7] $end
$var wire 1 ?$ dSinpLUT [6] $end
$var wire 1 @$ dSinpLUT [5] $end
$var wire 1 A$ dSinpLUT [4] $end
$var wire 1 B$ dSinpLUT [3] $end
$var wire 1 C$ dSinpLUT [2] $end
$var wire 1 D$ dSinpLUT [1] $end
$var wire 1 E$ dSinpLUT [0] $end
$var wire 1 F$ dCospLUT [9] $end
$var wire 1 G$ dCospLUT [8] $end
$var wire 1 H$ dCospLUT [7] $end
$var wire 1 I$ dCospLUT [6] $end
$var wire 1 J$ dCospLUT [5] $end
$var wire 1 K$ dCospLUT [4] $end
$var wire 1 L$ dCospLUT [3] $end
$var wire 1 M$ dCospLUT [2] $end
$var wire 1 N$ dCospLUT [1] $end
$var wire 1 O$ dCospLUT [0] $end
$var wire 1 P$ dCos [9] $end
$var wire 1 Q$ dCos [8] $end
$var wire 1 R$ dCos [7] $end
$var wire 1 S$ dCos [6] $end
$var wire 1 T$ dCos [5] $end
$var wire 1 U$ dCos [4] $end
$var wire 1 V$ dCos [3] $end
$var wire 1 W$ dCos [2] $end
$var wire 1 X$ dCos [1] $end
$var wire 1 Y$ dCos [0] $end
$var wire 1 Z$ d [9] $end
$var wire 1 [$ d [8] $end
$var wire 1 \$ d [7] $end
$var wire 1 ]$ d [6] $end
$var wire 1 ^$ d [5] $end
$var wire 1 _$ d [4] $end
$var wire 1 `$ d [3] $end
$var wire 1 a$ d [2] $end
$var wire 1 b$ d [1] $end
$var wire 1 c$ d [0] $end
$var wire 1 d$ \ALT_INV_m~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0>
0O
1P
xQ
1R
1S
1T
1U
1V
1W
0X
0Y
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
1s"
0t"
0u"
1v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
1$#
0%#
0&#
1'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1d$
01
02
03
04
05
06
07
08
09
0:
0;
0<
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
1:"
1;"
1<"
0="
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
$end
#10000
1=
1X
1_"
1="
1`"
1O$
1N$
1M$
1L$
1K$
1J$
1I$
1H$
1G$
1F$
1'"
1&"
1%"
1$"
1#"
1""
1!"
1~!
1}!
1|!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
#20000
0=
0X
0_"
0="
0`"
#30000
1=
1X
1_"
1="
1`"
#40000
0=
0X
0_"
0="
0`"
#50000
1=
1X
1_"
1="
1`"
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1W!
19"
18"
17"
16"
15"
14"
1;$
1:$
19$
18$
17$
16$
15$
14$
13$
12$
11$
10$
1/$
1.$
1-$
1v#
1t#
1r#
1p#
1n#
1l#
1j#
1h#
1f#
1d#
1b#
1`#
1^#
1\#
1Z#
#60000
0=
0X
0_"
0="
0`"
#70000
1=
1X
1_"
1="
1`"
1[#
1]#
1_#
1a#
1c#
1e#
1g#
1i#
1k#
1m#
1o#
1q#
1s#
1u#
1w#
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
#80000
0=
19
0X
1b
1t"
0_"
0="
0`"
#90000
1=
1X
1_"
1="
1`"
1`$
1u"
#100000
0=
0X
0_"
0="
0`"
#110000
1=
1X
1_"
1="
1`"
1V$
0v"
03#
#120000
0=
0X
0_"
0="
0`"
#130000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#140000
0=
0X
0_"
0="
0`"
#150000
1=
1X
1_"
1="
1`"
#160000
0=
09
18
0X
0b
1a
1w"
0t"
0_"
0="
1x"
0`"
#170000
1=
1X
1_"
1="
1`"
0`$
1_$
1y"
0u"
0_!
0;$
0Z#
#180000
0=
0X
0_"
0="
0`"
#190000
1=
1X
1_"
1="
1`"
0V$
1U$
0[#
0z"
04#
1v"
13#
0O"
0'!
00
#200000
0=
0X
0_"
0="
0`"
#210000
1=
1X
1_"
1="
1`"
1L$
0K$
1$"
0#"
1J!
0I!
#220000
0=
0X
0_"
0="
0`"
#230000
1=
1X
1_"
1="
1`"
#240000
0=
19
0X
1b
1t"
0_"
0="
0`"
#250000
1=
1X
1_"
1="
1`"
1`$
1u"
0\!
08$
0`#
#260000
0=
0X
0_"
0="
0`"
#270000
1=
1X
1_"
1="
1`"
1V$
0a#
0v"
03#
0R"
0$!
0-
#280000
0=
0X
0_"
0="
0`"
#290000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#300000
0=
0X
0_"
0="
0`"
#310000
1=
1X
1_"
1="
1`"
#320000
0=
09
08
17
0X
0b
0a
1`
1{"
0w"
0t"
0_"
0="
0x"
1|"
0`"
#330000
1=
1X
1_"
1="
1`"
0`$
0_$
1^$
1}"
0y"
0u"
0]!
1\!
0[!
09$
18$
07$
0b#
1`#
0^#
#340000
0=
0X
0_"
0="
0`"
#350000
1=
1X
1_"
1="
1`"
0V$
0U$
1T$
0_#
1a#
0c#
0~"
05#
1z"
14#
1v"
13#
0S"
1R"
0Q"
0#!
1$!
0%!
0.
1-
0,
#360000
0=
0X
0_"
0="
0`"
#370000
1=
1X
1_"
1="
1`"
1L$
1K$
0J$
1$"
1#"
0""
1J!
1I!
0H!
#380000
0=
0X
0_"
0="
0`"
#390000
1=
1X
1_"
1="
1`"
#400000
0=
19
0X
1b
1t"
0_"
0="
0`"
#410000
1=
1X
1_"
1="
1`"
1`$
1u"
0^!
1[!
0Z!
0:$
17$
06$
0d#
1b#
0\#
#420000
0=
0X
0_"
0="
0`"
#430000
1=
1X
1_"
1="
1`"
1V$
0]#
1c#
0e#
0v"
03#
0T"
1S"
0P"
0"!
1#!
0&!
0/
1,
0+
#440000
0=
0X
0_"
0="
0`"
#450000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#460000
0=
0X
0_"
0="
0`"
#470000
1=
1X
1_"
1="
1`"
#480000
0=
09
18
0X
0b
1a
1w"
0t"
0_"
0="
1x"
0`"
#490000
1=
1X
1_"
1="
1`"
0`$
1_$
1y"
0u"
1^!
0\!
0[!
1:$
08$
07$
0b#
0`#
1\#
#500000
0=
0X
0_"
0="
0`"
#510000
1=
1X
1_"
1="
1`"
0V$
1U$
1]#
0a#
0c#
0z"
04#
1v"
13#
0S"
0R"
1P"
0#!
0$!
1&!
1/
0-
0,
#520000
0=
0X
0_"
0="
0`"
#530000
1=
1X
1_"
1="
1`"
1L$
0K$
1$"
0#"
1J!
0I!
#540000
0=
0X
0_"
0="
0`"
#550000
1=
1X
1_"
1="
1`"
#560000
0=
19
0X
1b
1t"
0_"
0="
0`"
#570000
1=
1X
1_"
1="
1`"
1`$
1u"
1_!
1]!
1Z!
0Y!
1;$
19$
16$
05$
0f#
1d#
1^#
1Z#
#580000
0=
0X
0_"
0="
0`"
#590000
1=
1X
1_"
1="
1`"
1V$
1[#
1_#
1e#
0g#
0v"
03#
0U"
1T"
1Q"
1O"
0!!
1"!
1%!
1'!
10
1.
1+
0*
#600000
0=
0X
0_"
0="
0`"
#610000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#620000
0=
0X
0_"
0="
0`"
#630000
1=
1X
1_"
1="
1`"
#640000
0=
09
08
07
16
0X
0b
0a
0`
1_
1!#
0{"
0w"
0t"
0_"
0="
0x"
0|"
1"#
0`"
#650000
1=
1X
1_"
1="
1`"
0`$
0_$
0^$
1]$
1##
0}"
0y"
0u"
0Z!
06$
0d#
#660000
0=
0X
0_"
0="
0`"
#670000
1=
1X
1_"
1="
1`"
0V$
0U$
0T$
1S$
0e#
0$#
06#
1~"
15#
1z"
14#
1v"
13#
0T"
0"!
0+
#680000
0=
0X
0_"
0="
0`"
#690000
1=
1X
1_"
1="
1`"
1L$
1K$
1J$
0I$
1$"
1#"
1""
0!"
1J!
1I!
1H!
0G!
#700000
0=
0X
0_"
0="
0`"
#710000
1=
1X
1_"
1="
1`"
#720000
0=
19
0X
1b
1t"
0_"
0="
0`"
#730000
1=
1X
1_"
1="
1`"
1`$
1u"
0_!
0]!
1Z!
1Y!
0X!
0;$
09$
16$
15$
04$
0h#
1f#
1d#
0^#
0Z#
#740000
0=
0X
0_"
0="
0`"
#750000
1=
1X
1_"
1="
1`"
1V$
0[#
0_#
1e#
1g#
0i#
0v"
03#
0V"
1U"
1T"
0Q"
0O"
0~
1!!
1"!
0%!
0'!
00
0.
1+
1*
0)
#760000
0=
0X
0_"
0="
0`"
#770000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#780000
0=
0X
0_"
0="
0`"
#790000
1=
1X
1_"
1="
1`"
#800000
0=
09
18
0X
0b
1a
1w"
0t"
0_"
0="
1x"
0`"
#810000
1=
1X
1_"
1="
1`"
0`$
1_$
1y"
0u"
0^!
1\!
1[!
0Y!
0:$
18$
17$
05$
0f#
1b#
1`#
0\#
#820000
0=
0X
0_"
0="
0`"
#830000
1=
1X
1_"
1="
1`"
0V$
1U$
0]#
1a#
1c#
0g#
0z"
04#
1v"
13#
0U"
1S"
1R"
0P"
0!!
1#!
1$!
0&!
0/
1-
1,
0*
#840000
0=
0X
0_"
0="
0`"
#850000
1=
1X
1_"
1="
1`"
1L$
0K$
1$"
0#"
1J!
0I!
#860000
0=
0X
0_"
0="
0`"
#870000
1=
1X
1_"
1="
1`"
#880000
0=
19
0X
1b
1t"
0_"
0="
0`"
#890000
1=
1X
1_"
1="
1`"
1`$
1u"
1_!
0[!
0Z!
1;$
07$
06$
0d#
0b#
1Z#
#900000
0=
0X
0_"
0="
0`"
#910000
1=
1X
1_"
1="
1`"
1V$
1[#
0c#
0e#
0v"
03#
0T"
0S"
1O"
0"!
0#!
1'!
10
0,
0+
#920000
0=
0X
0_"
0="
0`"
#930000
1=
1X
1_"
1="
1`"
0L$
0$"
0J!
#940000
0=
0X
0_"
0="
0`"
#950000
1=
1X
1_"
1="
1`"
#960000
0=
09
08
17
0X
0b
0a
1`
1{"
0w"
0t"
0_"
0="
0x"
1|"
0`"
#970000
1=
1X
1_"
1="
1`"
0`$
0_$
1^$
1}"
0y"
0u"
1]!
0\!
1[!
1Y!
1X!
0W!
19$
08$
17$
15$
14$
03$
0j#
1h#
1f#
1b#
0`#
1^#
#980000
0=
0X
0_"
0="
0`"
#990000
1=
1X
1_"
1="
1`"
0V$
0U$
1T$
1_#
0a#
1c#
1g#
1i#
0k#
0~"
05#
1z"
14#
1v"
13#
0W"
1V"
1U"
1S"
0R"
1Q"
0}
1~
1!!
1#!
0$!
1%!
1.
0-
1,
1*
1)
0(
#1000000
