0.6
2018.2
Jun 14 2018
20:41:02
H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.sim/sim_1/impl/timing/xsim/LED_test_tb_time_impl.v,1544517329,verilog,,H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/led_test_tb.v,,LED_Display;LED_test;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;clock_1hz;clock_50khz;glbl;snake_control,,,../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sim_1/new/LED_test_tb.v,1544260117,verilog,,,,LED_test_tb,,,../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,,,led_test_tb,,,,,,,,
