Timing Analyzer report for final2
Mon May 27 17:11:11 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'main_clk_50'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'main_clk_50'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'main_clk_50'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'main_clk_50'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'main_clk_50'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'main_clk_50'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; final2                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.8%      ;
;     Processor 3            ;  14.3%      ;
;     Processor 4            ;  12.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                             ;
+-----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                         ; Status ; Read at                  ;
+-----------------------------------------------------------------------+--------+--------------------------+
; soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Mon May 27 17:11:08 2024 ;
; soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon May 27 17:11:08 2024 ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu.sdc                     ; OK     ; Mon May 27 17:11:08 2024 ;
; timings.sdc                                                           ; OK     ; Mon May 27 17:11:08 2024 ;
+-----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 69.65 MHz  ; 69.65 MHz       ; main_clk_50         ;      ;
; 121.62 MHz ; 121.62 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 5.642  ; 0.000         ;
; altera_reserved_tck ; 45.889 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.384 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 13.907 ; 0.000         ;
; altera_reserved_tck ; 47.705 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.133 ; 0.000         ;
; main_clk_50         ; 3.228 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.622  ; 0.000              ;
; altera_reserved_tck ; 49.626 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.642 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.309      ;
; 5.692 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.259      ;
; 5.796 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.155      ;
; 5.851 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.100      ;
; 5.857 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.094      ;
; 5.936 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 9.015      ;
; 5.972 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.979      ;
; 6.005 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.946      ;
; 6.014 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.937      ;
; 6.048 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.903      ;
; 6.141 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.810      ;
; 6.169 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.782      ;
; 6.186 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.765      ;
; 6.287 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.664      ;
; 6.310 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.641      ;
; 6.359 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.592      ;
; 6.618 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.333      ;
; 6.688 ; hpi_io_intf:hpi_io_inst|OTG_ADDR[0]                                                                                                                                              ; OTG_ADDR[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.061     ; 8.251      ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.711 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.916     ;
; 6.742 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.209      ;
; 6.895 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.732     ;
; 6.906 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.045      ;
; 6.907 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.044      ;
; 6.928 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.698     ;
; 6.929 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.697     ;
; 6.946 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 8.005      ;
; 7.006 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.945      ;
; 7.045 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.601     ;
; 7.045 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.601     ;
; 7.045 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.601     ;
; 7.045 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.601     ;
; 7.052 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.899      ;
; 7.066 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.885      ;
; 7.096 ; CLOCK_50                                                                                                                                                                         ; DRAM_CLK                                              ; main_clk_50  ; main_clk_50 ; 10.000       ; 0.000      ; 0.904      ;
; 7.113 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.838      ;
; 7.151 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.800      ;
; 7.168 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.459     ;
; 7.175 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.452     ;
; 7.215 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.411     ;
; 7.221 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.730      ;
; 7.243 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.708      ;
; 7.243 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.390     ;
; 7.246 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.387     ;
; 7.249 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.377     ;
; 7.274 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.353     ;
; 7.274 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.372     ;
; 7.313 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.638      ;
; 7.321 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.312     ;
; 7.323 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.310     ;
; 7.339 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.612      ;
; 7.354 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.279     ;
; 7.354 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.279     ;
; 7.354 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.279     ;
; 7.354 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.279     ;
; 7.362 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.589      ;
; 7.365 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.586      ;
; 7.370 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.256     ;
; 7.370 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.256     ;
; 7.397 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.554      ;
; 7.400 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.233     ;
; 7.411 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.540      ;
; 7.417 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.534      ;
; 7.417 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.534      ;
; 7.461 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.490      ;
; 7.479 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.167     ;
; 7.480 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.153     ;
; 7.497 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.454      ;
; 7.505 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.141     ;
; 7.509 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.442      ;
; 7.515 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.436      ;
; 7.521 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 12.112     ;
; 7.525 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.426      ;
; 7.535 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.416      ;
; 7.542 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.372     ; 12.104     ;
; 7.555 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 12.071     ;
; 7.563 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.064     ;
; 7.566 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.385      ;
; 7.567 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.384      ;
; 7.580 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.371      ;
; 7.610 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.341      ;
; 7.624 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 12.003     ;
; 7.638 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.313      ;
; 7.649 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.385     ; 11.984     ;
; 7.701 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.250      ;
; 7.707 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.244      ;
; 7.710 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.241      ;
; 7.729 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.222      ;
; 7.759 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.392     ; 11.867     ;
; 7.760 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.191      ;
; 7.772 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.049     ; 7.179      ;
; 7.800 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.391     ; 11.827     ;
; 7.820 ; soc:SoC|PixelRender:pixel_render_0|PixelOCM:PixelOCM|altsyncram:altsyncram_component|altsyncram_eun2:auto_generated|ram_block1a16~portb_re_reg                                   ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.474     ; 11.724     ;
; 7.820 ; soc:SoC|PixelRender:pixel_render_0|PixelOCM:PixelOCM|altsyncram:altsyncram_component|altsyncram_eun2:auto_generated|ram_block1a16~portb_re_reg                                   ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.474     ; 11.724     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.208      ;
; 46.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 3.867      ;
; 46.642 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.463      ;
; 46.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.431      ;
; 46.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 3.218      ;
; 46.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.150      ;
; 46.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.144      ;
; 47.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.084      ;
; 47.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.979      ;
; 47.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.988      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.892      ;
; 47.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.801      ;
; 47.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.814      ;
; 47.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.801      ;
; 47.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.615      ;
; 47.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.280      ;
; 47.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 2.244      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.236      ;
; 47.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.204      ;
; 48.758 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.343      ;
; 49.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 0.790      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.230      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 94.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.196      ;
; 95.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.700      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.671      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.625      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.591      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.478      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.478      ;
; 95.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.478      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.353      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.353      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.336      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.302      ;
; 95.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.304      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.247      ;
; 95.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.230      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.234      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.234      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.234      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.234      ;
; 95.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.182      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.142      ;
; 95.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.066      ;
; 95.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.057      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.054      ;
; 95.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.053      ;
; 95.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.053      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 0.669      ;
; 0.401 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                   ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                            ; soc:SoC|soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                         ; soc:SoC|soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                            ; soc:SoC|soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.697      ;
; 0.412 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.707      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.714      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.714      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.723      ;
; 0.460 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.466 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.555 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.575 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.581 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.866      ;
; 0.583 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.867      ;
; 0.585 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.587 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.853      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.853      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.863      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.610 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.885      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.894      ;
; 0.629 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.907 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.982      ;
; 13.907 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.982      ;
; 13.907 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.982      ;
; 13.907 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.982      ;
; 13.907 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.982      ;
; 13.954 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.944      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.943      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.955 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.941      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 5.925      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 5.925      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 5.925      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 5.919      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 5.919      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 5.919      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 5.919      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 5.923      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 5.923      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 5.923      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 5.923      ;
; 13.956 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 5.925      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.932      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.932      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.932      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.957 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.930      ;
; 13.958 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|packet_in_progress                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.941      ;
; 13.958 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 5.926      ;
; 13.958 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 5.926      ;
; 13.958 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 5.926      ;
; 13.959 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 5.923      ;
; 13.959 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 5.923      ;
; 13.959 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 5.923      ;
; 13.966 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.919      ;
; 13.966 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.919      ;
; 13.966 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.919      ;
; 13.967 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 5.930      ;
; 13.967 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.929      ;
; 13.967 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.929      ;
; 13.967 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 5.930      ;
; 13.968 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 5.918      ;
; 13.968 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 5.918      ;
; 13.968 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 5.918      ;
; 13.968 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 5.918      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.017 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 5.926      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.018 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 5.924      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.567      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|packet_in_progress                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.557      ;
; 14.342 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.567      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 5.547      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 5.547      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 5.547      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 5.547      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 5.547      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.549      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.549      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.549      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.343 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.555      ;
; 14.344 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.555      ;
; 14.344 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.555      ;
; 14.344 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.555      ;
; 14.344 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.543      ;
; 14.344 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.543      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.401      ;
; 47.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.401      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.725      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.665      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.401      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.401      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.401      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.359      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.359      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.359      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.359      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.359      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.315      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.098      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.090      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.997      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.908      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.908      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.908      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.908      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.890      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.890      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.613      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.613      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.613      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.613      ;
; 98.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.561      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.561      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.561      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.508      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.397      ;
; 1.169  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.435      ;
; 1.169  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.435      ;
; 1.169  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.435      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.442      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.478      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.478      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.478      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.478      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.758      ;
; 1.504  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.758      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.769      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.769      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.769      ;
; 1.512  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.769      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.843      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.960      ;
; 1.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.976      ;
; 1.932  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.200      ;
; 1.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.225      ;
; 1.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.225      ;
; 1.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.225      ;
; 1.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.225      ;
; 1.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.225      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.262      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.262      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.262      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.246  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.517      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 2.299  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.575      ;
; 51.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.251      ; 2.262      ;
; 51.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.251      ; 2.262      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.228 ; Reset                                                                                                                                 ; vga_controller:VGA|clkdiv                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.410      ; 3.824      ;
; 3.277 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 3.964      ;
; 3.277 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 3.964      ;
; 3.472 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.194      ;
; 3.472 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.539      ; 4.197      ;
; 3.505 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.494      ; 4.185      ;
; 3.505 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.494      ; 4.185      ;
; 3.505 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.494      ; 4.185      ;
; 3.528 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.482      ; 4.196      ;
; 3.561 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.477      ; 4.224      ;
; 3.561 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.477      ; 4.224      ;
; 3.561 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.477      ; 4.224      ;
; 3.634 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[8]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.519      ; 4.339      ;
; 3.634 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.519      ; 4.339      ;
; 3.634 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.519      ; 4.339      ;
; 3.634 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.519      ; 4.339      ;
; 3.634 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.519      ; 4.339      ;
; 3.646 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read1                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 3.974      ;
; 3.646 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read2                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 3.974      ;
; 3.646 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write1                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 3.974      ;
; 3.646 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write2                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 3.974      ;
; 3.646 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.142      ; 3.974      ;
; 3.647 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.125      ; 3.958      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 3.952      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 3.953      ;
; 3.670 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.954      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[5]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 3.954      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 3.954      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 3.954      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 3.954      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 3.956      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[5]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[7]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[6]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[4]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[3]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[2]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[1]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_keycode:keycode|data_out[0]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.946      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 3.957      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[1]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[5]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[10]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[10]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[14]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[7]                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 3.943      ;
; 3.671 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[7]                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 3.945      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
Worst Case Available Settling Time: 34.139 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 76.22 MHz  ; 76.22 MHz       ; main_clk_50         ;      ;
; 135.35 MHz ; 135.35 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 6.880  ; 0.000         ;
; altera_reserved_tck ; 46.306 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.338 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.554 ; 0.000         ;
; altera_reserved_tck ; 47.991 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.032 ; 0.000         ;
; main_clk_50         ; 2.909 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.634  ; 0.000             ;
; altera_reserved_tck ; 49.569 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.880 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.354      ;
; 6.935 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.299      ;
; 7.059 ; CLOCK_50                                                                                                                                                                         ; DRAM_CLK                                              ; main_clk_50  ; main_clk_50 ; 10.000       ; 0.000      ; 0.941      ;
; 7.074 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.160      ;
; 7.078 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.156      ;
; 7.081 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.153      ;
; 7.190 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 8.044      ;
; 7.242 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.992      ;
; 7.261 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.973      ;
; 7.262 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.972      ;
; 7.306 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.928      ;
; 7.336 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.898      ;
; 7.379 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.855      ;
; 7.464 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.770      ;
; 7.501 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.733      ;
; 7.530 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.704      ;
; 7.567 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.667      ;
; 7.702 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.532      ;
; 7.812 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.422      ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.817 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.854     ;
; 7.926 ; hpi_io_intf:hpi_io_inst|OTG_ADDR[0]                                                                                                                                              ; OTG_ADDR[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.775     ; 7.299      ;
; 7.941 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.730     ;
; 7.961 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.273      ;
; 7.961 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.273      ;
; 7.963 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.271      ;
; 7.969 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.702     ;
; 7.969 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.702     ;
; 8.065 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.169      ;
; 8.091 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.143      ;
; 8.092 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.142      ;
; 8.124 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.110      ;
; 8.133 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.558     ;
; 8.133 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.558     ;
; 8.133 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.558     ;
; 8.133 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.558     ;
; 8.193 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.478     ;
; 8.194 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.040      ;
; 8.231 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 7.003      ;
; 8.234 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.437     ;
; 8.257 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.977      ;
; 8.261 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.410     ;
; 8.272 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.399     ;
; 8.283 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.388     ;
; 8.316 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.918      ;
; 8.317 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.359     ;
; 8.320 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.356     ;
; 8.327 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.907      ;
; 8.340 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.894      ;
; 8.346 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.345     ;
; 8.348 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.886      ;
; 8.370 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.864      ;
; 8.384 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.850      ;
; 8.389 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.845      ;
; 8.390 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.286     ;
; 8.393 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.283     ;
; 8.415 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.819      ;
; 8.417 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.259     ;
; 8.417 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.259     ;
; 8.417 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.259     ;
; 8.417 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.259     ;
; 8.432 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.239     ;
; 8.432 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[0][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.239     ;
; 8.438 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.796      ;
; 8.452 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.782      ;
; 8.461 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.215     ;
; 8.466 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.768      ;
; 8.472 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.762      ;
; 8.474 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.760      ;
; 8.487 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.747      ;
; 8.519 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.715      ;
; 8.533 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.158     ;
; 8.537 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.697      ;
; 8.537 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.697      ;
; 8.538 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.696      ;
; 8.572 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.119     ;
; 8.572 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.104     ;
; 8.589 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 11.087     ;
; 8.602 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.328     ; 11.089     ;
; 8.609 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.062     ;
; 8.615 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.056     ;
; 8.618 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.616      ;
; 8.619 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 11.052     ;
; 8.641 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.593      ;
; 8.642 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.592      ;
; 8.646 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.588      ;
; 8.678 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.556      ;
; 8.695 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.539      ;
; 8.696 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.343     ; 10.980     ;
; 8.709 ; hpi_io_intf:hpi_io_inst|OTG_RST_N                                                                                                                                                ; OTG_RST_N                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.777     ; 6.514      ;
; 8.725 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[1][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 10.946     ;
; 8.741 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.493      ;
; 8.758 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[2][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.348     ; 10.913     ;
; 8.824 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.766     ; 6.410      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.860      ;
; 46.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.532      ;
; 46.999 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.176      ;
; 47.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.078      ;
; 47.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.890      ;
; 47.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.884      ;
; 47.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.827      ;
; 47.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.761      ;
; 47.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.745      ;
; 47.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.663      ;
; 47.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.605      ;
; 47.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.557      ;
; 47.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.530      ;
; 47.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.538      ;
; 47.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.377      ;
; 48.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.098      ;
; 48.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.032      ;
; 48.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.002      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.973      ;
; 48.949 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.221      ;
; 49.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.712      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.869      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.834      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.332      ;
; 95.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.276      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.258      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.223      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.153      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.153      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.153      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.047      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.038      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.038      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.012      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.910      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.912      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.877      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.891      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.891      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.891      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.891      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.851      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.851      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.836      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.836      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.840      ;
; 96.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.785      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.792      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.792      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.792      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.792      ;
; 96.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.745      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; soc:SoC|soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; soc:SoC|soc_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|refresh_request                                                                                                                                                                                               ; soc:SoC|soc_sdram:sdram|refresh_request                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.628      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.655      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.655      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.656      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.424 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.668      ;
; 0.430 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.672      ;
; 0.509 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.527 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.532 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.792      ;
; 0.537 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.779      ;
; 0.539 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.796      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.565 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.808      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.813      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.821      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.820      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.554 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.346      ;
; 14.554 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.346      ;
; 14.554 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.346      ;
; 14.554 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.346      ;
; 14.554 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 5.346      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.315      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 5.297      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 5.297      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 5.297      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.291      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.313      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.291      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.291      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 5.291      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.295      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.295      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.295      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 5.295      ;
; 14.595 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 5.297      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 5.304      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 5.304      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.296      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 5.304      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.314      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 5.298      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 5.298      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 5.298      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 5.302      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.296      ;
; 14.597 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 5.296      ;
; 14.600 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|packet_in_progress                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.311      ;
; 14.604 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 5.292      ;
; 14.604 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 5.292      ;
; 14.604 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 5.292      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.302      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.290      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.290      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.302      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.302      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.290      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 5.290      ;
; 14.607 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.302      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 5.297      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.653 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 5.299      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 4.971      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 4.963      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 4.963      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 4.963      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 4.983      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 4.959      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 4.963      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 4.981      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|packet_in_progress                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 4.973      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 4.964      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 4.958      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 4.958      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 4.960      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 4.960      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 4.958      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 4.964      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 4.958      ;
; 14.939 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 4.958      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.184      ;
; 47.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.184      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.436      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.184      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.184      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.184      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.147      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.147      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.147      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.147      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.147      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.122      ;
; 98.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.898      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.881      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.808      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.725      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.725      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.717      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.717      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.717      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.717      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.449      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.449      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.449      ;
; 98.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.449      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.419      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.404      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.404      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.404      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.360      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.273      ;
; 1.067  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.310      ;
; 1.067  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.310      ;
; 1.067  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.310      ;
; 1.075  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.318      ;
; 1.108  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.353      ;
; 1.108  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.353      ;
; 1.108  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.353      ;
; 1.108  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.353      ;
; 1.358  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.589      ;
; 1.358  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.589      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.626      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.626      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.626      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.626      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.438  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.683      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.801      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.749  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.995      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.068      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.068      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.068      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.045  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.293      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 2.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.347      ;
; 51.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.306      ; 2.068      ;
; 51.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.306      ; 2.068      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.909 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.458      ; 3.538      ;
; 2.909 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.458      ; 3.538      ;
; 2.937 ; Reset                                                                                                                                 ; vga_controller:VGA|clkdiv                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.399      ; 3.507      ;
; 3.087 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.491      ; 3.749      ;
; 3.087 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.493      ; 3.751      ;
; 3.120 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 3.740      ;
; 3.120 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 3.740      ;
; 3.120 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 3.740      ;
; 3.135 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 3.746      ;
; 3.168 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 3.777      ;
; 3.168 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 3.777      ;
; 3.168 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.438      ; 3.777      ;
; 3.218 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[8]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.475      ; 3.864      ;
; 3.218 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.475      ; 3.864      ;
; 3.218 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.475      ; 3.864      ;
; 3.218 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.475      ; 3.864      ;
; 3.218 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.475      ; 3.864      ;
; 3.246 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 3.546      ;
; 3.246 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 3.546      ;
; 3.246 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 3.546      ;
; 3.246 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 3.546      ;
; 3.246 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 3.546      ;
; 3.247 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.111      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.530      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.267 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 3.528      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.531      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 3.537      ;
; 3.268 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 3.529      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[5]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[5]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[7]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[7]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.519      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.269 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 3.532      ;
; 3.270 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.526      ;
; 3.270 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 3.526      ;
; 3.270 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 3.528      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
Worst Case Available Settling Time: 34.612 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 7.150  ; 0.000         ;
; altera_reserved_tck ; 48.128 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.173 ; 0.000         ;
; altera_reserved_tck ; 0.179 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.696 ; 0.000         ;
; altera_reserved_tck ; 49.037 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.543 ; 0.000         ;
; main_clk_50         ; 1.540 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.358  ; 0.000             ;
; altera_reserved_tck ; 49.477 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.150  ; CLOCK_50                                                                                                                                                                         ; DRAM_CLK                                              ; main_clk_50  ; main_clk_50 ; 10.000       ; 0.000      ; 0.850      ;
; 11.162 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.223      ;
; 11.175 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.210      ;
; 11.220 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.165      ;
; 11.227 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.158      ;
; 11.291 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.094      ;
; 11.291 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.094      ;
; 11.314 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.071      ;
; 11.319 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.066      ;
; 11.338 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.047      ;
; 11.355 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.030      ;
; 11.366 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 5.019      ;
; 11.407 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.978      ;
; 11.422 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.963      ;
; 11.464 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.921      ;
; 11.487 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.898      ;
; 11.509 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[5]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.876      ;
; 11.664 ; hpi_io_intf:hpi_io_inst|OTG_ADDR[0]                                                                                                                                              ; OTG_ADDR[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.624     ; 4.712      ;
; 11.945 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.440      ;
; 11.980 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.405      ;
; 11.987 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.398      ;
; 12.002 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.383      ;
; 12.038 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.347      ;
; 12.065 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.320      ;
; 12.067 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.318      ;
; 12.075 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.310      ;
; 12.112 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.273      ;
; 12.116 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.269      ;
; 12.146 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.239      ;
; 12.160 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.225      ;
; 12.202 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.183      ;
; 12.212 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.173      ;
; 12.228 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.157      ;
; 12.236 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.149      ;
; 12.242 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.143      ;
; 12.254 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.131      ;
; 12.276 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.109      ;
; 12.302 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.083      ;
; 12.316 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.069      ;
; 12.323 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.062      ;
; 12.324 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[6]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.061      ;
; 12.357 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[3]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.028      ;
; 12.359 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.026      ;
; 12.381 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 4.004      ;
; 12.386 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.999      ;
; 12.409 ; WritePixelKey[4]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.976      ;
; 12.427 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.958      ;
; 12.427 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.958      ;
; 12.427 ; WritePixelKey[2]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.958      ;
; 12.446 ; hpi_io_intf:hpi_io_inst|OTG_RST_N                                                                                                                                                ; OTG_RST_N                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.626     ; 3.928      ;
; 12.459 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.926      ;
; 12.473 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.912      ;
; 12.490 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.895      ;
; 12.496 ; WritePixelKey[7]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.889      ;
; 12.541 ; WritePixelKey[3]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.844      ;
; 12.546 ; WritePixelKey[5]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.839      ;
; 12.572 ; WritePixelKey[0]                                                                                                                                                                 ; HEX0[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.813      ;
; 12.656 ; WritePixelKey[6]                                                                                                                                                                 ; HEX1[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.729      ;
; 12.656 ; WritePixelKey[1]                                                                                                                                                                 ; HEX0[4]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.729      ;
; 12.665 ; soc:SoC|DijkstraCore:dijkstra_core_0|done                                                                                                                                        ; LEDG[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.589     ; 3.746      ;
; 12.679 ; hpi_io_intf:hpi_io_inst|OTG_CS_N                                                                                                                                                 ; OTG_CS_N                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.626     ; 3.695      ;
; 12.842 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[14]                                                                                                                              ; OTG_DATA[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.555      ;
; 12.843 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[9]                                                                                                                               ; OTG_DATA[9]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.554      ;
; 12.897 ; hpi_io_intf:hpi_io_inst|OTG_RD_N                                                                                                                                                 ; OTG_RD_N                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.621     ; 3.482      ;
; 12.935 ; hpi_io_intf:hpi_io_inst|OTG_WR_N                                                                                                                                                 ; OTG_WR_N                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.615     ; 3.450      ;
; 12.960 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[15]                                                                                                                              ; OTG_DATA[15]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.437      ;
; 13.042 ; soc:SoC|PixelRender:pixel_render_0|EndPoint[0]                                                                                                                                   ; LEDR[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.609     ; 3.349      ;
; 13.091 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[13]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.274      ;
; 13.112 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.253      ;
; 13.114 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[2]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.251      ;
; 13.114 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.251      ;
; 13.135 ; soc:SoC|PixelRender:pixel_render_0|StartPoint[0]                                                                                                                                 ; LEDR[0]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.609     ; 3.256      ;
; 13.135 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[15]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.230      ;
; 13.135 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[12]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.230      ;
; 13.136 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[5]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.229      ;
; 13.136 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[4]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.229      ;
; 13.137 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[3]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.228      ;
; 13.137 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[1]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.228      ;
; 13.150 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[7]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.215      ;
; 13.165 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[11]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.200      ;
; 13.165 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[10]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.200      ;
; 13.189 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[13]                                                                                                                              ; OTG_DATA[13]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.208      ;
; 13.217 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[12]                                                                                                                              ; OTG_DATA[12]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.180      ;
; 13.279 ; vga_controller:VGA|clkdiv                                                                                                                                                        ; VGA_CLK                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.782     ; 2.939      ;
; 13.331 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[8]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.034      ;
; 13.331 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[9]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 3.034      ;
; 13.343 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[8]                                                                                                                               ; OTG_DATA[8]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 3.054      ;
; 13.375 ; check                                                                                                                                                                            ; LEDG[2]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.602     ; 3.023      ;
; 13.406 ; hpi_io_intf:hpi_io_inst|OTG_ADDR[1]                                                                                                                                              ; OTG_ADDR[1]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.626     ; 2.968      ;
; 13.422 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                        ; OTG_DATA[6]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.635     ; 2.943      ;
; 13.424 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[11]                                                                                                                              ; OTG_DATA[11]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 2.973      ;
; 13.475 ; Control:Control|State.PROCESS                                                                                                                                                    ; LEDR[1]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.596     ; 2.929      ;
; 13.568 ; hpi_io_intf:hpi_io_inst|from_sw_data_out_buffer[10]                                                                                                                              ; OTG_DATA[10]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.603     ; 2.829      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
; 13.673 ; soc:SoC|DijkstraCore:dijkstra_core_0|queue:queue|scfifo:scfifo_component|scfifo_gb31:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0 ; soc:SoC|DijkstraCore:dijkstra_core_0|neighbors[3][1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.205     ; 6.129      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.147      ;
; 48.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.996      ;
; 48.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.728      ;
; 48.548 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.735      ;
; 48.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.600      ;
; 48.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.541      ;
; 48.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.539      ;
; 48.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.513      ;
; 48.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.471      ;
; 48.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.463      ;
; 48.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.426      ;
; 48.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.408      ;
; 48.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.388      ;
; 48.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.376      ;
; 49.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.232      ;
; 49.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.165      ;
; 49.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.129      ;
; 49.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.089      ;
; 49.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.086      ;
; 49.633 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.639      ;
; 49.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.375      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.733      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.713      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.449      ;
; 97.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.420      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.296      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.296      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.296      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.304      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.284      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.233      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.222      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.222      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.213      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.175      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.157      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.124      ;
; 97.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.121      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.119      ;
; 97.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.118      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.116      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.116      ;
; 97.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.115      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.109      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.093      ;
; 97.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.089      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.086      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.070      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.070      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.070      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|m_count[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; soc:SoC|soc_sdram:sdram|m_next.010000000                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; soc:SoC|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[0]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_count[2]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_r:the_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; soc:SoC|soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; soc:SoC|soc_sdram:sdram|m_state.000000001                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; soc:SoC|soc_sdram:sdram|m_state.000100000                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|refresh_request                                                                                                                                                                                               ; soc:SoC|soc_sdram:sdram|refresh_request                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|init_done                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; soc:SoC|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.000                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; soc:SoC|soc_sdram:sdram|i_state.101                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.101                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; soc:SoC|soc_sdram:sdram|i_next.000                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; soc:SoC|soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                            ; soc:SoC|soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                            ; soc:SoC|soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                         ; soc:SoC|soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.249 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.376      ;
; 0.252 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.387      ;
; 0.253 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.388      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.384      ;
; 0.257 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.394      ;
; 0.265 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.395      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.399      ;
; 0.273 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.405      ;
; 0.280 ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.406      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.410      ;
; 0.288 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.696 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.234      ;
; 16.696 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.234      ;
; 16.696 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.234      ;
; 16.696 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.234      ;
; 16.696 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.234      ;
; 16.722 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.218      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|packet_in_progress                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 3.218      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 3.200      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 3.200      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 3.200      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 3.194      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.216      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 3.194      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 3.194      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 3.194      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 3.198      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 3.198      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 3.198      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 3.198      ;
; 16.723 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 3.200      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.208      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.208      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 3.200      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.208      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.202      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.202      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 3.202      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.206      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 3.200      ;
; 16.724 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 3.200      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.211      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.199      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.210      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.210      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.199      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.211      ;
; 16.728 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 3.199      ;
; 16.730 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.198      ;
; 16.730 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.198      ;
; 16.730 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.198      ;
; 16.730 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.198      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.759 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 3.208      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.760 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.210      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.924 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][86]                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.016      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.015      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.007      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.007      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.007      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.017      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 3.030      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 3.003      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.018      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.018      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|saved_grant[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.018      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux_013|saved_grant[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.018      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.007      ;
; 16.925 ; soc:SoC|altera_reset_controller:rst_controller_001|r_sync_rst ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 3.029      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.247      ;
; 49.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.247      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.435      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.387      ;
; 98.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.247      ;
; 98.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.247      ;
; 98.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.247      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.225      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.225      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.225      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.225      ;
; 98.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.225      ;
; 98.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.198      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.072      ;
; 98.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.064      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.019      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.963      ;
; 99.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.951      ;
; 99.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.951      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.796      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.796      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.796      ;
; 99.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.796      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.780      ;
; 99.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.769      ;
; 99.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.769      ;
; 99.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.769      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.741      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.667      ;
; 0.548  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.674      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.685      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.703      ;
; 0.694  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.814      ;
; 0.694  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.814      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.844      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.844      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.844      ;
; 0.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.844      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.809  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.933      ;
; 0.814  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.944      ;
; 0.923  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.057      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.071      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.071      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.071      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.071      ;
; 0.936  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.071      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.086      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.086      ;
; 0.949  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.086      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.065  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.203      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 1.094  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.240      ;
; 50.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.367      ; 1.086      ;
; 50.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.367      ; 1.086      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.540 ; Reset                                                                                                                                 ; vga_controller:VGA|clkdiv                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.234      ; 1.858      ;
; 1.687 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.026      ;
; 1.687 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.026      ;
; 1.795 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.127      ;
; 1.795 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.250      ; 2.129      ;
; 1.807 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.221      ; 2.112      ;
; 1.807 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.221      ; 2.112      ;
; 1.807 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.221      ; 2.112      ;
; 1.822 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.214      ; 2.120      ;
; 1.835 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 2.154      ;
; 1.835 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 2.154      ;
; 1.835 ; soc:SoC|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 2.154      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[8]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.192      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[8]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.192      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.192      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.192      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.248      ; 2.192      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.027      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.027      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.027      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.027      ;
; 1.860 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 2.027      ;
; 1.861 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.010      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.873 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.025      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 2.015      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.016      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.016      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.016      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 2.016      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|soc_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.004      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.004      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.004      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.017      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|soc_jtag_uart_0_scfifo_w:the_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.004      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.014      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.874 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.018      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[5]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.012      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.012      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.012      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.012      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 2.011      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 2.012      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
; 1.875 ; soc:SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; soc:SoC|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.044      ; 2.003      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
Worst Case Available Settling Time: 37.155 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.642  ; 0.173 ; 13.907   ; 0.543   ; 9.358               ;
;  altera_reserved_tck ; 45.889 ; 0.179 ; 47.705   ; 0.543   ; 49.477              ;
;  main_clk_50         ; 5.642  ; 0.173 ; 13.907   ; 1.540   ; 9.358               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PS2_CLK2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1530       ; 0          ; 40       ; 3        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 116415     ; 1          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1530       ; 0          ; 40       ; 3        ;
; main_clk_50         ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; 116415     ; 1          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 69       ; 0        ; 2        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1291     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 69       ; 0        ; 2        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1291     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+---------------------------+---------------------+------+---------------+
; Target                    ; Clock               ; Type ; Status        ;
+---------------------------+---------------------+------+---------------+
; CLOCK_50                  ; main_clk_50         ; Base ; Constrained   ;
; altera_reserved_tck       ; altera_reserved_tck ; Base ; Constrained   ;
; ps2:U1|clk_div[8]         ;                     ; Base ; Unconstrained ;
; ps2:U1|ps2_clk_in         ;                     ; Base ; Unconstrained ;
; vga_controller:VGA|clkdiv ;                     ; Base ; Unconstrained ;
+---------------------------+---------------------+------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon May 27 17:11:06 2024
Info: Command: quartus_sta final2 -c final2
Info: qsta_default_script.tcl version: #2
Warning (136023): Incompatible bus dimensions on node name "OTG_INT[0]", expecting <= 0 dimension(s)  File: D:/ECE385/final2(2)/final2/toplevel.sv Line: 43
Warning (136023): Incompatible bus dimensions on node name "OTG_INT[1]", expecting <= 0 dimension(s)  File: D:/ECE385/final2(2)/final2/toplevel.sv Line: 43
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 27 assignments for entity "DE2_115_PS2_DEMO" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_PS2_DEMO -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_PS2_DEMO -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_PS2_DEMO -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_PS2_DEMO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_PS2_DEMO -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab8" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc/synthesis/submodules/soc_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'timings.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: vga_controller:VGA|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc:SoC|DijkstraCore:dijkstra_core_0|State.RESET is being clocked by vga_controller:VGA|clkdiv
Warning (332060): Node: ps2:U1|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|riglatch is being clocked by ps2:U1|clk_div[8]
Warning (332060): Node: ps2:U1|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|byte_cnt[1] is being clocked by ps2:U1|ps2_clk_in
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.642               0.000 main_clk_50 
    Info (332119):    45.889               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.907               0.000 main_clk_50 
    Info (332119):    47.705               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.133               0.000 altera_reserved_tck 
    Info (332119):     3.228               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 main_clk_50 
    Info (332119):    49.626               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
    Info (332114): Worst Case Available Settling Time: 34.139 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:VGA|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc:SoC|DijkstraCore:dijkstra_core_0|State.RESET is being clocked by vga_controller:VGA|clkdiv
Warning (332060): Node: ps2:U1|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|riglatch is being clocked by ps2:U1|clk_div[8]
Warning (332060): Node: ps2:U1|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|byte_cnt[1] is being clocked by ps2:U1|ps2_clk_in
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.880               0.000 main_clk_50 
    Info (332119):    46.306               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 main_clk_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.554               0.000 main_clk_50 
    Info (332119):    47.991               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.032               0.000 altera_reserved_tck 
    Info (332119):     2.909               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.634               0.000 main_clk_50 
    Info (332119):    49.569               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
    Info (332114): Worst Case Available Settling Time: 34.612 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:VGA|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc:SoC|DijkstraCore:dijkstra_core_0|State.RESET is being clocked by vga_controller:VGA|clkdiv
Warning (332060): Node: ps2:U1|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|riglatch is being clocked by ps2:U1|clk_div[8]
Warning (332060): Node: ps2:U1|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2:U1|byte_cnt[1] is being clocked by ps2:U1|ps2_clk_in
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: SoC|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.150               0.000 main_clk_50 
    Info (332119):    48.128               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 main_clk_50 
    Info (332119):     0.179               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.696               0.000 main_clk_50 
    Info (332119):    49.037               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.543               0.000 altera_reserved_tck 
    Info (332119):     1.540               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.358               0.000 main_clk_50 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 15 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.133
    Info (332114): Worst Case Available Settling Time: 37.155 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Mon May 27 17:11:11 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


