{"version":"1.1.0","info":[["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/src/AXIS_interface_v1.sv",[[[[[["AXIS_interface",[[0,0],[2,5]],[[0,10],[0,24]],[],["interface"]],[25,0]],[[["WIDTH",[[1,2],[1,26]],[[1,16],[1,21]],["AXIS_interface"],["parameter-port","int"]],["t_data",[[3,2],[3,30]],[[3,24],[3,30]],["AXIS_interface"],["variable","logic"]],["t_valid",[[4,2],[4,15]],[[4,8],[4,15]],["AXIS_interface"],["variable","logic"]],["t_ready",[[4,2],[4,24]],[[4,17],[4,24]],["AXIS_interface"],["variable","t_valid"]],["t_last",[[4,2],[4,32]],[[4,26],[4,32]],["AXIS_interface"],["variable","t_ready"]],["byte_enable",[[5,2],[5,39]],[[5,28],[5,39]],["AXIS_interface"],["variable","logic"]]],[],[[[["sender_v1",[[7,10],[14,3]],[[7,10],[7,19]],["AXIS_interface"],["modport"]],[14,2]],[[["t_data",[[8,4],[8,17]],[[8,11],[8,17]],["AXIS_interface","sender_v1"],["port","output"]],["t_valid",[[9,4],[9,18]],[[9,11],[9,18]],["AXIS_interface","sender_v1"],["port","output"]],["t_last",[[10,4],[10,17]],[[10,11],[10,17]],["AXIS_interface","sender_v1"],["port","output"]],["byte_enable",[[11,4],[11,22]],[[11,11],[11,22]],["AXIS_interface","sender_v1"],["port","output"]],["t_ready",[[13,4],[13,17]],[[13,10],[13,17]],["AXIS_interface","sender_v1"],["port","input"]]]]],[[["receiver_v1",[[16,10],[23,3]],[[16,10],[16,21]],["AXIS_interface"],["modport"]],[23,2]],[[["t_data",[[17,4],[17,16]],[[17,10],[17,16]],["AXIS_interface","receiver_v1"],["port","input"]],["t_valid",[[18,4],[18,17]],[[18,10],[18,17]],["AXIS_interface","receiver_v1"],["port","input"]],["t_last",[[19,4],[19,16]],[[19,10],[19,16]],["AXIS_interface","receiver_v1"],["port","input"]],["byte_enable",[[20,4],[20,21]],[[20,10],[20,21]],["AXIS_interface","receiver_v1"],["port","input"]],["t_ready",[[22,4],[22,18]],[[22,11],[22,18]],["AXIS_interface","receiver_v1"],["port","output"]]]]]]]]]],null,0]],["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/src/cutthrough_v1.sv",[[[[[["#AnonymousStructUnion0",[[4,8],[8,1]],[[4,8],[4,14]],[],["struct"]],[8,0]],[[["msg_type",[[5,2],[5,22]],[[5,14],[5,22]],["#AnonymousStructUnion0"],["struct_union_member"]],["symbol_id",[[6,2],[6,24]],[[6,15],[6,24]],["#AnonymousStructUnion0"],["struct_union_member"]],["price_q16_16",[[7,2],[7,27]],[[7,15],[7,27]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["cutthrough_v1",[[10,0],[34,2]],[[10,7],[10,20]],[],["module"]],[102,0]],[[["WIDTH",[[11,2],[11,26]],[[11,16],[11,21]],["cutthrough_v1"],["parameter-port","int"]],["clk",[[13,2],[13,17]],[[13,14],[13,17]],["cutthrough_v1"],["port","logic"]],["rst",[[13,19],[13,22]],[[13,19],[13,22]],["cutthrough_v1"],["port","clk"]],["slave_tdata",[[18,2],[18,41]],[[18,30],[18,41]],["cutthrough_v1"],["port","logic"]],["slave_byteEnable",[[19,2],[19,48]],[[19,32],[19,48]],["cutthrough_v1"],["port","logic"]],["slave_tvalid",[[20,2],[20,26]],[[20,14],[20,26]],["cutthrough_v1"],["port","logic"]],["slave_tlast",[[21,2],[21,25]],[[21,14],[21,25]],["cutthrough_v1"],["port","logic"]],["slave_tready",[[22,2],[22,27]],[[22,15],[22,27]],["cutthrough_v1"],["port","logic"]],["master_tdata",[[25,2],[25,43]],[[25,31],[25,43]],["cutthrough_v1"],["port","logic"]],["master_byteEnable",[[26,2],[26,50]],[[26,33],[26,50]],["cutthrough_v1"],["port","logic"]],["master_tvalid",[[27,2],[27,28]],[[27,15],[27,28]],["cutthrough_v1"],["port","logic"]],["master_tlast",[[28,2],[28,27]],[[28,15],[28,27]],["cutthrough_v1"],["port","logic"]],["master_tready",[[29,2],[29,27]],[[29,14],[29,27]],["cutthrough_v1"],["port","logic"]],["pulse_ready",[[31,2],[31,27]],[[31,16],[31,27]],["cutthrough_v1"],["port","logic"]],["pulse_valid",[[32,2],[32,27]],[[32,16],[32,27]],["cutthrough_v1"],["port","logic"]],["pulse_header",[[33,2],[33,30]],[[33,18],[33,30]],["cutthrough_v1"],["port","header_t"]],["msg_type",[[37,2],[37,22]],[[37,14],[37,22]],["cutthrough_v1"],["variable","logic"]],["symbol",[[38,2],[38,21]],[[38,15],[38,21]],["cutthrough_v1"],["variable","logic"]],["awaiting_pkt",[[48,4],[48,20]],[[48,4],[48,16]],["cutthrough_v1"],["enum_member","#AnonymousEnum0"]],["in_pkt",[[49,4],[49,14]],[[49,4],[49,10]],["cutthrough_v1"],["enum_member","#AnonymousEnum0"]],["state_e",[[47,2],[50,12]],[[50,4],[50,11]],["cutthrough_v1"],["typedef","#AnonymousEnum0"]],["current_state",[[52,2],[52,23]],[[52,10],[52,23]],["cutthrough_v1"],["variable","state_e"]]]]]],null,null,null,[["header_t",[[4,0],[8,11]],[[8,2],[8,10]],[],["typedef","#AnonymousStructUnion0"]]]],null,0]],["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/src/test1.sv",[[[[[["producer_v1",[[4,0],[9,2]],[[4,7],[4,18]],[],["module"]],[40,0]],[[["WIDTH",[[5,2],[5,26]],[[5,16],[5,21]],["producer_v1"],["parameter-port","int"]],["clk",[[7,2],[7,17]],[[7,14],[7,17]],["producer_v1"],["port","logic"]],["rst",[[7,19],[7,22]],[[7,19],[7,22]],["producer_v1"],["port","clk"]],["axis_bus",[[8,2],[8,35]],[[8,27],[8,35]],["producer_v1"],["port","AXIS_interface.sender_v1"]]]]],[[["consumer_v1",[[41,0],[47,2]],[[41,7],[41,18]],[],["module"]],[67,0]],[[["WIDTH",[[42,2],[42,26]],[[42,16],[42,21]],["consumer_v1"],["parameter-port","int"]],["clk",[[44,2],[44,17]],[[44,14],[44,17]],["consumer_v1"],["port","logic"]],["rst",[[44,19],[44,22]],[[44,19],[44,22]],["consumer_v1"],["port","clk"]],["out1_reg",[[45,2],[45,39]],[[45,31],[45,39]],["consumer_v1"],["port","logic"]],["axis_bus",[[46,2],[46,37]],[[46,29],[46,37]],["consumer_v1"],["port","AXIS_interface.receiver_v1"]]]]]]],null,0]],["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/src/toplevel_v1.sv",[[[[[["toplevel_v1",[[0,0],[2,2]],[[0,7],[0,18]],[],["module"]],[6,9]],[[["clk",[[1,2],[1,17]],[[1,14],[1,17]],["toplevel_v1"],["port","logic"]],["rst",[[1,19],[1,22]],[[1,19],[1,22]],["toplevel_v1"],["port","clk"]]]]]]],null,0]],["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/testbenches/template_v2_tb.sv",[[null,null,null,null,[["t_clk",[[10,4],[10,15]],[[10,10],[10,15]],[],["variable","logic"]],["t_rst",[[11,4],[11,15]],[[11,10],[11,15]],[],["variable","logic"]],["clk_en",[[12,4],[12,16]],[[12,10],[12,16]],[],["variable","logic"]],["t_dataout",[[15,4],[15,18]],[[15,9],[15,18]],[],["variable","wire"]],["t_datain",[[18,4],[18,18]],[[18,10],[18,18]],[],["variable","logic"]],["t_en",[[19,4],[19,14]],[[19,10],[19,14]],[],["variable","logic"]]]],null,0]],["/mnt/c/FPGA_stuff/FinancialAccleration/Hardware/testbenches/transfer_tb_v1.sv",[[[[[["axis_stream_tb_v1",[[7,0],[7,27]],[[7,7],[7,24]],[],["module"]],[72,0]],[[["MASTER_WIDTH",[[10,2],[10,35]],[[10,17],[10,29]],["axis_stream_tb_v1"],["localparam","int"]],["t_clk",[[13,4],[13,15]],[[13,10],[13,15]],["axis_stream_tb_v1"],["variable","logic"]],["t_rst",[[14,4],[14,15]],[[14,10],[14,15]],["axis_stream_tb_v1"],["variable","logic"]],["clk_en",[[15,4],[15,16]],[[15,10],[15,16]],["axis_stream_tb_v1"],["variable","logic"]],["t_dataout",[[18,4],[18,41]],[[18,32],[18,41]],["axis_stream_tb_v1"],["variable","wire"]],["t_datain",[[21,4],[21,18]],[[21,10],[21,18]],["axis_stream_tb_v1"],["variable","logic"]],["t_en",[[22,4],[22,14]],[[22,10],[22,14]],["axis_stream_tb_v1"],["variable","logic"]],["stream",[[25,4],[27,14]],[[27,6],[27,12]],["axis_stream_tb_v1"],["instance","AXIS_interface"]],["producer_dut",[[30,4],[36,5]],[[32,6],[32,18]],["axis_stream_tb_v1"],["instance","producer_v1"]],["consumer_dut",[[38,4],[45,5]],[[40,6],[40,18]],["axis_stream_tb_v1"],["instance","consumer_v1"]]]]]]],null,0]]]}