{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port ext_AUD_DACLR_CLK_0 -pg 1 -y 660 -defaultsOSRD
preplace port midi_rxd_0 -pg 1 -y 180 -defaultsOSRD
preplace port oAUD_DACDAT_0 -pg 1 -y 450 -defaultsOSRD
preplace port midi_txd_0 -pg 1 -y 120 -defaultsOSRD
preplace port ext_AUD_ADCLR_CLK_0 -pg 1 -y 690 -defaultsOSRD
preplace port ext_AUD_B_CLK_0 -pg 1 -y 630 -defaultsOSRD
preplace portBus Led_out -pg 1 -y 180 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -y 540 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 360 -defaultsOSRD
preplace inst holosynth_0 -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst audio_clk_mux_ip_0 -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst hm2_axilite_int_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 100 -defaultsOSRD
preplace inst audio_i2s_driver_0 -pg 1 -lvl 5 -y 450 -defaultsOSRD
preplace inst hm2_axilite_int_1 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace netloc holosynth_0_rsound_out 1 4 1 1830
preplace netloc holosynth_0_keys_on 1 4 1 1850J
preplace netloc holosynth_0_socmidi_data_out 1 2 3 1030 240 1360J 400 1810
preplace netloc holosynth_0_cpu_data_out 1 2 3 1030 580 NJ 580 1820
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 20 260 640 20 990 60 NJ
preplace netloc hm2_axilite_int_1_ADDR 1 3 1 N
preplace netloc holosynth_0_midi_txd 1 4 2 NJ 120 NJ
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 1020
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N
preplace netloc hm2_axilite_int_1_IBUS 1 3 1 N
preplace netloc audio_clk_mux_ip_0_ext_shift_b_clk 1 3 2 1430J 450 N
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 4 660 650 1010 230 1420 410 NJ
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N
preplace netloc xlconstant_0_dout 1 3 1 1410
preplace netloc hm2_axilite_int_0_WRITESTB 1 3 1 1380
preplace netloc hm2_axilite_int_0_READSTB 1 3 1 1330
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 980
preplace netloc clk_wiz_0_clk_out1 1 2 2 N 80 NJ
preplace netloc holosynth_0_lsound_out 1 4 1 1840
preplace netloc hm2_axilite_int_0_IBUS 1 3 1 1390
preplace netloc audio_i2s_driver_0_oAUD_DACDAT 1 5 1 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 270 630
preplace netloc clk_wiz_0_clk_out2 1 2 1 1000
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N
preplace netloc hm2_axilite_int_0_ADDR 1 3 1 1340
preplace netloc audio_clk_mux_ip_0_ext_playback_lrclk 1 3 2 1370 430 NJ
preplace netloc Net1 1 3 3 NJ 660 NJ 660 NJ
preplace netloc Net 1 3 3 1410J 630 NJ 630 NJ
preplace netloc clk_wiz_0_clk_out3 1 2 1 970
preplace netloc hm2_axilite_int_1_READSTB 1 3 1 1350
preplace netloc Net2 1 3 3 1330J 690 NJ 690 NJ
preplace netloc xlslice_0_Dout 1 5 1 NJ
preplace netloc hm2_axilite_int_1_WRITESTB 1 3 1 1400
preplace netloc midi_rxd_0_1 1 0 4 NJ 180 NJ 180 960J 110 1430J
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 1 1 650
levelinfo -pg 1 0 330 810 1180 1620 2010 2190 -top 0 -bot 840
",
}
{
   da_axi4_cnt: "4",
   da_clkrst_cnt: "4",
   da_zynq_ultra_ps_e_cnt: "1",
}
