--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml dpimref.twx dpimref.ncd -o dpimref.twr dpimref.pcf

Design file:              dpimref.ncd
Physical constraint file: dpimref.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    1.832(R)|    0.792(R)|clk_BUFGP         |   0.000|
DB<1>       |    2.202(R)|    0.799(R)|clk_BUFGP         |   0.000|
DB<2>       |    2.219(R)|    0.793(R)|clk_BUFGP         |   0.000|
DB<3>       |    2.746(R)|    0.575(R)|clk_BUFGP         |   0.000|
DB<4>       |    2.306(R)|    0.881(R)|clk_BUFGP         |   0.000|
DB<5>       |    3.335(R)|    0.966(R)|clk_BUFGP         |   0.000|
DB<6>       |    2.300(R)|    1.156(R)|clk_BUFGP         |   0.000|
DB<7>       |    2.840(R)|    0.928(R)|clk_BUFGP         |   0.000|
EppASTB     |    2.904(R)|    0.443(R)|clk_BUFGP         |   0.000|
EppDSTB     |    2.653(R)|   -0.142(R)|clk_BUFGP         |   0.000|
EppWRITE    |    2.018(R)|    0.150(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   14.848(R)|clk_BUFGP         |   0.000|
DB<1>       |   15.711(R)|clk_BUFGP         |   0.000|
DB<2>       |   15.224(R)|clk_BUFGP         |   0.000|
DB<3>       |   16.039(R)|clk_BUFGP         |   0.000|
DB<4>       |   14.830(R)|clk_BUFGP         |   0.000|
DB<5>       |   14.557(R)|clk_BUFGP         |   0.000|
DB<6>       |   15.020(R)|clk_BUFGP         |   0.000|
DB<7>       |   14.368(R)|clk_BUFGP         |   0.000|
EppWAIT     |   10.799(R)|clk_BUFGP         |   0.000|
Led<0>      |    9.119(R)|clk_BUFGP         |   0.000|
Led<1>      |    9.079(R)|clk_BUFGP         |   0.000|
Led<2>      |    9.160(R)|clk_BUFGP         |   0.000|
Led<3>      |    9.406(R)|clk_BUFGP         |   0.000|
Led<4>      |    8.791(R)|clk_BUFGP         |   0.000|
Led<5>      |    9.120(R)|clk_BUFGP         |   0.000|
Led<6>      |    8.791(R)|clk_BUFGP         |   0.000|
Led<7>      |    9.440(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.834|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppASTB        |DB<0>          |   11.256|
EppASTB        |DB<1>          |   11.261|
EppASTB        |DB<2>          |   10.521|
EppASTB        |DB<3>          |   10.686|
EppASTB        |DB<4>          |    9.463|
EppASTB        |DB<5>          |    8.909|
EppASTB        |DB<6>          |    9.254|
EppASTB        |DB<7>          |    8.688|
EppWRITE       |DB<0>          |   10.232|
EppWRITE       |DB<1>          |   10.231|
EppWRITE       |DB<2>          |   10.105|
EppWRITE       |DB<3>          |    9.528|
EppWRITE       |DB<4>          |    9.757|
EppWRITE       |DB<5>          |    9.417|
EppWRITE       |DB<6>          |    9.743|
EppWRITE       |DB<7>          |    9.756|
btn<0>         |DB<0>          |   12.322|
btn<1>         |DB<1>          |   12.051|
btn<2>         |DB<2>          |   11.772|
btn<3>         |DB<3>          |   11.831|
sw<0>          |DB<0>          |   12.058|
sw<1>          |DB<1>          |   12.132|
sw<2>          |DB<2>          |   11.528|
sw<3>          |DB<3>          |   11.024|
sw<4>          |DB<4>          |   11.564|
sw<5>          |DB<5>          |   11.981|
sw<6>          |DB<6>          |   12.000|
sw<7>          |DB<7>          |   10.503|
---------------+---------------+---------+


Analysis completed Fri Aug 11 13:21:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



