--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
CHIP1_DATA<0>|    0.592(R)|      FAST  |    1.672(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<1>|    0.413(R)|      FAST  |    2.003(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<2>|    0.632(R)|      FAST  |    1.545(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP1_DATA<3>|    0.477(R)|      FAST  |    1.872(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<0>|    0.240(R)|      FAST  |    1.817(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<1>|    0.454(R)|      FAST  |    1.730(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<2>|    0.383(R)|      FAST  |    1.673(R)|      SLOW  |CLK_BUFGP         |   0.000|
CHIP2_DATA<3>|    0.423(R)|      FAST  |    1.587(R)|      SLOW  |CLK_BUFGP         |   0.000|
INIT         |    0.873(R)|      FAST  |    0.612(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST          |    1.390(R)|      FAST  |    1.827(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<0>      |    0.694(R)|      FAST  |    1.196(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<1>      |    0.633(R)|      FAST  |    1.002(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<2>      |    0.845(R)|      FAST  |    0.793(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<3>      |    0.819(R)|      FAST  |    0.888(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<4>      |    0.943(R)|      FAST  |    0.940(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<5>      |    0.991(R)|      FAST  |    0.873(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<6>      |    0.973(R)|      FAST  |    0.558(R)|      SLOW  |CLK_BUFGP         |   0.000|
SEED<7>      |    0.733(R)|      FAST  |    0.919(R)|      SLOW  |CLK_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
CHIP1_DATA<0>|        12.514(R)|      SLOW  |         4.173(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<1>|        12.125(R)|      SLOW  |         4.056(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<2>|        11.578(R)|      SLOW  |         3.860(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP1_DATA<3>|        11.487(R)|      SLOW  |         3.801(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<0>|        12.692(R)|      SLOW  |         4.453(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<1>|        11.977(R)|      SLOW  |         4.055(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<2>|        12.166(R)|      SLOW  |         3.952(R)|      FAST  |CLK_BUFGP         |   0.000|
CHIP2_DATA<3>|        12.063(R)|      SLOW  |         3.996(R)|      FAST  |CLK_BUFGP         |   0.000|
COUNTER_CLK  |        10.348(R)|      SLOW  |         4.047(R)|      FAST  |CLK_BUFGP         |   0.000|
COUNTER_RST  |        11.423(R)|      SLOW  |         4.453(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<0>   |        12.762(R)|      SLOW  |         4.582(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<1>   |        12.970(R)|      SLOW  |         4.927(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<2>   |        13.037(R)|      SLOW  |         4.546(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<3>   |        12.960(R)|      SLOW  |         4.697(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<4>   |        12.344(R)|      SLOW  |         4.487(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<5>   |        12.405(R)|      SLOW  |         4.519(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<6>   |        12.768(R)|      SLOW  |         4.600(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<7>   |        13.235(R)|      SLOW  |         4.683(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<8>   |        12.490(R)|      SLOW  |         4.456(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<9>   |        12.384(R)|      SLOW  |         4.491(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<10>  |        12.607(R)|      SLOW  |         4.655(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<11>  |        12.599(R)|      SLOW  |         4.589(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<12>  |        12.823(R)|      SLOW  |         4.560(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<13>  |        12.390(R)|      SLOW  |         4.362(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<14>  |        13.144(R)|      SLOW  |         4.862(R)|      FAST  |CLK_BUFGP         |   0.000|
LED_OUT<15>  |        12.770(R)|      SLOW  |         4.720(R)|      FAST  |CLK_BUFGP         |   0.000|
WE_BAR       |        11.339(R)|      SLOW  |         3.821(R)|      FAST  |CLK_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 15 17:32:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



